CY7C1383KV33-133AXCT
Active and preferred
RoHS Compliant
Lead-free

CY7C1383KV33-133AXCT

package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY7C1383KV33-133AXCT
CY7C1383KV33-133AXCT

Product details

  • Architecture
    Standard Sync, Flow-through
  • Bank Switching
    N
  • Burst Length (Words)
    4
  • Data Width
    x 18
  • Density
    18 MBit
  • ECC
    N
  • Family
    Standard Sync
  • Frequency
    133 MHz
  • Interfaces
    Parallel
  • Lead Ball Finish
    Pure Sn
  • On-Die Termination
    N
  • Operating Temperature range
    0 °C to 70 °C
  • Operating Voltage range
    3.135 V to 3.6 V
  • Organization (X x Y)
    1Mb x 18
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2031
  • Qualification
    Commercial
  • Read Latency (Cycles)
    1
Recommended
OPN
CY7C1383KV33-133AXCT
Product Status active and preferred
Infineon Package
PG-TQFP-100
Package Name TQFP-100 (51-85050)
Packing Size 750
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-TQFP-100
Package Name TQFP-100 (51-85050)
Packing Size 750
Packing Type TAPE & REEL
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
CY7C1383KV33-133AXCT is an 18-Mbit (1M × 18) synchronous flow-through SRAM with on-chip ECC for high-speed microprocessor/cache interfaces. It supports 133 MHz bus operation with 6.5 ns clock-to-data access and a 2-1-1-1 burst rate using a user-selectable linear or interleaved burst counter. Core supply is 3.135 V to 3.6 V (VDD) with 2.375 V to 3.6 V I/O (VDDQ), and includes a ZZ sleep mode.

Features

  • 18-Mbit sync flow-through SRAM
  • Common I/O: 512K×36 or 1M×18
  • 133 MHz bus operation
  • 6.5 ns max clock-to-data (tCDV)
  • 2-1-1-1 burst access rate
  • 2-bit wraparound burst counter
  • Linear or interleaved burst (MODE)
  • Burst start via ADSP or ADSC
  • ADV controls burst address advance
  • Byte write via BWE and BWx
  • Global write (GW) overrides bytes
  • ZZ sleep mode, 2-cycle entry/exit

Benefits

  • Fast SRAM cuts read latency
  • 18-Mbit suits cache/buffer needs
  • 133 MHz supports fast processors
  • 6.5 ns improves timing margin
  • Bursts raise throughput per clock
  • Counter reduces address logic
  • Burst mode matches CPU burst types
  • ADSP/ADSC eases CPU+cache hookup
  • ADV enables simple burst throttling
  • Byte writes cut write traffic
  • GW speeds full-word updates
  • ZZ sleep reduces idle power draw

Applications

Documents

Design resources

Partner solutions

Developer community