Active and preferred
RoHS Compliant
Lead-free

S25FL256LAGBHM020

Data Sheet
package
software
ea.
in stock

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S25FL256LAGBHM020
S25FL256LAGBHM020
ea.
Data Sheet

Product details

  • Density
    256 MBit
  • Family
    FL-L
  • Interface Bandwidth
    66 MByte/s
  • Interface Frequency (SDR/DDR) (MHz)
    133 / -
  • Interfaces
    Quad SPI
  • Lead Ball Finish
    Sn/Ag/Cu
  • Operating Temperature
    -40 °C to 125 °C
  • Operating Voltage
    3 V
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2032
  • Qualification
    Automotive
Recommended
OPN
S25FL256LAGBHM020
Product Status active and preferred
Infineon Package
PG-TFBGA-24
Package Name FBGA-24 (002-15534)
Packing Size 676
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:
 ea. in stock

Product Status
Active
Infineon Package
PG-TFBGA-24
Package Name FBGA-24 (002-15534)
Packing Size 676
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
ea.
in stock
The S25FL256LAGBHM020 is a 256 Mb (32 MB) automotive-grade SPI NOR flash memory with a 3.0 V supply and 65-nm floating gate technology. It supports single, dual, and quad I/O SPI, with read speeds up to 66 MBps (133 MHz) and DDR Quad Read at 66 MBps (66 MHz). Featuring a 256-byte page buffer, uniform 4 KB/32 KB/64 KB erase, and 100,000 program/erase cycles minimum, it meets AEC-Q100 Grade 1 (-40°C to +125°C) for demanding automotive and industrial uses.

Features

  • SPI with single, dual, quad I/O
  • Double data rate (DDR) read support
  • 256-byte page programming buffer
  • Uniform 4 KB sector erase
  • 100,000 program/erase cycles min
  • 20 year data retention min
  • Security regions with OTP lock bits
  • Deep Power Down mode
  • 2.7 V to 3.6 V single supply
  • –40°C to +125°C operating temp
  • Serial flash discoverable parameters (SFDP)
  • Program/erase suspend and resume

Benefits

  • Flexible interface for various host MCUs
  • DDR read boosts data throughput
  • Fast programming with large buffer
  • Easy sector/block/chip erase options
  • Reliable for frequent data updates
  • Long-term data storage security
  • Protects sensitive data from tampering
  • Prevents accidental writes/erases
  • Compatible with 3 V systems
  • Operates in harsh environments
  • Easy configuration and compatibility
  • No interruption during critical operations

Applications

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }