PSOC™ Creator Component Datasheet - Smart I/O™

Revolutionize Your GPIO Control with the Smart I/O Component: Programmable Logic for Enhanced Connectivity and Power Efficiency

nobutton

About

Programmable logic for enhanced GPIO connectivity

The Smart I/O Component provides a programmable logic fabric interposed between a General Purpose Input/Output (GPIO) port and the connections to it from various peripherals and UDB sources.

Inputs to the chip from the GPIO port can be logically operated upon before being routed to the peripheral blocks and connectivity of the chip. Likewise, outputs from the peripheral blocks and internal connectivity of the chip can be logically operated upon before being routed to the GPIO port.

Flexible logic fabric for custom GPIO contro

SENT is a one wire (apart from Supply & Ground), unidirectional communications scheme from a sensor/transmitting device to a controller/receiving device, which does not include a coordination signal from the controller/receiving device. Transmission occurs independently of any action of the receiver module; that is, the transmission shall not require a synchronization signal from the receiver module. The sensor signal is transmitted as a series of pulses with data encoded as falling to falling edge periods.

Efficient GPIO port management and low-power operation

Each Smart I/O Component is associated with a particular GPIO port and consumes the port entirely. If the Component is not used, then the Smart I/O functionality for that port is bypassed.

The Component can operate down to Deep Sleep (and Hibernate for select devices) low-power mode and can wake up the chip using the port interrupt, when required.

PSOC™ creator component datasheet - Smart I/O™ features
  • Provides glue logic functionality at I/O ports
  • Deep Sleep and Hibernate low-power mode operation
  • Flexible Look-up Table array for user-defined logic
  • 8-bit multi-function counter and shifter
  • Combinatorial and clocked (registered) operation
  • Low-latency deterministic delays
  • Simple user interface for routing signals in the fabric

Programmable logic for enhanced GPIO connectivity

The Smart I/O Component provides a programmable logic fabric interposed between a General Purpose Input/Output (GPIO) port and the connections to it from various peripherals and UDB sources.

Inputs to the chip from the GPIO port can be logically operated upon before being routed to the peripheral blocks and connectivity of the chip. Likewise, outputs from the peripheral blocks and internal connectivity of the chip can be logically operated upon before being routed to the GPIO port.

Flexible logic fabric for custom GPIO contro

SENT is a one wire (apart from Supply & Ground), unidirectional communications scheme from a sensor/transmitting device to a controller/receiving device, which does not include a coordination signal from the controller/receiving device. Transmission occurs independently of any action of the receiver module; that is, the transmission shall not require a synchronization signal from the receiver module. The sensor signal is transmitted as a series of pulses with data encoded as falling to falling edge periods.

Efficient GPIO port management and low-power operation

Each Smart I/O Component is associated with a particular GPIO port and consumes the port entirely. If the Component is not used, then the Smart I/O functionality for that port is bypassed.

The Component can operate down to Deep Sleep (and Hibernate for select devices) low-power mode and can wake up the chip using the port interrupt, when required.

PSOC™ creator component datasheet - Smart I/O™ features
  • Provides glue logic functionality at I/O ports
  • Deep Sleep and Hibernate low-power mode operation
  • Flexible Look-up Table array for user-defined logic
  • 8-bit multi-function counter and shifter
  • Combinatorial and clocked (registered) operation
  • Low-latency deterministic delays
  • Simple user interface for routing signals in the fabric
SmartIO-Diagram
SmartIO-Diagram
SmartIO-Diagram

Design resources