NEW
Active and preferred
RoHS Compliant

IQE010N04LM7CG

NEW
OptiMOS™ 7 40 V switching optimized power MOSFET in PQFN 3.3x3.3 Source-Down Center Gate package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

IQE010N04LM7CG
IQE010N04LM7CG

Product details

  • ID (@25°C) max
    271 A
  • IDpuls max
    1084 A
  • Operating Temperature range
    -55 °C to 175 °C
  • Package
    PQFN 3.3x3.3 Source-Down
  • Polarity
    N
  • QG (typ @4.5V)
    18.9 nC
  • QG (typ @10V)
    39 nC
  • RDS (on) (@10V) max
    1 mΩ
  • RDS (on) (@4.5V) max
    1.3 mΩ
  • Special Features
    Logic Level, Switching optimized
  • VDS max
    40 V
  • VGS(th) range
    1.1 V to 1.7 V
  • VGS(th)
    1.4 V
OPN
IQE010N04LM7CGATMA1
Product Status active and preferred
Infineon Package
Package Name N/A
Packing Size 5000
Packing Type TAPE & REEL
Moisture Level 1
Moisture Packing NON DRY
Lead-free No
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
Package Name -
Packing Size 5000
Packing Type TAPE & REEL
Moisture Level 1
Moisture Packing NON DRY
Lead Free
Halogen Free
RoHS Compliant
Infineon latest OptiMOS™ 7 40 V switching-optimized MOSFET offers an unprecedented level of application-optimization, enabling peak performance across a range of applications, including data centers, artificial intelligence, telecommunications, and more. It delivers up to 25% improved conduction loss and up to 20% better FOM Qg and FOM Qoss vs. OptiMOS™ 6, enabling higher efficiency and power density in soft-switching DC-DC, IBC and 48 V conversion.

Features

  • Application-specific MOSFET optimization
  • Up to 25% lower conduction loss
  • Up to -25% RDS(on) vs. OptiMOS™ 6
  • Controlled charges for switching
  • Up to 20% better FOM Qg, FOM Qoss
  • PQFN 3.3×3.3 footprint

Benefits

  • Higher power density
  • Higher efficiency at full load
  • High frequency switching enablement
  • Lower switching losses in fast designs
  • Simplified paralleling via Center Gate

Documents

Design resources

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }