Active and preferred
RoHS Compliant
Lead-free

CY14B116M-ZSP25XI

Data Sheet
package
board

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY14B116M-ZSP25XI
CY14B116M-ZSP25XI
Data Sheet

Product details

  • Alarms
    Y
  • Density
    16 MBit
  • Interfaces
    Parallel
  • Lead Ball Finish
    Pure Sn
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage (VCCQ) max
    3.6 V
  • Operating Voltage range
    2.7 V to 3.6 V
  • Organization (X x Y)
    1Mb x 16
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2031
  • Qualification
    Industrial
  • Real Time Clock
    Y
  • Speed
    25 ns
  • Watchdog Timer
    Y
Recommended
OPN
CY14B116M-ZSP25XI
Product Status active and preferred
Infineon Package
PG-TSOP-54
Package Name TSOP-II-54 (51-85160)
Packing Size 540
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-TSOP-54
Package Name TSOP-II-54 (51-85160)
Packing Size 540
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
The CY14B116M-ZSP25XI is a 16-Mbit (1024 K × 16) parallel nvSRAM with an integrated real-time clock. QuantumTrap nonvolatile elements automatically STORE on power-down using an external VCAP capacitor and RECALL on power-up; STORE/RECALL can also be software or pin initiated. It operates from 2.7 V to 3.6 V over -40°C to 85°C in a 54-pin TSOP II, with up to 25 ns access time and 20-year data retention.

Features

  • 16-Mbit nvSRAM (SRAM + NV)
  • 2048K×8 or 1024K×16 array
  • 25 ns / 45 ns access options
  • AutoStore on power-down
  • STORE via software or HSB pin
  • RECALL via power-up or software
  • 1 million STORE cycles
  • 20-year data retention
  • VCC supply 2.7 V to 3.6 V
  • Sleep mode with RTC running
  • 10 µA max sleep mode current
  • RTC alarm, WDT, sq wave out

Benefits

  • SRAM speed with NV data safety
  • Fits x8 or x16 legacy buses
  • 25 ns/45 ns cuts wait states
  • Auto-save prevents data loss
  • STORE on demand for events
  • Fast restore after power-up
  • Endurance supports data logging
  • Long retention cuts maintenance
  • Single 2.7-3.6 V rail eases design
  • Sleep mode reduces system power
  • 10 µA sleep helps battery life
  • RTC blocks reduce external ICs

Applications

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }