Active and preferred
RoHS Compliant
Lead-free

S26HS02GTFPBHB040

Data Sheet
package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S26HS02GTFPBHB040
S26HS02GTFPBHB040
Data Sheet

Product details

  • Classification
    ISO 26262-compliant
  • Density
    2 GBit
  • Family
    HS-T
  • Interface Bandwidth
    333 MByte/s
  • Interface Frequency (SDR/DDR) (MHz)
    - / 166
  • Interfaces
    HYPERBUS
  • Lead Ball Finish
    Sn/Ag/Cu
  • Operating Temperature range
    -40 °C to 105 °C
  • Operating Voltage range
    1.7 V to 2 V
  • Operating Voltage
    1.8 V
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2037
  • Publish in NPSG
    N
  • Publish in PSG
    N
  • Qualification
    Automotive
Recommended
OPN
S26HS02GTFPBHB040
Product Status active and preferred
Infineon Package
PG-BGA-24
Package Name FBGA-24 (002-24801)
Packing Size 520
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-BGA-24
Package Name FBGA-24 (002-24801)
Packing Size 520
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
The S26HS02GTFPBHB040 is a 2 Gbit SEMPER™ NOR Flash in the HS-T 1.8 V family with a HYPERBUS™ (JESD251 xSPI) DDR interface up to 166 MHz for 333 MByte/s bandwidth. It operates from 1.7 V to 2.0 V over -40 to 105°C, includes data and interface CRC plus ECC (SECDED), and supports uniform or hybrid sectors and 256/512-byte page programming for automotive ISO 26262-compliant designs.

Features

  • 45-nm MIRRORBIT™ stores 2 bits/cell
  • JEDEC JESD251 xSPI compliant
  • HYPERBUS x8 DDR, DS read strobe
  • Legacy x1 SPI mode supported
  • Default boot: SPI x1 or HYPERBUS x8
  • Wrapped or linear burst reads
  • Auto fetch next page in linear burst
  • 256 B or 512 B program buffer option
  • OTP Secure Silicon Region 1024 B
  • Interface CRC for link error detect
  • Array CRC + ECC SECDED protection
  • Advanced per-sector protection

Benefits

  • Higher density in same die area
  • Easier host compatibility via xSPI
  • Simplifies high-speed read capture
  • Works with existing SPI controllers
  • Flexible boot for multiple platforms
  • Optimizes reads for MCU/XIP access
  • Sustained bandwidth for streaming
  • Shorter program time, higher thruput
  • Protects keys and device identity
  • Detects bus faults for safer comms
  • Improves data integrity in field
  • Prevents unauthorized sector writes

Applications

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }