Active and preferred
RoHS Compliant
Lead-free

S25HS512TFANHI010

Data Sheet
package
ea.
in stock

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S25HS512TFANHI010
S25HS512TFANHI010
ea.
Data Sheet

Product details

  • Density
    512 MBit
  • Family
    HS-T
  • Interface Bandwidth
    102 MByte/s
  • Interface Frequency (SDR/DDR) (MHz)
    166 / 102
  • Interfaces
    Quad SPI
  • Lead Ball Finish
    Matte Tin Plating
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage range
    1.7 V to 2 V
  • Operating Voltage
    1.8 V
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2037
  • Qualification
    Industrial
Recommended
OPN
S25HS512TFANHI010
Product Status active and preferred
Infineon Package
PG-WSON-8
Package Name DFN-8 (002-15552)
Packing Size 3380
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:
 ea. in stock

Product Status
Active
Infineon Package
PG-WSON-8
Package Name DFN-8 (002-15552)
Packing Size 3380
Packing Type TRAY
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
ea.
in stock
S25HS512TFANHI010 is a 512 Mbit SEMPER™ NOR flash in the HS-T family for code and data storage over Quad SPI. It runs from 1.7 V to 2.0 V across -40°C to +85°C (industrial) and supports 166 MHz SDR or 102 MHz DDR reads up to 102 MByte/s. Built-in ECC (SECDED), CRC, Endurance Flex wear leveling, SafeBoot, AutoBoot, and advanced sector protection improve integrity and startup robustness.

Features

  • 45-nm MIRRORBIT™ 2 bits per cell
  • Uniform or hybrid sector architecture
  • 256 KB sectors plus 32 x 4 KB sectors
  • 256 B or 512 B program buffer
  • Quad SPI: 1-1-4, 1-4-4, 4-4-4
  • Quad SPI DDR read up to 102 MBps
  • Hamming ECC on 16-byte data units
  • SECDED: correct 1-bit, detect 2-bit
  • Memory-array data integrity CRC
  • Endurance Flex wear leveling
  • ASP: DYB/PPB per-sector protection
  • 1024-byte SSR with 32 lock regions

Benefits

  • Higher density lowers board area
  • Match boot+data layout to MCU needs
  • Small sectors enable fine updates
  • Faster writes cut update time
  • Flexible host interface support
  • High read rate speeds code fetch
  • ECC boosts data reliability in field
  • Detects double-bit faults for safety
  • CRC flags corrupted reads early
  • Wear leveling extends flash life
  • Per-sector locks prevent tampering
  • SSR enables IDs and secure storage

Applications

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }