Active and preferred
RoHS Compliant
Lead-free

S25FS128SDSNFI101

Data Sheet
package
software
ea.
in stock

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

S25FS128SDSNFI101
S25FS128SDSNFI101
ea.
Data Sheet

Product details

  • Density
    128 MBit
  • Family
    FS-S
  • Interface Bandwidth
    80 MByte/s
  • Interface Frequency (SDR/DDR) (MHz)
    133 / 80
  • Interfaces
    Quad SPI
  • Lead Ball Finish
    Matte Tin Plating
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage range
    1.7 V to 2 V
  • Operating Voltage
    1.8 V
  • Peak Reflow Temp
    260 °C
  • Planned to be available until at least
    2035
  • Qualification
    Industrial
Recommended
OPN
S25FS128SDSNFI101
Product Status active and preferred
Infineon Package
PG-WSON-8
Package Name DFN-8 (002-18755)
Packing Size 1485
Packing Type TUBE
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:
 ea. in stock

Product Status
Active
Infineon Package
PG-WSON-8
Package Name DFN-8 (002-18755)
Packing Size 1485
Packing Type TUBE
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
ea.
in stock
The S25FS128SDSNFI101 is a 128 Mbit (16 MB) serial NOR Flash memory using 65-nm MIRRORBIT™ technology with Eclipse architecture for fast program and erase. Supporting SPI Multi-I/O with single, dual, quad, and DDR modes, it achieves up to 80 MBps read speed. Operating from 1.7 V to 2.0 V, it features flexible sector options, 100,000 program-erase cycles, and 20-year data retention. Qualified to AEC-Q100 Grade 1, it is ideal for automotive and embedded code storage.

Features

  • Serial peripheral interface (SPI)
  • Double data rate (DDR) option
  • 24- or 32-bit address options
  • Multi I/O command support
  • Normal, Fast, Dual, Quad, DDR Quad I/O reads
  • Burst Wrap, Continuous (XIP), QPI modes
  • 256- or 512-byte page programming buffer
  • Automatic ECC, single-bit error correction
  • Hybrid and uniform sector erase options
  • 100,000 program-erase cycles minimum
  • 20 year data retention minimum
  • 1.7 V to 2.0 V supply voltage

Benefits

  • Flexible SPI supports many host controllers
  • DDR and Quad I/O enable high data rates
  • 32-bit addressing supports large designs
  • Multi I/O boosts read/write performance
  • Multiple read modes fit varied applications
  • XIP/QPI enable execute-in-place operation
  • Large page buffer speeds up programming
  • ECC improves data reliability
  • Flexible erase options ease partitioning
  • High endurance for long device lifetime
  • Long retention secures critical data
  • Low voltage reduces power consumption

Applications

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }