Active and preferred
RoHS Compliant
Lead-free

CY14B064PA-SFXI

Data Sheet
package

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY14B064PA-SFXI
CY14B064PA-SFXI
Data Sheet

Product details

  • Alarms
    Y
  • Density
    64 kBit
  • Frequency
    40 MHz
  • Interfaces
    SPI
  • Lead Ball Finish
    Pure Sn
  • Operating Temperature range
    -40 °C to 85 °C
  • Operating Voltage (VCCQ) max
    3.6 V
  • Operating Voltage range
    2.7 V to 3.6 V
  • Organization (X x Y)
    8Kb x 8
  • Peak Reflow Temp
    260 °C
  • Qualification
    Industrial
  • Real Time Clock
    Y
  • Speed
    0 ns
  • Watchdog Timer
    Y
Recommended
OPN
CY14B064PA-SFXI
Product Status active and preferred
Infineon Package
PG-DSO-16
Package Name SOIC-16 (51-85022)
Packing Size 920
Packing Type TUBE
Moisture Level 3
Moisture Packing DRY
Lead-free Yes
Halogen Free Yes
RoHS Compliant Yes
Infineon stock last updated:

Product Status
Active
Infineon Package
PG-DSO-16
Package Name SOIC-16 (51-85022)
Packing Size 920
Packing Type TUBE
Moisture Level 3
Moisture Packing DRY
Lead Free
Halogen Free
RoHS Compliant
CY14B064PA-SFXI is a 64-Kbit (8 K × 8) SPI nvSRAM with integrated real-time clock, combining SRAM with QuantumTrap nonvolatile storage. It supports 40 MHz SPI plus 104 MHz fast-read instructions, AutoStore on power-down and RECALL on power-up, and software/hardware STORE via HSB. 20-year retention and 1M STORE cycles. Operates from 2.7 V to 3.6 V over -40°C to 85°C in a 16-pin SOIC.

Features

  • 64-Kbit nvSRAM (8 K × 8)
  • AutoStore on power-down (VCAP)
  • STORE via SPI or HSB pin
  • RECALL on power-up or via SPI
  • Infinite SRAM R/W and RECALL
  • 1,000 K nonvolatile STORE cycles
  • 20-year data retention
  • SPI mode 0 and mode 3 support
  • SPI clock up to 104 MHz (FAST)
  • WP pin + block protect 1/4,1/2
  • Status register WREN/WRDI
  • RTC alarm, watchdog, SQW output

Benefits

  • Protects data on sudden power loss
  • Zero-wait SRAM speeds transactions
  • Withstands heavy write workloads
  • Long retention cuts service risk
  • High SPI speed shortens read time
  • Works with standard SPI controllers
  • VCAP enables simple power backup
  • Block protect prevents overwrites
  • WP pin helps lock critical data
  • RTC integration reduces extra ICs
  • Alarm/INT supports timed wakeups
  • SQW output simplifies timekeeping

Applications

Documents

Documents

Design resources

Partner solutions

Developer community

{ "ctalist":[ { "link" : "https://community.infineon.com/t5/forums/postpage/choose-node/true", "label" : "Ask the community", "labelEn" : "Ask the community" }, { "link" : "https://community.infineon.com/t5/Forums/ct-p/products", "label" : "View all discussions", "labelEn" : "View all discussions" } ] }