Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.Infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may be used in life-support devices or systems only with the express written approval of Infineon Technologies. If a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.
TriCore® 1
32-bit Unified Processor Core

Volume 2
Instruction Set
V1.3 & V1.3.1 Architecture
TriCore® 1 User’s Manual
Revision History

2008-01 V1.3.8

Previous Version - none

<table>
<thead>
<tr>
<th>Version</th>
<th>Subjects (major changes since last revision)</th>
</tr>
</thead>
<tbody>
<tr>
<td>V1.3.8</td>
<td>The Instruction Set Overview chapter was missing from Volume 2 of the initial release of this document (v1.3.8), dated 2007-11. This version (dated 2008-01) supercedes that release. There are no other changes to the document (vol1 or vol2) aside from the inclusion of the Instruction Set Overview chapter.</td>
</tr>
</tbody>
</table>

TriCore® is a Registered trademark of Infineon Technologies AG.

We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of our documentation. Please send feedback (including a reference to this document) to:

ipdoc@infineon.com

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
## Table of Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 Instruction Set Overview</td>
<td>1</td>
</tr>
<tr>
<td>1.1 Integer Arithmetic</td>
<td></td>
</tr>
<tr>
<td>1.1.1 Move</td>
<td>1</td>
</tr>
<tr>
<td>1.1.2 Addition and Subtraction</td>
<td>1</td>
</tr>
<tr>
<td>1.1.3 Multiply and Multiply-Add</td>
<td>2</td>
</tr>
<tr>
<td>1.1.4 Division</td>
<td>2</td>
</tr>
<tr>
<td>1.1.5 Absolute Value, Absolute Difference</td>
<td>3</td>
</tr>
<tr>
<td>1.1.6 Min, Max, Saturate</td>
<td>3</td>
</tr>
<tr>
<td>1.1.7 Conditional Arithmetic Instructions</td>
<td>3</td>
</tr>
<tr>
<td>1.1.8 Logical</td>
<td>4</td>
</tr>
<tr>
<td>1.1.9 Count Leading Zeroes, Ones, and Signs</td>
<td>4</td>
</tr>
<tr>
<td>1.1.10 Shift</td>
<td>5</td>
</tr>
<tr>
<td>1.1.11 Bit-Field Extract and Insert</td>
<td>5</td>
</tr>
<tr>
<td>1.2 Packed Arithmetic</td>
<td>8</td>
</tr>
<tr>
<td>1.3 PSW Status Flags and Arithmetic Instructions</td>
<td>10</td>
</tr>
<tr>
<td>1.3.1 Usage</td>
<td>10</td>
</tr>
<tr>
<td>1.3.2 Saturation</td>
<td>10</td>
</tr>
<tr>
<td>1.4 DSP Arithmetic</td>
<td>10</td>
</tr>
<tr>
<td>1.4.1 Scaling</td>
<td>11</td>
</tr>
<tr>
<td>1.4.2 Special Case = −1*−1</td>
<td>11</td>
</tr>
<tr>
<td>1.4.3 Guard bits</td>
<td>11</td>
</tr>
<tr>
<td>1.4.4 Rounding</td>
<td>12</td>
</tr>
<tr>
<td>1.4.5 Overflow and Saturation</td>
<td>12</td>
</tr>
<tr>
<td>1.4.6 Sticky Advance Overflow and Block Scaling in FFT</td>
<td>12</td>
</tr>
<tr>
<td>1.4.7 Multiply and MAC</td>
<td>12</td>
</tr>
<tr>
<td>1.4.8 Packed Multiply and Packed MAC</td>
<td>13</td>
</tr>
<tr>
<td>1.5 Compare Instructions</td>
<td>14</td>
</tr>
<tr>
<td>1.5.1 Simple Compare</td>
<td>14</td>
</tr>
<tr>
<td>1.5.2 Accumulating Compare</td>
<td>15</td>
</tr>
<tr>
<td>1.5.3 Compare with Shift</td>
<td>16</td>
</tr>
<tr>
<td>1.5.4 Packed Compare</td>
<td>17</td>
</tr>
<tr>
<td>1.6 Bit Operations</td>
<td>18</td>
</tr>
<tr>
<td>1.6.1 Simple Bit Operations</td>
<td>18</td>
</tr>
<tr>
<td>1.6.2 Accumulating Bit Operations</td>
<td>18</td>
</tr>
<tr>
<td>1.6.3 Shifting Bit Operations</td>
<td>20</td>
</tr>
<tr>
<td>1.7 Address Arithmetic</td>
<td>21</td>
</tr>
<tr>
<td>1.8 Address Comparison</td>
<td>22</td>
</tr>
<tr>
<td>1.9 Branch Instructions</td>
<td>23</td>
</tr>
<tr>
<td>1.9.1 Unconditional Branch</td>
<td>23</td>
</tr>
<tr>
<td>1.9.2 Conditional Branch</td>
<td>24</td>
</tr>
<tr>
<td>1.9.3 Loop Instructions</td>
<td>25</td>
</tr>
<tr>
<td>1.10 Load and Store Instructions</td>
<td>27</td>
</tr>
</tbody>
</table>

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
1.10.1 Load/Store Basic Data Types ................................. 27
1.10.2 Load Bit .................................................. 28
1.10.3 Store Bit and Bit Field .................................... 29
1.11 Context Related Instructions ................................. 30
1.11.1 Lower Context Saving and Restoring ..................... 30
1.11.2 Context Loading and Storing .............................. 30
1.12 System Instructions ........................................... 31
1.12.1 System Call ................................................. 31
1.12.2 Synchronization Primitives (DYSNC and ISYNC) ........... 31
1.12.3 Access to the Core Special Function Registers (CSFRs) ... 32
1.12.4 Enabling and Disabling the Interrupt System .......... 33
1.12.5 Return (RET) and Return From Exception (RFE) Instructions 34
1.12.6 Trap Instructions ........................................... 34
1.12.7 No-operation (NOP) ....................................... 34
1.13 Coprocessor Instructions ..................................... 34
1.14 16-bit Instructions ............................................. 35

2 Instruction Set Information ....................................... 1
2.1 Instruction Syntax ............................................... 2
2.1.1 Operand Definitions ....................................... 2
2.1.2 Instruction Mnemonic ..................................... 2
2.1.3 Operation Modifiers ...................................... 3
2.1.4 Data Type Modifiers ...................................... 4
2.2 Opcode Formats ................................................ 5
2.2.1 16-bit Opcode Formats .................................... 5
2.2.2 32-bit Opcode Formats ................................... 5
2.2.3 Opcode Field Description .................................. 7
2.3 Instruction Operation Syntax .................................. 8
2.3.1 RTL Functions ............................................. 11
2.3.2 Cache RTL Functions ..................................... 12
2.3.3 Floating Point Operation Syntax .......................... 14
2.4 Coprocessor Instructions ...................................... 17
2.5 PSW Status Flags (User Status Bits) ........................ 18
2.6 List of OS and I/O Privileged Instructions .................. 19

3 Instruction Set .................................................... 21
3.1 CPU Instructions ............................................... 21
3.2 FPU Instructions ............................................... 466
3.3 MMU Instructions ............................................... 496

4 Summary Tables of LS and IP Instructions ..................... 507
Preface

TriCore® is a unified, 32-bit microcontroller-DSP, single-core architecture optimized for real-time embedded systems.

This document has been written for system developers and programmers, and hardware and software engineers.

- Volume 1 provides a detailed description of the Core Architecture and system interaction.
- Volume 2 (this volume) gives a complete description of the TriCore Instruction Set including optional extensions for the Memory Management Unit (MMU) and Floating Point Unit (FPU).

It is important to note that this document describes the TriCore architecture, not an implementation. An implementation may have features and resources which are not part of the Core Architecture. The documentation for that implementation will describe all implementation specific features.

When working with a specific TriCore based product always refer to the appropriate supporting documentation.

TriCore versions

There have been several versions of the TriCore Architecture implemented in production devices. This manual documents the following architectures: TriCore 1.3, TriCore 1.3.1.

- Unless defined otherwise in the text, or in the margin, all descriptions are common to all TriCore versions.
- If the text refers to TriCore 1 specifically, then it is relevant to both the TriCore 1.3 and the TriCore 1.3.1 architecture unless stated otherwise.
- Information unique to the TriCore 1.3.1 architecture is always labelled.

Additional Information

For information and links to documentation for Infineon products that use TriCore, visit: http://www.infineon.com/32-bit-microcontrollers
Text Conventions

This document uses the following text conventions:

- The default radix is decimal.
  - Hexadecimal constants are suffixed with a subscript letter 'H', as in: FFFCH.
  - Binary constants are suffixed with a subscript letter 'B', as in: 111B.
- Register reset values are not generally architecturally defined, but require setting on startup in a given implementation of the architecture. Only those reset values that are architecturally defined are shown in this document. Where no value is shown, the reset value is not defined. Refer to the documentation for a specific TriCore implementation.
- Bit field and bits in registers are in general referenced as 'Register name.Bit field', for example PSW.IS. The Interrupt Stack Control bit of the PSW register.
- Units are abbreviated as follows:
  - MHz = Megahertz.
  - kBaud, kBit = 1000 characters/bits per second.
  - MBaud, MBit = 1,000,000 characters per second.
  - KByte = 1024 bytes.
  - MByte = 1048576 bytes of memory.
  - GByte = 1,024 megabytes.
- Data format quantities referenced are as follows:
  - Byte = 8-bit quantity.
  - Half-word = 16-bit quantity.
  - Word = 32-bit quantity.
  - Double-word = 64-bit quantity.
- Pins using negative logic are indicated by an overbar: BRKOUT.

In tables where register bit fields are defined, the conventions shown in the following table are used in this document.

### Table 1 Bit Type Abbreviations

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>r</td>
<td>Read-only. The bit or bit field can only be read.</td>
</tr>
<tr>
<td>w</td>
<td>Write-only. The bit or bit field can only be written.</td>
</tr>
<tr>
<td>rw</td>
<td>The bit or bit field can be read and written.</td>
</tr>
<tr>
<td>h</td>
<td>The bit or bit field can be modified by hardware (such as a status bit).</td>
</tr>
<tr>
<td></td>
<td>'h' can be combined with 'rw' or 'r' bits to form 'rwh' or 'rh' bits.</td>
</tr>
<tr>
<td>-</td>
<td>Reserved Field. Read value is undefined, should be written with 0.</td>
</tr>
</tbody>
</table>

Note: In register layout tables, a ‘Reserved Field’ is indicated with '-' in the Field and Type column.
1 Instruction Set Overview

This chapter provides an overview of the TriCore® Instruction Set Architecture (ISA). The basic properties and use of each instruction type are described, together with a description of the selection and use of the 16-bit (short) instructions.

1.1 Integer Arithmetic

This section covers the following topics:

- Move, page 1-1.
- Addition and Subtraction, page 1-1.
- Multiply and Multiply-Add, page 1-2.
- Division, page 1-2.
- Absolute Value, Absolute Difference, page 1-3.
- Min, Max, Saturate, page 1-3.
- Conditional Arithmetic Instructions, page 1-3.
- Logical, page 1-4.
- Shift, page 1-5.
- Bit-Field Extract and Insert, page 1-5.

1.1.1 Move

The move instructions move a value in a data register or a constant value in the instruction to a destination data register, and can be used to quickly load a large constant into a data register.

A 16-bit constant is created using MOV (which sign-extends the value to 32-bits) or MOV.U (which zero-extends to 32-bits).

The MOVH (Move High-word) instruction loads a 16-bit constant into the most-significant 16 bits of the register and zero fills the least-significant 16-bits. This is useful for loading a left-justified constant fraction.

Loading a 32-bit constant is achieved by using a MOVH instruction followed by an ADDI (Add Immediate), or a MOV.U followed by ADDIH (Add Immediate High-word).

1.1.2 Addition and Subtraction

The addition instructions have three versions:

- ADD (No saturation).
- ADDS (Signed saturation).
- ADDS.U (Unsigned saturation).

For extended precision addition, the ADDX (Add Extended) instruction sets the PSW carry bit to the value of the ALU carry out. The ADDC (Add with Carry) instruction uses
the PSW carry bit as the carry in, and updates the PSW carry bit with the ALU carry out. For extended precision addition, the least-significant word of the operands is added using the ADDX instruction, and the remaining words are added using the ADDC instruction. The ADDC and ADDX instructions do not support saturation.

It is often necessary to add 16-bit or 32-bit constants to integers. The ADDI (Add Immediate) and ADDIH (Add Immediate High) instructions add a 16-bit, sign-extended constant or a 16-bit constant, left-shifted by 16. Addition of any 32-bit constant is carried out using ADDD followed by an ADDIH.

All add instructions except those with constants, have similar corresponding subtract instructions. Because the immediate of ADDI is sign-extended, it may be used for both addition and subtraction.

The RSUB (Reverse Subtract) instruction subtracts a register from a constant. Using zero as the constant yields negation as a special case.

1.1.3 Multiply and Multiply-Add
For the multiplication of 32-bit integers, the available mnemonics are:

- MUL (Multiply Signed).
- MULS (Multiply Signed with Saturation).
- MULS.U (Multiply Unsigned with Saturation).

These translate to machine instructions producing either 32-bit or 64-bit results, depending on whether the destination operand encoded in the assembly instruction is a single data register D[n] (where n = 0, 1, …15), or an extended data register E[n] (where n = 0, 2, …14).

In those cases where the number of bits in the destination is 32-bit, the result is taken from the lower bits of the product. This corresponds to the standard ‘C’ multiplication of two integers.

The MAC instructions (Multiplication with Accumulation) follow the instruction forms for multiplication; MADD, MADD.S, MADD.U, MADD.S.U, and MSUB, MSUB.S, MSUB.U, MSUB.S.U.

In all cases a third source operand register is specified, which provides the accumulator to which the multiplier results are added.

1.1.4 Division
Division of 32-bit by 32-bit integers is supported for both signed and unsigned integers. Because an atomic divide instruction would require an excessive number of cycles to execute, a divide-step sequence is used, which keeps interrupt latency down. The divide step sequence allows the divide time to be proportional to the number of significant quotient bits expected.
The sequence begins with a Divide-Initialize instruction: DVINIT(.U), DVINIT.H(U) or DVINIT.B(U), depending on the size of the quotient and on whether the operands are to be treated as signed or unsigned. The divide initialization instruction extends the 32-bit dividend to 64-bits, then shifts it left by 0, 16 or 24-bits. It simultaneously shifts in that many copies of the quotient sign bit to the low-order bit positions. 4, 2 or 1 Divide-Step instructions (DVSTEP or DVSTEP.U) then follow. Each Divide-Step instruction develops eight bits of quotient.

At the end of the divide step sequence, the 32-bit quotient occupies the low-order word of the 64-bit dividend register pair, and the remainder is held in the high-order word. If the divide operation was signed, the Divide-Adjust instruction (DVADJ) is required to perform a final adjustment of negative values. If the dividend and the divisor are both known to be positive, the DVADJ instruction can be omitted.

1.1.5 Absolute Value, Absolute Difference

A common operation on data is the computation of the absolute value of a signed number or the absolute value of the difference between two signed numbers. These operations are provided directly by the ABS and ABSDIF instructions. There is a version of each instruction which saturates when the result is too large to be represented as a signed number.

1.1.6 Min, Max, Saturate

Instructions are provided that directly calculate the minimum or maximum of two operands. The MIN and MAX instructions are used for signed integers, and MIN.U and MAX.U are used for unsigned integers.

The SAT instructions can be used to saturate the result of a 32-bit calculation before storing it in a byte or half-word, in memory or a register.

1.1.7 Conditional Arithmetic Instructions

- CADD (Conditional Add) and CADDN (Conditional Add-Not).
- CSUB (Conditional Subtract) and CSUBN (Conditional Subtract-Not).
- SEL (Select) and SELN (Select-Not).

The conditional instructions provide efficient alternatives to conditional jumps around very short sequences of code. All of the conditional instructions use a condition operand that controls the execution of the instruction.

The condition operand is a data register, with any non-zero value interpreted as TRUE, and a zero value interpreted as FALSE. For the CADD and CSUB instructions, the addition/subtraction is performed if the condition is TRUE. For the CADDN and CSUBN instructions it is performed if the condition is FALSE.
The SEL instruction copies one of its two source operands to its destination operand, with the selection of source operands determined by the value of the condition operand (This operation is the same as the C language ? operation). A typical use might be to record the index value yielding the larger of two array elements:

\[ \text{index\_max} = (a[i] > a[j]) \ ? \ i : j; \]

If one of the two source operands in a SEL instruction is the same as the destination operand, then the SEL instruction implements a simple conditional move. This occurs often in source statements of the general form:

\[ \text{if} \ (<\text{condition}>) \ \text{then} \ \text{<variable>} = \ <\text{expression}>; \]

Provided that \(<\text{expression}>\) is simple, it is more efficient to evaluate it unconditionally into a source register, using a SEL instruction to perform the conditional assignment, rather than conditionally jumping around the assignment statement.

1.1.8 Logical

The TriCore architecture provides a complete set of two-operand, bit-wise logic operations. In addition to the AND, OR, and XOR functions, there are the negations of the output; NAND, NOR, and XNOR, and negations of one of the inputs; ANDN and ORN (the negation of an input for XOR is the same as XNOR).

1.1.9 Count Leading Zeroes, Ones, and Signs

To provide efficient support for normalization of numerical results, prioritization, and certain graphics operations, three Count Leading instructions are provided:

- CLZ (Count Leading Zeros).
- CLO (Count Leading Ones).
- CLS (Count Leading Signs).

These instructions are used to determine the amount of left shifting necessary to remove redundant zeros, ones, or signs.

*Note: The CLS instruction returns the number of leading redundant signs, which is the number of leading signs minus one.*

The following special cases are defined:

- CLZ(0) = 32, CLO(-1) = 32.
- CLS(0) = CLS(-1) = 31.

For example, CLZ returns the number of consecutive zeros starting from the most significant bit of the value in the source data register. In the example shown in Figure 1, there are seven zeros in the most significant portion of the input register. If the most significant bit of the input is a 1, CLZ returns 0.
Figure 1  Operation of the CLZ Instruction

The Count Leading instructions are useful for parsing certain Huffman codes and bit strings consisting of Boolean flags, since the code or bit string can be quickly classified by determining the position of the first one (scanning from left to right).

1.1.10 Shift

The shift instructions support multi-bit shifts. The shift amount is specified by a signed integer \( n \), which may be the contents of a register or a sign-extended constant in the instruction. If \( n \geq 0 \), the data is shifted left by \( n[4:0] \); otherwise, the data is shifted right by \( (-n)[4:0] \). The (logical) shift instruction \( SH \), shifts in zeros for both right and left shifts. The arithmetic shift instruction \( SHA \), shifts in sign bits for right shifts and zeros for left shifts. The arithmetic shift with saturation instruction \( SHAS \), will saturate (on a left shift) if the sign bits that are shifted out are not identical to the sign bit of the result.

1.1.11 Bit-Field Extract and Insert

The TriCore architecture supports three bit-field extract instructions.

- **EXTR** (Extract bit field).
- **EXTR.U** (Extract bit field unsigned).
- **DEXTR** (Extract from Double Register).

The **INSERT** instruction is described on page 1-7.

**EXTR and EXTR.U**

The **EXTR** and **EXTR.U** instructions extract width consecutive bits from the source, beginning with the bit number specified by the pos (position) operand. The **width** and **pos** can be specified by two immediate values, by an immediate value and a data register, or by a data register pair.
The EXTR instruction fills the most-significant bits of the result by sign-extending the bit field extracted (duplicating the most-significant bit of the bit field). See Figure 2.

EXTR.U zero-fills the most significant (32-w) bits of the result. See Figure 3.

**Figure 2** Operation of the EXTR Instruction

**Figure 3** Operation of the EXTR.U Instruction

**DEXTR**

The DEXTR instruction concatenates two data register sources to form a 64-bit value from which 32 consecutive bits are extracted. The operation can be thought of as a left shift by \( pos \) bits, followed by the truncation of the least-significant 32-bits of the result. The value of \( pos \) is contained in a data register, or is an immediate value in the instruction.
The DEXTR instruction can be used to normalize the result of a DSP filter accumulation in which a 64-bit accumulator is used with several guard bits. The value of pos can be determined by using the CLS (Count Leading Signs) instruction. The DEXTR instruction can also be used to perform a multi-bit rotation by using the same source register for both of the sources (that are concatenated).

![Figure 4 Operation of the DEXTR Instruction](image)

**INSERT**

The INSERT instruction takes the width least-significant bits of a source data register, shifted left by pos bits and substitutes them into the value of another source register. All other (32-w) bits of the value of the second register are passed through. The width and pos can be specified by two immediate values, by an immediate value and a data register, or by a data register pair.

There is also an alternative form of INSERT that allows a zero-extended 4-bit constant to be the value which is inserted.

![Figure 5 Operation of the INSERT Instruction](image)
1.2 Packed Arithmetic

The packed arithmetic instructions partition a 32-bit word into several identical objects which can then be fetched, stored, and operated on in parallel. These instructions in particular allow the full exploitation of the 32-bit word of the TriCore architecture in signal and data processing applications.

The TriCore architecture supports two packed formats:

- Packed Half-word Data Format
- Packed Byte Data Format

The Packed Half-word Data format divides the 32-bit word into two, 16-bit (half-word) values. Instructions which operate on data in this way are denoted in the instruction mnemonic by the .H and .HU modifiers.

The Packed Byte Data format divides the 32-bit word into four, 8-bit values. Instructions which operate on the data in this way are denoted by the .B and .BU data type modifiers.
The loading and storing of packed values into data registers is supported by the normal Load Word and Store Word instructions (LD.W and ST.W). The packed objects can then be manipulated in parallel by a set of special packed arithmetic instructions that perform such arithmetic operations as addition, subtraction, multiplication, and so on.

Addition is performed on individual packed bytes or half-words using the ADD.B and ADD.H instructions. The saturating variation (ADDS.H) only exists for half-words.

The ADD.H instruction ignores overflow or underflow within individual half-words. ADDS.H will saturate individual half-words to the most positive 16-bit signed integer (2^{15}-1) on individual overflow, or to the most negative 16-bit signed integer (-2^{15}) on individual underflow. Saturation for unsigned integers is also supported by the ADDS.HU instruction. Similarly, all packed addition operations have an equivalent subtraction.

Besides addition and subtraction, arithmetic on packed data includes absolute value, absolute difference, shift, and count leading operations.

Packed multiplication is described in the section Packed Multiply and Packed MAC, page 1-13.

Compare instructions are described in Compare Instructions, page 1-14.
1.3 PSW Status Flags and Arithmetic Instructions

Arithmetic instructions operate on data and addresses in registers. Status information about the result of the arithmetic operations is recorded in the five status flags in the Program Status Word (PSW) register.

1.3.1 Usage

The status flags can be read by software using the Move From Core Register (MFCR) instruction, and can be written using the Move to Core Register (MTCR) instruction (Note that MTCR is only available in Supervisor mode). The Trap on Overflow (TRAPV) and Trap on Sticky Overflow (TRAPSV) instructions can be used to cause a trap if the respective V (overflow) and SV (sticky overflow) bits are set. The overflow bits can be cleared using the Reset Overflow Bits instruction (RSTV).

Individual arithmetic operations can be checked for overflow by reading and testing V. If it is only necessary to determine if an overflow occurred somewhere in an entire block of computation, then the SV bit is reset before the block (using the RSTV instruction) and tested after completion of the block (using MFCR).

Jumping based on the overflow result is achieved by using a MFCR instruction followed by a JZ.T or JNZ.T (conditional jump on the value of a bit) instruction.

1.3.2 Saturation

Because most signal-processing applications can handle overflow by simply saturating the result, most of the arithmetic instructions have a saturating version for signed and unsigned overflow. Note that saturating versions of all instructions can be synthesized using short code sequences.

When saturation is used for 32-bit signed arithmetic overflow, if the true result of the computation is greater than \((2^{31}-1)\) or less than \(-2^{31}\), the result is set to \((2^{31}-1)\) or \(-2^{31}\), respectively.

The bounds for 16-bit signed arithmetic are \((2^{15}-1)\) and \(-2^{15}\), and the bounds for 8-bit signed arithmetic are \((2^7-1)\) and \(-2^7\).

When saturation is used for unsigned arithmetic, the lower bound is always zero and the upper bounds are \((2^{32}-1)\), \((2^{16}-1)\), and \((2^8-1)\).

Saturation is indicated in the instruction mnemonic by an S and unsigned is indicated by a U following the period (.). For example, the instruction mnemonic for a signed saturating addition is ADDS, and the mnemonic for an unsigned saturating addition is ADDS.U.

1.4 DSP Arithmetic

DSP arithmetic instructions operate on 16-bit signed fractional data in the 1.15 format (also known as Q15), and 32-bit signed fractional data in 1.31 format (also known as
Q31). Data values in this format have a single, high-order sign bit, with a value of 0 or -1, followed by an implied binary point and fraction. Their values are in the range (-1, 1).

1.4.1 Scaling
The multiplier result can be treated in one of two ways:
- Left shifted by 1: One sign bit is suppressed and the result is left-aligned, so conserving the input format.
- Not shifted: The result retains its two sign bits (2.30 format). This format can be used with IIR (Infinite Impulse Response) filters for example, in which some of the coefficients are between 1 and 2, and to have one guard bit for accumulation.

1.4.2 Special Case = –1 * –1
When multiplying two maximum-negative 1.15 format values (-1), the result is the positive number (+1). For example:
\[ 8000_{\text{H}} \times 8000_{\text{H}} = 4000\,0000_{\text{H}} \]
This is correctly interpreted in Q format as:
\[ -1(1.15 \text{ format}) \times -1(1.15 \text{ format}) = +1 (2.30 \text{ format}) \]
However, when the result is shifted left by 1 (left-justified), the result is 8000 0000_{\text{H}}. This is incorrectly interpreted as:
\[ -1(1.15 \text{ format}) \times -1(1.15 \text{ format}) = -1 (1.31 \text{ format}) \]
To avoid this problem, the result of a Q format operation (-1 * -1) that has been left-shifted by 1, is saturated to the maximum positive value. Therefore:
\[ 8000_{\text{H}} \times 8000_{\text{H}} = 7FFF\,FFFF_{\text{H}} \]
This is correctly interpreted in Q format as:
\[ -1(1.15 \text{ format}) \times -1(1.15 \text{ format}) = \text{(nearest representation of)} +1 (1.31 \text{ format}) \]
This operation is completely transparent to the user and does not set the overflow flags. It applies only to 16-bit by 16-bit multiplies and does not apply to 16 by 32-bit or 32 by 32-bit multiplies.

1.4.3 Guard bits
When accumulating sums (in filter calculations for example), guard bits are often required to prevent overflow. The instruction set directly supports the use of one guard bit when using a 32-bit accumulator (2.30 format, where left shift by 1-bit of result is not requested). When more guard bits are required a register pair (64-bits) can be used. In that instance the intermediate result (also in 2.30 format, where left shift by 1-bit is not performed) is left shifted by 16-bits giving effectively a 18.46 format.
1.4.4 Rounding
Rounding is used to retain the 16 most-significant bits of a 32-bit result. Rounding is implemented by adding 1 to bit 15 of a 32-bit intermediate result. If the operation writes a full 32-bit register (i.e. is not a component of a packed half-word operation), it then clears the lower 16-bits.

1.4.5 Overflow and Saturation
Saturation on overflow is available on all DSP instructions.

1.4.6 Sticky Advance Overflow and Block Scaling in FFT
The Sticky Advance Overflow (SAV) bit, which is set whenever an overflow ‘almost’ occurred, can be used in block scaling of intermediate results during an FFT calculation. Before each pass of applying a butterfly operation the SAV bit is cleared. After the pass the SAV bit is tested. If it is set then all of the data is scaled (using an arithmetic right shift) before starting the next pass. This procedure gives the greatest dynamic range for intermediate results without the risk of overflow.

1.4.7 Multiply and MAC
The available instructions for multiplication include:
- MUL.Q (Multiply Q format).
- MULR.Q (Multiply Q format with Rounding).

The operand encodings for the MUL.Q instruction distinguish between 16-bit source operands in either the upper D[n]U or lower half D[n]L of a data register, 32-bit source operands (D[n]), and 32-bit or 64-bit destination operands (D[n] or E[n]), giving a total of eight different cases:
- 16U * 16U → 32
- 16L * 16L → 32
- 16U * 32 → 32
- 16L * 32 → 32
- 32 * 32 → 32
- 16U * 32 → 64
- 16L * 32 → 64
- 32 * 32 → 64

In those cases where the number of bits in the destination is less than the sum of the bits in the two source operands, the result is taken from the upper bits of the product.

The MAC instructions consist of all the MUL combinations described above, followed by addition (MADD.Q, MADD.Q.) and the rounding versions (MADDR.Q, MADDRS.Q). For the subtract versions of these instructions, ADD is replaced by SUB.
1.4.8 Packed Multiply and Packed MAC

There are three instructions for various forms of multiplication on packed 16-bit fractional values:

- MUL.H (Packed Multiply Q format).
- MULR.H (Packed Multiply Q format with Rounding).
- MULM.H (Packed Multiply Q format, Multi-precision).

These instructions perform two 16 x 16 bit multiplications in parallel, using 16-bit source operands in the upper or lower halves of their source operand registers.

MUL.H produces two 32-bit products, stored into the upper and lower registers of an extended register pair. Its results are exact, with no need for rounding.

MULR.H produces two 16-bit Q-format products, stored into the upper and lower halves of a single 32-bit register. Its 32-bit intermediate products are rounded before discarding the low order bits, to produce the 16-bit Q-format results.

MULM.H sums the two intermediate products, producing a single result that is stored into an extended register.

For all three instruction groups there are four supported source operand combinations for the two multiplications. They are:

- 16U * 16U, 16L * 16L
- 16U * 16L, 16L * 16U
- 16U * 16L, 16L * 16L
- 16L * 16U, 16U * 16L

There is also a large group of Packed MAC instructions. These consist of all the MUL combinations described above, followed by addition, subtraction or a combination of both. Typical examples are MADD.H, MADDR.H, and MADDM.H.

All combinations are found as either MADxxx.H or MSUxxx.H instructions.
1.5 Compare Instructions

The compare instructions perform a comparison of the contents of two registers. The Boolean result (1 = true and 0 = false) is stored in the least-significant bit of a data register. The remaining bits in the register are cleared to zero.

1.5.1 Simple Compare

Figure 8 illustrates the operation of the LT (Less Than) compare instruction:

![Diagram of LT (Less Than) Comparison]

**Table 2** Equivalent Comparison Operations

<table>
<thead>
<tr>
<th>Implicit Comparison Operation</th>
<th>TriCore Equivalent Comparison Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>LE D[c], D[a], D[b]</td>
<td>GE D[c], D[b], D[a]</td>
</tr>
<tr>
<td>LE D[c], D[a], const</td>
<td>LT D[c], D[a], (const+1)</td>
</tr>
<tr>
<td>GT D[c], D[a], D[b]</td>
<td>LT D[c], D[b], D[a]</td>
</tr>
<tr>
<td>GT D[c], D[a], const</td>
<td>GE D[c], D[a], (const+1)</td>
</tr>
</tbody>
</table>
1.5.2 Accumulating Compare

To accelerate the computation of complex conditional expressions, accumulating versions of the comparison instructions are supported. These instructions, indicated in the instruction mnemonic by ‘op’ preceding the ‘.’ (for example, op.LT), combine the result of the comparison with a previous comparison result. The combination is a logic AND, OR, or XOR; for example, AND.LT, OR.LT, and XOR.LT. Figure 9 illustrates the combination of the LT instruction with a Boolean operation.

![Figure 9 Combining LT Comparison with Boolean Operation](image)

The evaluation of the following C expression can be optimized using the combined compare-Boolean operation:

\[ d_5 = (d_1 < d_2) \lor (d_3 == d_4); \]

Assuming all variables are in registers, the following two instructions compute the value in d5:

\[
\begin{align*}
&\text{lt} \quad d_5, d_1, d_2; \quad // \text{compute } (d_1 < d_2) \\
&\text{or.eq} \quad d_5, d_3, d_4; \quad // \text{or with } (d_3 == d_4)
\end{align*}
\]
1.5.3  Compare with Shift

Certain control applications require that several Booleans be packed into a single register. These packed bits can be used as an index into a table of constants or a jump table, which permits complex Boolean functions and/or state machines to be evaluated efficiently.

To facilitate the packing of Boolean results into a register, compound Compare with Shift instructions (for example SH.EQ) are supported. The result of the comparison is placed in the least-significant bit of the result after the contents of the destination register have been shifted left by one position. Figure 10 illustrates the operation of the SH.LT (Shift Less Than) instruction.

Figure 10  SH.LT Instruction
1.5.4 Packed Compare

For packed bytes, there are special compare instructions that perform four individual byte comparisons and produce a 32-bit mask consisting of four 'extended' Booleans. For example, EQ.B yields a result where individual bytes are FFH for a match, or 00H for no match. Similarly for packed half-words there are special compare instructions that perform two individual half-word comparisons and produce two extended Booleans. The EQ.H instruction results in two extended Booleans: FFFFH for a match and 0000H for no match. There are also abnormal packed-word compare instructions that compare two words in the normal way, but produce a single extended Boolean. The EQ.W instruction results in the extended Boolean FFFFFFFFH for match and 00000000H for no match.

Extended Booleans are useful as masks, which can be used by subsequent bit-wise logic operations. CLZ (Count Leading Zeros) or CLO (Count Leading Ones) can also be used on the result to quickly find the position of the left-most match. Figure 11 shows an example of the EQ.B instruction.

Figure 11  EQ.B Instruction Operation
1.6 Bit Operations

Instructions are provided that operate on single bits, denoted in the instruction mnemonic by the .T data type modifier (for example, AND.T).

There are eight instructions for combinatorial logic functions with two inputs, eight instructions with three inputs, and eight with two inputs and a shift.

1.6.1 Simple Bit Operations

The one-bit result of a two-input function (for example, AND.T) is stored in the least significant bit of the destination data register, and the most significant 31-bits are set to zero. The source bits can be any bit of any data register. This is illustrated in Figure 12.

The available Boolean operations are:

• AND
• NAND
• OR
• NOR
• XOR
• XNOR
• ANDN
• ORN

![Figure 12 Boolean Operations](image-url)
1.6.2 Accumulating Bit Operations

Evaluation of complex Boolean equations can use the 3-input Boolean operations, in which the output of a two-input instruction, together with the least-significant bit of a third data register, forms the input to a further operation. The result is written to bit 0 of the third data register, with the remaining bits unchanged (Figure 13).

![Three-input Boolean Operation](image)

**Figure 13 Three-input Boolean Operation**

Of the many possible 3-input operations, eight have been singled out for the efficient evaluation of logical expressions. The instructions provided are:
- AND.AND.T
- AND.ANDN.T
- AND.NOR.T
- AND.OR.T
- OR.AND.T
- OR.ANDN.T
- OR.NOR.T
- OR.OR.T

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
1.6.3 Shifting Bit Operations

As with the comparison instructions, the results of bit operations often need to be packed into a single register for controller applications. For this reason the basic two-input instructions can be combined with a shift prefix (for example, SH.AND.T). These operations first perform a single-bit left shift on the destination register and then store the result of the two-input logic function into its least-significant bit (Figure 14, page 1-20).

Figure 14 Shift Plus Boolean Operation

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
1.7 Address Arithmetic

The TriCore architecture provides selected arithmetic operations on the address registers. These operations supplement the address calculations inherent in the addressing modes used by the load and store instructions.

Initialization of base pointers requires a constant to be loaded into an address register. When the base pointer is in the first 16-KBytes of each segment this can be achieved using the Load Effective Address (LEA) instruction, using the absolute addressing mode.

Loading a 32-bit constant into an address register is accomplished using MOVH.A followed by an LEA that uses the base plus 16-bit offset addressing mode. For example:

```
movh.a  a5, ((ADDRESS+8000H)>>16) & FFFFH
lea     a5, [a5](ADDRESS & FFFFH)
```

The MOVH.A instruction loads a 16-bit immediate into the most-significant 16-bits of an address register and zero-fills the least-significant 16-bits.

A 16-bit constant can be added to an address register by using the LEA instruction with the base plus offset addressing mode. A 32-bit constant can be added to an address register in two instructions: an Add Immediate High-word (ADDIH.A), which adds a 16-bit immediate to the most-significant 16-bits of an address register, followed by an LEA using the base plus offset addressing mode. For example:

```
addih.a a8, ((OFFSET+8000H)>>16) & FFFFH
lea     a8, [a8](OFFSET & FFFFH)
```

The Add Scaled (ADDSC.A) instruction directly supports the use of a data variable as an index into an array of bytes, half-words, words or double-words.
1.8 Address Comparison

As with the comparison instructions that use the data registers (see Compare Instructions, page 1-14), the comparison instructions using the address registers put the result of the comparison in the least-significant bit of the destination data register and clear the remaining register bits to zeros. An example using the Less Than (LT.A) instruction is shown in Figure 15:

![Figure 15 LT.A Comparison Operation](image)

There are comparison instructions for equal (EQ.A), not equal (NE.A), less than (LT.A), and greater than or equal to (GE.A). As with the comparison instructions using the data registers, comparison conditions not explicitly provided in the instruction set can be obtained by swapping the two operand registers (Table 3).

### Table 3 Operation Equivalents

<table>
<thead>
<tr>
<th>Implicit Comparison Operation</th>
<th>TriCore Equivalent Comparison Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>LE.A D[c], A[a], A[b]</td>
<td>GE.A D[c], A[b], A[a]</td>
</tr>
<tr>
<td>GT.A D[c], A[a], A[b]</td>
<td>LT.A D[c], A[b], A[a]</td>
</tr>
</tbody>
</table>

In addition to these instructions, instructions that test whether an address register is equal to zero (EQZ.A), or not equal to zero (NEZ.A), are supported. These instructions are useful to test for null pointers, a frequent operation when dealing with linked lists and complex data structures.
1.9 Branch Instructions

Branch instructions change the flow of program control by modifying the value in the PC register. There are two types of branch instructions: conditional and unconditional. Whether a conditional branch is taken depends on the result of a Boolean compare operation.

1.9.1 Unconditional Branch

There are three groups of unconditional branch instructions:

- Jump instructions.
- Jump and Link instructions.
- Call and Return instructions.

A Jump instruction simply loads the Program Counter with the address specified in the instruction. A Jump and Link instruction does the same, and also stores the address of the next instruction in the Return Address (RA) register A[11]. A jump and Link instruction can be used to implement a subroutine call when the called routine does not modify any of the caller’s non-volatile registers. The Call instructions differ from a Jump and Link in that the call instructions save the caller’s registers upper context in a dynamically-allocated save area. The Return instruction, in addition to performing the return jump, restores the upper context.

Each group of unconditional jump instructions contains separate instructions that differ in how the target address is specified. There are instructions using a relative 24-bit signed displacement (J, JL, and CALL), instructions using a 24-bit field as an absolute address (JA, JLA, and CALLA), and instructions using the address contained in an address register (JI, JLI, CALLI, RET, and RFE).

There are additional 16-bit instructions for a relative jump using an 8-bit displacement (J), an instruction for an indirect jump (JI), and an instruction for a return (RET).

Both the 24-bit and 8-bit relative displacements are scaled by two before they are used, because all instructions must be aligned on an even address. The use of a 24-bit field as an absolute address is shown in Figure 16.

![Figure 16 Calculation of Absolute Address](image)
1.9.2 Conditional Branch

The conditional branch instructions use the relative addressing mode, with a displacement value encoded in 4, 8 or 15-bits. The displacement is scaled by 2 before it is used, because all instructions must be aligned on an even address. The scaled displacement is sign-extended to 32-bits before it is added to the program counter, unless otherwise noted.

Conditional Jumps on Data Registers

Six of the conditional jump instructions use a 15-bit signed displacement field:

- JEQ (Comparison for Equality).
- JNE (Non-Equality).
- JLT (Less Than).
- JL.T.U (Less Than Unsigned).
- JGE (Greater Than or Equal).
- JGE.U (Greater Than or Equal Unsigned).

The second operand to be compared may be an 8-bit sign or zero-extended constant. There are two 16-bit instructions that test whether the implicit D[15] register is equal to zero (JZ) or not equal to zero (JNZ). The displacement is 8-bit in this case.

The 16-bit instructions JEQ and JNE compare the implicit D[15] register with a 4-bit, sign-extended constant. The jump displacement field is limited to a 4-bit zero extended constant for these two instructions.

There is a full set of 16-bit instructions that compare a data register to zero; JZ, JNZ, JLTZ, JLEZ, JGTZ, and JGEZ.

Because any data register may be specified, the jump displacement is limited to a 4-bit zero-extended constant in this case.

Conditional Jumps on Address Registers

The conditional jump instructions that use address registers are a subset of the data register conditional jump instructions. Four conditional jump instructions use a 15-bit signed displacement field:

- JEQ.A (Comparison for Equality).
- JNE.A (Non-Equality).
- JZ.A (Equal to Zero).
- JNZ.A (Non-Equal to Zero).

Because testing pointers for equality to zero is so frequent, two 16-bit instructions, JZ.A and JNZ.A, are provided, with a displacement field limited to a 4-bit zero extended constant.
Conditional Jumps on Bits

Conditional jumps can be performed based on the value of any bit in any data register. The JZ.T instruction jumps when the bit is clear, and the JNZ.T instruction jumps when the bit is set. For these instructions the jump displacement field is 15-bits.

There are two 16-bit instructions that test any of the lower 16-bits in the implicit register D[15] and have a displacement field of 4-bit zero extended constant.

1.9.3 Loop Instructions

Four special versions of conditional jump instructions are intended for efficient implementation of loops: JNEI, JNED, LOOP and LOOPU. These are described in this section.

Loop Instructions with Auto Incrementing/Decrementing Counter

The JNEI (Jump if Not Equal and Increment) and JNED (Jump if Not Equal and Decrement) instructions are similar to a normal JNE instruction, but with an additional increment or decrement operation of the first register operand. The increment or decrement operation is performed unconditionally after the comparison. The jump displacement field is 15 bits.

For example, a loop that should be executed for D[3] = 3, 4, 5 ... 10, can be implemented as follows:

```
lea d3, 3
loop1:
...
jnei d3, 10, loop1
```

Loop Instructions with Reduced Execution Overhead

The LOOP instruction is a special kind of jump which utilizes the TriCore hardware that implements ‘zero overhead’ loops. The LOOP instruction only requires execution time in the pipeline the first and last time it is executed (for a given loop). For all other iterations of the loop, the LOOP instruction has zero execution time.

A loop that should be executed 100 times for example, may be implemented as:

```
mova a2, 99
loop2:
...
loop a2, loop2
```

This LOOP instruction (in the example above) requires execution cycles the first time it is executed, but the other 99 executions require no cycles.

Note that the LOOP instruction differs from the other conditional jump instructions in that it uses an address register, rather than a data register, for the iteration count. This allows
The LOOP instruction has a 32-bit version using a 15-bit displacement field (left-shifted by one bit and sign-extended), and a 16-bit version that uses a 4-bit displacement field. Unlike other 16-bit relative jumps, the 4-bit value is one-extended rather than zero-extended, because this instruction is specifically intended for loops.

An unconditional variant of the LOOP instruction, LOOPU, is also provided. This instruction utilizes the zero overhead LOOP hardware. Such an instruction is used at the end of a while LOOP body to optimize the jump back to the start of the while construct.
1.10 Load and Store Instructions

The load (LD.x) and store (ST.x) instructions move data between registers and memory using seven addressing modes (Table 4). The addressing mode determines the effective byte address for the load or store instruction and any update of the base pointer address register.

<table>
<thead>
<tr>
<th>Addressing Mode</th>
<th>Syntax</th>
<th>Effective Address</th>
<th>Instruction Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>Absolute</td>
<td>Constant</td>
<td>{offset18[17:14], 14'b0000000000000000, offset 18[13:0]}</td>
<td>ABS</td>
</tr>
</tbody>
</table>

1.10.1 Load/Store Basic Data Types

The TriCore architecture defines loads and stores for the basic data types (corresponding to bytes, half-words, words, and double-words), as well as for signed fractions and addresses.

Note that when the data loaded from memory is smaller than the destination register (i.e. 8-bit and 16-bit quantities), the data is loaded into the least-significant bits of the register (except for fractions which are loaded into the most-significant bits of a register), and the remaining register bits are sign or zero-extended to 32-bits, depending on the particular instruction.
1.10.2 Load Bit

The approaches for loading individual bits depend on whether the bit within the word (or byte) is given statically or dynamically.

Loading a single bit with a fixed bit offset from a byte pointer is accomplished with an ordinary load instruction. It is then possible to extract, logically operate on, or jump to any bit in a register.

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
Loading a single bit with a variable bit offset from a word-aligned byte pointer, is performed with a special scaled offset instruction. This offset instruction shifts the bit offset to the right by three positions (producing a byte offset), adds this result to the byte pointer above, and finally zeros out the two lower bits, so aligning the access on a word boundary. A word load can then access the word that contains the bit, which can be extracted with an extract instruction that only uses the lower five bits of the bit pointer, i.e. the bits that were either shifted out or masked out above. For example:

ADDSC.AT A8, A9, D8; // A9 = byte pointer. D8 = bit offset
LD.W D9, [A8]
EXTR.U D10, D9, D8, 1; // D10[0] = loaded bit

1.10.3 Store Bit and Bit Field

The ST.T (Store Bit) instruction can clear or set single memory or peripheral bits, resulting in reduced code size. ST.T specifies a byte address and a bit number within that byte, and indicates whether the bit should be set or cleared. The addressable range for ST.T is the first 16-KBytes of each of the 16 memory segments.

The Insert Mask (IMASK) instruction can be used in conjunction with the Load Modify Store (LDMST) instruction, to store a single bit or a bit field to a location in memory, using any of the addressing modes. This operation is especially useful for reading and writing memory-mapped peripherals. The IMASK instruction is very similar to the INSERT instruction, but IMASK generates a data register pair that contains a mask and a value. The LDMST instruction uses the mask to indicate which portion of the word to modify. An example of a typical instruction sequence is:

imask E8, 3, 4, 2; // insert value = 3, position = 4, width = 2
ldmst _IOREG, E8; // at absolute address "_IOREG"

To clarify the operation of the IMASK instruction, consider the following example. The binary value 1011B is to be inserted starting at bit position 7 (the width is four). The IMASK instruction would result in the following two values:

0000 0000 0000 0000 0111 1000 0000B MASK
0000 0000 0000 0000 0101 1000 0000B VALUE

To store a single bit with a variable bit offset from a word-aligned byte pointer, the word address is first determined in the same way as for the load above. The special scaled offset instruction shifts the bit offset to the right by three positions, which produces a byte offset, then adds this offset to the byte pointer above. Finally it zeros out the two lower bits, so aligning the access on a word boundary. An IMASK and LDMST instruction can store the bit into the proper position in the word. An example is:

ADDSC.AT A8, A9, D8; // A9 = byte pointer. D8 = bit offset.
IMASK E10, D9, D8, 1; // D9[0] = data bit.
LDMST [A8], E10

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
1.11 Context Related Instructions

Besides the instructions that implicitly save and restore contexts (such as Calls and Returns), the TriCore instruction set includes instructions that allow a task’s contexts to be explicitly saved, restored, loaded, and stored. These instructions are detailed here.

1.11.1 Lower Context Saving and Restoring

The upper context of a task is always automatically saved on a call, interrupt or trap, and is automatically restored on a return. However the lower context of a task must be explicitly saved or restored.

The SVLCX instruction (Save Lower Context) saves registers A[2] through A[7] and D[0] through D[7], together with the return address (RA) in register A[11] and the PCXI. This operation is performed when using the FCX and PCX pointers to manage the CSA lists.


The BISR instruction (Begin Interrupt Service Routine) enables the interrupt system (ICR.IE = 1), allows the modification of the CPU priority number (CCPN), and saves the lower context in the same manner as the SVLCX instruction.

1.11.2 Context Loading and Storing

The effective address of the memory area where the context is stored to or loaded from, is part of the Load or Store instruction. The effective address must resolve to a memory location aligned on a 16-word boundary, otherwise a data address alignment trap (ALN) is generated.

The STUCX instruction (Store Upper Context) stores the same context information that is saved with an implicit upper context save operation: Registers A[10] to A[15] and D[8] to D[15], and the current PSW and PCXI.


1.12 System Instructions

The system instructions allow User mode and Supervisor mode programs to access and control various system services, including interrupts and the TriCore’s debugging facilities. There are also instructions that read and write the core registers, for both User and Supervisor-only mode programs. There are special instructions for the memory management system.

1.12.1 System Call

The SYSCALL instruction generates a system call trap, providing a secure mechanism for User mode application code to request Supervisor mode services. The system call trap, like other traps, vectors to the trap handler table, using the three-bit hardware-furnished trap class ID as an index. The trap class ID for system call traps is six. The Trap Identification Number (TIN) is specified by an immediate constant in the SYSCALL instruction and serves to identify the specific Supervisor mode service that is being requested.

1.12.2 Synchronization Primitives (DYSNC and ISYNC)

The TriCore architecture provides two synchronization primitives, DYSNC and ISYNC. These primitives provide a mechanism to software through which it can guarantee the ordering of various events within the machine.

DYSNC

The DYSNC primitive provides a mechanism through which a data memory barrier can be implemented.

The DYSNC instruction guarantees that all data accesses associated with instructions semantically prior to the DYSNC instruction are completed before any data memory accesses associated with an instruction semantically after DYSNC are initiated. This includes all accesses to the system bus and local data memory.

ISYNC

The ISYNC primitive provides a mechanism through which the following can be guaranteed:

- If an instruction semantically prior to ISYNC makes a software visible change to a piece of architectural state, then the effects of this change are seen by all instructions semantically after ISYNC. For example, if an instruction changes a code range in the protection table, the use of an ISYNC guarantees that all instructions after the ISYNC are fetched and matched against the new protection table entry.
- All cached states in the pipeline, such as loop cache buffers, are invalidated.
The operation of the ISYNC instruction is as follows:
1. Wait until all instructions semantically prior to the ISYNC have completed.
2. Flush the CPU pipeline and cancel all instructions semantically after the ISYNC.
3. Invalidate all cached state in the pipeline.
4. Re-Fetch the next instruction after the ISYNC.

1.12.3 Access to the Core Special Function Registers (CSFRs)
The core accesses the CSFRs through two instructions:
• MFCR:
  – The Move From Core Register instruction moves the contents of the addressed
    CSFR into a data register. MFCR can be executed in any mode (i.e. User-1,
    User-0 or Supervisor mode).
• MTCR:
  – The Move To Core Register instruction moves the contents of a data register to the
    addressed CSFR. To prevent unauthorized writes to the CSFRs the MTCR
    instruction can only be executed in Supervisor mode. An MTCR instruction should
    be followed by an ISYNC instruction. This ensures that all instructions following the
    MTCR see the effects of the CSFR update.

There are no instructions allowing bit, bit-field or load-modify-store accesses to the
CSFRs. The RSTV instruction (Reset Overflow Flags) only resets the overflow flags in
the PSW without modifying any of the other PSW bits. This instruction can be executed
in any mode (i.e. User-1, User-0 or Supervisor mode).

The CSFRs are also mapped into the memory address space. This mapping makes the
complete architectural state of the core visible in the address map, which allows efficient
debug and emulator support. Note that it is not permitted for the core to access the
CSFRs through this mechanism. The core must use MFCR and MTCR.

Figure 18 summarizes TriCore core behaviour when accessing CSFRs.
1.12.4 Enabling and Disabling the Interrupt System

For non-interruptible operations, the ENABLE and DISABLE instructions allow the explicit enabling and disabling of interrupts in both User and Supervisor mode. While disabled, an interrupt will not be taken by the CPU regardless of the relative priorities of the CPU and the highest interrupt pending. The only 'interrupt' that is serviced while interrupts are disabled is the NMI (Non-Maskable Interrupt), because it bypasses the normal interrupt structure.

If a user process accidentally disables interrupts for longer than a specified time, watchdog timers can be used to recover.

Programs executing in Supervisor mode can use the 16-bit BISR instruction (Begin Interrupt Service Routine) to save the lower context of the current task, set the current CPU priority number and re-enable interrupts (which are disabled by the processor when an interrupt is taken).
1.12.5  Return (RET) and Return From Exception (RFE) Instructions
The RET (Return) instruction is used to return from a function that was invoked via a CALL instruction. The RFE (Return From Exception) instruction is used to return from an interrupt or trap handler.
These two instructions perform very similar operations; they restore the upper context of the calling function or interrupted task and branch to the return address contained in register A[11] (prior to the context restore operation).
The two instructions differ in the error checking they perform for call depth management. Issuing an RFE instruction when the current call depth (as tracked in the PSW) is non-zero, generates a context nesting error trap. Conversely, a context call depth underflow trap is generated when an RET instruction is issued when the current call depth is zero.

1.12.6  Trap Instructions
The Trap on Overflow (TRAPV) and Trap on Sticky Overflow (TRAPSV) instructions can be used to cause a trap if the PSWs V and SV bits respectively, are set. See PSW Status Flags and Arithmetic Instructions, page 1-10.

1.12.7  No-operation (NOP)
Although there are many ways to represent a no-operation (for example, adding zero to a register), an explicit NOP instruction is included so that it can be easily recognized.

1.13  Coprocessor Instructions
The TriCore instruction set architecture may be extended with implementation defined, application specific instructions. These instructions are executed on dedicated coprocessor hardware attached to the coprocessor interface.
The coprocessors operate in a similar manner to the integer instructions, receiving operands from the general purpose data registers and able to return a result to the same registers.
The architecture supports the operation of up to four concurrent coprocessors (n = 0, 1, 2, 3). Two of these (n = 0, 1) are reserved for use by the TriCore CPU allowing two (n = 2, 3) for use by the application hardware.
1.14  16-bit Instructions

The 16-bit instructions are a subset of the 32-bit instruction set, chosen because of their frequency of static use. The 16-bit instructions significantly reduce static code size and therefore provide a reduction in the cost of code memory and a higher effective instruction bandwidth. Because the 16-bit and 32-bit instructions all differ in the primary opcode, the two instruction sizes can be freely intermixed.

The 16-bit instructions are formed by imposing one or more of the following format constraints:

- Smaller constants.
- Smaller displacements.
- Smaller offsets.
- Implicit source, destination, or base address registers.
- Combined source and destination registers (the 2-operand format).

In addition, the 16-bit load and store instructions support only a limited set of addressing modes.

The registers D[15] and A[15] are used as implicit registers in many 16-bit instructions. For example, there is a 16-bit compare instruction (EQ) that puts a Boolean result in D[15], and a 16-bit conditional move instruction (CMOV) which is controlled by the Boolean in D[15].

The 16-bit load and store instructions are limited to the register indirect (base plus zero offset), base plus offset (with implicit base or source/destination register), and post-increment (with default offset) addressing modes. The offset is a scaled offset. It is scaled up to 10-bit by the type of instruction (byte, half-word, word).
2 Instruction Set Information

This chapter contains descriptions of all TriCore® instructions. The instruction mnemonics are grouped into families of similar or related instructions, then listed in alphabetical order within those groups.

Note: All instructions and operators are signed unless stated 'unsigned'.

Note: Information specific to 16-bit instructions is shown in a box with a grey background.
2.1 Instruction Syntax

The syntax definition specifies the operation to be performed and the operands used. Instruction operands are separated by commas.

2.1.1 Operand Definitions

<table>
<thead>
<tr>
<th>Table 5</th>
<th>Explicit Operand Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operand</td>
<td>Description</td>
</tr>
<tr>
<td>D[n]</td>
<td>Data register n.</td>
</tr>
<tr>
<td>E[n]</td>
<td>Extended data register n containing a 64-bit value made from an even/odd pair of registers (D[n], D[n+1]). The format is little endian. E[n][63:32] = D[n+1][31:0]; E[n][31:0]= D[n][31:0].</td>
</tr>
<tr>
<td>dispn</td>
<td>Displacement value of n bits used to form the effective address in branch instructions.</td>
</tr>
<tr>
<td>constn</td>
<td>Constant value of n bits used as instruction operand.</td>
</tr>
<tr>
<td>offn</td>
<td>Offset value of n bits used to form the effective address in load and store instructions.</td>
</tr>
<tr>
<td>pos1, pos2</td>
<td>Used to specify the position in a bit field instructions.</td>
</tr>
<tr>
<td>pos</td>
<td>Pos (position) is used with width to define a field.</td>
</tr>
<tr>
<td>width</td>
<td>Specifies the width of the bit field in bit field instructions.</td>
</tr>
</tbody>
</table>

2.1.2 Instruction Mnemonic

An instruction mnemonic is composed of up to three basic parts:

- A base operation.
  - Specifies the instructions basic operation. For example: ADD for addition, J for jump and LD for memory load. Some instructions such as OR.EQ, have more than one base operation, separated by a period (.)

- An operation modifier.
  - Specifies the operation more precisely. For example: ADDI for addition using an immediate value, or JL for a jump that includes a link. More than one operation modifier may be used for some instructions (ADDIH for example).

- An operand (data type) modifier.
  - Gives the data type of the source operands. For example: ADD.B for byte addition, JZ.A for a jump using an address register and LD.H for a half-word load. The data type modifier is separated by a period (.)
Using the ADDS.U instruction as an example:

- ‘ADD’ is the base operation.
- ‘S’ is an operation modifier specifying that the result is saturated.
- ‘U’ is a data type modifier specifying that the operands are unsigned.

Some instructions, typically 16-bit instructions, use a General Purpose Register (GPR) as an implicit source or destination.

### Table 6 Implicit Operand Descriptions

<table>
<thead>
<tr>
<th>Operand</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D[15]</td>
<td>Implicit Data Register for many 16-bit instructions.</td>
</tr>
</tbody>
</table>

Note: In the syntax section of the instruction descriptions, the implicit registers are included as explicit operands. However they are not explicitly encoded in the instructions.

#### 2.1.3 Operation Modifiers

The operation modifiers are shown in the following table. The order of the modifiers in this table is the same as the order in which they appear as modifiers in an instruction mnemonic.

### Table 7 Operation Modifiers

<table>
<thead>
<tr>
<th>Operation Modifier</th>
<th>Name</th>
<th>Description</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Carry</td>
<td>Use and update PSW carry bit.</td>
<td>ADDC</td>
</tr>
<tr>
<td>I</td>
<td>Immediate</td>
<td>Large immediate.</td>
<td>ADDI</td>
</tr>
<tr>
<td>H</td>
<td>High word</td>
<td>Immediate value put in most-significant bits.</td>
<td>ADDIH</td>
</tr>
<tr>
<td>S</td>
<td>Saturation</td>
<td>Saturate result.</td>
<td>ADDS</td>
</tr>
<tr>
<td>X</td>
<td>Carry out</td>
<td>Update PSW carry bit.</td>
<td>ADDX</td>
</tr>
<tr>
<td>EQ</td>
<td>Equal</td>
<td>Comparison equal.</td>
<td>JEQ</td>
</tr>
<tr>
<td>GE</td>
<td>Greater than</td>
<td>Comparison greater than or equal.</td>
<td>JGE</td>
</tr>
<tr>
<td>L</td>
<td>Link</td>
<td>Record link (jump subroutine).</td>
<td>JL</td>
</tr>
<tr>
<td>A</td>
<td>Absolute</td>
<td>Absolute (jump).</td>
<td>JLA</td>
</tr>
</tbody>
</table>
2.1.4 Data Type Modifiers

The data type modifiers used in the instruction mnemonics are listed here. When multiple suffixes occur in an instruction, the order of occurrence in the mnemonic is the same as the order in this table:

<table>
<thead>
<tr>
<th>Data Type Modifier</th>
<th>Name</th>
<th>Description</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Data</td>
<td>32-bit data.</td>
<td>MOV.D</td>
</tr>
<tr>
<td>D</td>
<td>Double-word</td>
<td>64-bit data/address.</td>
<td>LD.D</td>
</tr>
<tr>
<td>W</td>
<td>Word</td>
<td>32-bit (word) data.</td>
<td>EQ.W</td>
</tr>
<tr>
<td>A</td>
<td>Address</td>
<td>32-bit address.</td>
<td>ADD.A</td>
</tr>
<tr>
<td>Q</td>
<td>Q Format</td>
<td>16-bit signed fraction (Q format).</td>
<td>MADD.Q</td>
</tr>
<tr>
<td>H</td>
<td>Half-word</td>
<td>16-bit data or two packed half-words.</td>
<td>ADD.H</td>
</tr>
<tr>
<td>B</td>
<td>Byte</td>
<td>8-bit data or four packed bytes.</td>
<td>ADD.B</td>
</tr>
<tr>
<td>T</td>
<td>Bit</td>
<td>1-bit data.</td>
<td>AND.T</td>
</tr>
<tr>
<td>U</td>
<td>Unsigned</td>
<td>Unsigned data type.</td>
<td>ADDS.U</td>
</tr>
</tbody>
</table>

Note: Q format can be used as signed half-word multipliers.
2.2 Opcode Formats

2.2.1 16-bit Opcode Formats

*Note: Bit[0] of the op1 field is always 0 for 16-bit instructions.*

<table>
<thead>
<tr>
<th>Table 9</th>
<th>16-bit Opcode Formats</th>
</tr>
</thead>
<tbody>
<tr>
<td>15-14</td>
<td>13-12</td>
</tr>
<tr>
<td>SB</td>
<td>disp8</td>
</tr>
<tr>
<td>SBC</td>
<td>const4</td>
</tr>
<tr>
<td>SBR</td>
<td>s2</td>
</tr>
<tr>
<td>SBRN</td>
<td>n</td>
</tr>
<tr>
<td>SC</td>
<td>const8</td>
</tr>
<tr>
<td>SLR</td>
<td>s2</td>
</tr>
<tr>
<td>SLRO</td>
<td>off4</td>
</tr>
<tr>
<td>SR</td>
<td>op2</td>
</tr>
<tr>
<td>SRC</td>
<td>const4</td>
</tr>
<tr>
<td>SRO</td>
<td>s2</td>
</tr>
<tr>
<td>SRR</td>
<td>s2</td>
</tr>
<tr>
<td>SRRS</td>
<td>s2</td>
</tr>
<tr>
<td>SSR</td>
<td>s2</td>
</tr>
<tr>
<td>SSRO</td>
<td>off4</td>
</tr>
</tbody>
</table>

2.2.2 32-bit Opcode Formats

*Note: Bit[0] of the op1 field is always 1 for 32-bit instructions.*

<table>
<thead>
<tr>
<th>Table 10</th>
<th>32-bit Opcode Formats</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-30</td>
<td>29-28</td>
</tr>
<tr>
<td>B</td>
<td>disp24[15:0]</td>
</tr>
<tr>
<td>BIT</td>
<td>d</td>
</tr>
</tbody>
</table>
### Table 10  32-bit Opcode Formats (continued)

<table>
<thead>
<tr>
<th></th>
<th>31-30</th>
<th>29-28</th>
<th>27-26</th>
<th>25-24</th>
<th>23-22</th>
<th>21-20</th>
<th>19-18</th>
<th>17-16</th>
<th>15-14</th>
<th>13-12</th>
<th>11-10</th>
<th>9-8</th>
<th>7-6</th>
<th>5-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>BO</td>
<td>off10</td>
<td>[9:6]</td>
<td>op2</td>
<td>off10</td>
<td>[5:0]</td>
<td>s2</td>
<td>s1/d</td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BRC</td>
<td></td>
<td>op2</td>
<td>disp15</td>
<td></td>
<td>const4</td>
<td>s1</td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BRN</td>
<td></td>
<td>op2</td>
<td>disp15</td>
<td></td>
<td>n[3:0]</td>
<td>s1</td>
<td></td>
<td>n[4]</td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BRR</td>
<td></td>
<td>op2</td>
<td>disp15</td>
<td></td>
<td>s2</td>
<td>s1</td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RC</td>
<td>d</td>
<td>op2</td>
<td>const9</td>
<td></td>
<td>s1</td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RCPW</td>
<td>d</td>
<td>pos</td>
<td>op2</td>
<td>width</td>
<td>const4</td>
<td>s1</td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RCR</td>
<td>d</td>
<td>s3</td>
<td>op2</td>
<td>const9</td>
<td>s1</td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RCRW</td>
<td>d</td>
<td>s3</td>
<td>op2</td>
<td>width</td>
<td>const4</td>
<td>s1</td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RLC</td>
<td>d</td>
<td></td>
<td>const16</td>
<td>s1</td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RR</td>
<td>d</td>
<td>op2</td>
<td>-</td>
<td>n</td>
<td>s2</td>
<td>s1</td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RR1</td>
<td>d</td>
<td>op2</td>
<td>-</td>
<td>n</td>
<td>s2</td>
<td>s1</td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RR2</td>
<td>d</td>
<td>op2</td>
<td>s2</td>
<td>s1</td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RRPW</td>
<td>d</td>
<td>pos</td>
<td>op2</td>
<td>width</td>
<td>s2</td>
<td>s1</td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RRR</td>
<td>d</td>
<td>s3</td>
<td>op2</td>
<td>-</td>
<td>n</td>
<td>s2</td>
<td>s1</td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RRR1</td>
<td>d</td>
<td>s3</td>
<td>op2</td>
<td>n</td>
<td>s2</td>
<td>s1</td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RRR2</td>
<td>d</td>
<td>s3</td>
<td>op2</td>
<td>s2</td>
<td>s1</td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RRRR</td>
<td>d</td>
<td>s3</td>
<td>op2</td>
<td>-</td>
<td>s2</td>
<td>s1</td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RRRW</td>
<td>d</td>
<td>s3</td>
<td>op2</td>
<td>width</td>
<td>s2</td>
<td>s1</td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SYS</td>
<td>-</td>
<td>op2</td>
<td>-</td>
<td>s1/d</td>
<td></td>
<td>op1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### 2.2.3 Opcode Field Description

#### Table 11 Opcode Field Descriptions

<table>
<thead>
<tr>
<th>Name</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>s1</td>
<td>4</td>
<td>Source register(s) one.</td>
</tr>
<tr>
<td>s2</td>
<td>4</td>
<td>Source register(s) number two.</td>
</tr>
<tr>
<td>s3</td>
<td>4</td>
<td>Source register(s) number three.</td>
</tr>
<tr>
<td>b</td>
<td>1</td>
<td>Bit value.</td>
</tr>
<tr>
<td>bpos3</td>
<td>3</td>
<td>Bit position in a byte.</td>
</tr>
<tr>
<td>pos</td>
<td>5</td>
<td>Bit position in a register.</td>
</tr>
<tr>
<td>pos1</td>
<td>5</td>
<td>Bit position in a register.</td>
</tr>
<tr>
<td>pos2</td>
<td>5</td>
<td>Bit position in a register.</td>
</tr>
<tr>
<td>width</td>
<td>5</td>
<td>Bit position in a register.</td>
</tr>
<tr>
<td>n</td>
<td>2</td>
<td>- Multiplication result shift value (only 00B and 01B are valid).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Address shift value in add scale.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Default to zero in all other operations using the format.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Coprocessor number for coprocessor instructions.</td>
</tr>
<tr>
<td>const4</td>
<td>4</td>
<td>4-bit constant.</td>
</tr>
<tr>
<td>const9</td>
<td>9</td>
<td>9-bit constant.</td>
</tr>
<tr>
<td>const16</td>
<td>16</td>
<td>16-bit constant.</td>
</tr>
<tr>
<td>disp4</td>
<td>4</td>
<td>4-bit displacement.</td>
</tr>
<tr>
<td>disp8</td>
<td>8</td>
<td>8-bit displacement.</td>
</tr>
<tr>
<td>disp15</td>
<td>15</td>
<td>15-bit displacement</td>
</tr>
<tr>
<td>disp24</td>
<td>24</td>
<td>24-bit displacement</td>
</tr>
<tr>
<td>off4</td>
<td>4</td>
<td>4-bit offset.</td>
</tr>
<tr>
<td>off10</td>
<td>10</td>
<td>10-bit offset.</td>
</tr>
<tr>
<td>off16</td>
<td>16</td>
<td>16-bit offset.</td>
</tr>
<tr>
<td>-</td>
<td></td>
<td>Reserved Field. Read value is undefined; should be written with 0. Must be set to zero to allow for future compatibility.</td>
</tr>
<tr>
<td>op1</td>
<td></td>
<td>Primary Opcode.</td>
</tr>
<tr>
<td>op2</td>
<td></td>
<td>Secondary Opcode.</td>
</tr>
</tbody>
</table>

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
2.3 Instruction Operation Syntax

The operation of each instruction is described using a 'C-like' Register Transfer Level (RTL) notation.

*Note: The numbering of bits begins with bit zero, which is the least-significant bit of the word.*

*Note: All intermediate 'result' values are assumed to have infinite precision unless otherwise indicated.*

### Table 12 RTL Syntax Description

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>bpos3</td>
<td>Bit position.</td>
</tr>
<tr>
<td>constn</td>
<td>Constant value of ( n ) bits used as instruction operand.</td>
</tr>
<tr>
<td>dispn</td>
<td>Displacement value of ( n ) bits used to form the effective address in branch instructions.</td>
</tr>
<tr>
<td>(expression)[p]</td>
<td>A single bit, with ordinal index 'p' in the bit field <code>(expression)</code>.</td>
</tr>
<tr>
<td>( n'b )x</td>
<td>Constant bit string, where ( n ) is the number of bits in the constant and ( x ) is the constant in binary. For example; 2'b11.</td>
</tr>
<tr>
<td>( n'h )x</td>
<td>Constant bit string, where ( n ) is the number of bits in the constant and ( x ) is the constant in hexadecimal. For example; 16'hFFFF.</td>
</tr>
<tr>
<td>offn</td>
<td>Offset value of ( n ) bits used to form the effective address in load and store instructions.</td>
</tr>
<tr>
<td>pos</td>
<td>Single bit position.</td>
</tr>
<tr>
<td>signed</td>
<td>A value that can be positive, negative or zero.</td>
</tr>
<tr>
<td>sssov</td>
<td>Saturation on signed overflow.</td>
</tr>
<tr>
<td>suov</td>
<td>Saturation on unsigned overflow.</td>
</tr>
<tr>
<td>unsigned</td>
<td>A value that can be positive or zero.</td>
</tr>
<tr>
<td>( x, y )</td>
<td>A bit string where ( x ) and ( y ) are expressions representing a bit or bit field. Any number of expressions can be concatenated, for example; ( x,y,z ).</td>
</tr>
<tr>
<td>A[n]</td>
<td>Address register ( n ).</td>
</tr>
<tr>
<td>CR</td>
<td>Core Register.</td>
</tr>
<tr>
<td>D[n]</td>
<td>Data register ( n ).</td>
</tr>
<tr>
<td>EA</td>
<td>Effective Address.</td>
</tr>
</tbody>
</table>
### Table 12  RTL Syntax Description (continued)

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>E[n]</td>
<td>Data register containing a 64-bit value, constructed by pairing two data registers. The least-significant bit is in the even register D[n] and the most-significant bit is in the odd register D[n+1].</td>
</tr>
<tr>
<td>M(EA, data_size)</td>
<td>Memory locations beginning at the specified byte location EA, and extending to EA + data_size - 1. data_size = byte, half-word, word, double-word, 16-word.</td>
</tr>
<tr>
<td>&lt;mode&gt;</td>
<td>An addressing mode.</td>
</tr>
<tr>
<td>P[n]</td>
<td>Address register containing a 64-bit value, constructed by pairing two address registers. The least-significant bit is in the even register A[n] and the most-significant bit is in the odd register A[n+1].</td>
</tr>
<tr>
<td>PC</td>
<td>The address of the instruction in memory.</td>
</tr>
<tr>
<td>[x:y]</td>
<td>Bits y, y+1, …, x where x&gt;y; for example D[a][x:y], if x=y then this is a single bit range which is also denoted by [x] as in D[a][x]. For cases where x&lt;y this denotes an empty range.</td>
</tr>
<tr>
<td>TRUE</td>
<td>Boolean true. Equivalent to integer 1.</td>
</tr>
<tr>
<td>FALSE</td>
<td>Boolean false. Equivalent to integer 0.</td>
</tr>
<tr>
<td>AND</td>
<td>Logical AND. Returns a boolean result.</td>
</tr>
<tr>
<td>OR</td>
<td>Logical OR. Returns a boolean result.</td>
</tr>
<tr>
<td>XOR</td>
<td>Logical XOR. Returns a boolean result.</td>
</tr>
<tr>
<td>!</td>
<td>Logical NOT. Returns a boolean result.</td>
</tr>
<tr>
<td>^</td>
<td>Bitwise XOR.</td>
</tr>
<tr>
<td>&amp;</td>
<td>Bitwise AND.</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>~</td>
<td>Bitwise NOT.</td>
</tr>
<tr>
<td>&lt;</td>
<td>Less than. Returns a boolean result.</td>
</tr>
<tr>
<td>&gt;</td>
<td>Greater than. Returns a boolean result.</td>
</tr>
<tr>
<td>&lt;=</td>
<td>Less than or equal to. Returns a boolean result.</td>
</tr>
<tr>
<td>&gt;=</td>
<td>Greater than or equal to. Returns a boolean result.</td>
</tr>
<tr>
<td>&gt;&gt;</td>
<td>Right shift. High order bits shifted in are 0's.</td>
</tr>
<tr>
<td>&lt;&lt;</td>
<td>Left shift. Low order bits shifted in are 0's.</td>
</tr>
<tr>
<td>+</td>
<td>Add.</td>
</tr>
<tr>
<td>-</td>
<td>Subtract.</td>
</tr>
<tr>
<td>Syntax</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-------------</td>
</tr>
<tr>
<td>*</td>
<td>Multiply.</td>
</tr>
<tr>
<td>/</td>
<td>Divide.</td>
</tr>
<tr>
<td>%</td>
<td>Modulo.</td>
</tr>
<tr>
<td>=</td>
<td>Equal to (assignment).</td>
</tr>
<tr>
<td>==</td>
<td>Is equal to (comparison). Returns a boolean result.</td>
</tr>
<tr>
<td>!=</td>
<td>Not equal to. Returns a boolean result.</td>
</tr>
<tr>
<td>≈</td>
<td>Approximately equal to.</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>? :</td>
<td>Conditional expression (Ternary operator).</td>
</tr>
<tr>
<td>∞</td>
<td>Infinity.</td>
</tr>
<tr>
<td>//</td>
<td>Comment.</td>
</tr>
</tbody>
</table>

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
## 2.3.1 RTL Functions

### Table 13 RTL Functions

<table>
<thead>
<tr>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>abs(x)</td>
<td>abs(x) returns (((x &lt; 0) ? (0 - x) : x));</td>
</tr>
<tr>
<td>cache_address_ivld(EA)</td>
<td>Defined in the 'Cache RTL Functions' section, which follows.</td>
</tr>
<tr>
<td>cache_address_wb(EA)</td>
<td>Defined in the 'Cache RTL Functions' section, which follows.</td>
</tr>
<tr>
<td>cache_address_wi(EA)</td>
<td>Defined in the 'Cache RTL Functions' section, which follows.</td>
</tr>
<tr>
<td>cache_index_wb(EA)</td>
<td>Defined in the 'Cache RTL Functions' section, which follows. (TriCore 1.3.1)</td>
</tr>
<tr>
<td>cache_index_wi(EA)</td>
<td>Defined in the 'Cache RTL Functions' section, which follows. (TriCore 1.3.1)</td>
</tr>
<tr>
<td>carry(a,b,c)</td>
<td>carry(a,b,c) { result = a + b + c; // unsigned additions return result[32]; }</td>
</tr>
<tr>
<td>cdc_decrement()</td>
<td>If PSW.CDC == 7'b1111111 returns FALSE, otherwise decrements PSW.CDC.COUNT and returns TRUE if PSW.CDC.COUNT underflows, otherwise returns FALSE.</td>
</tr>
<tr>
<td>cdc_increment()</td>
<td>If PSW.CDC == 7'b1111111 returns FALSE, otherwise increments PSW.CDC.COUNT and returns TRUE if PSW.CDC.COUNT overflows, otherwise returns FALSE.</td>
</tr>
<tr>
<td>cdc_zero()</td>
<td>Returns TRUE if PCW.CDC.COUNT == 0 or if PSW.CDC == 7'b1111111, otherwise returns FALSE.</td>
</tr>
<tr>
<td>leading_ones(x)</td>
<td>Returns the number of leading ones of 'x'.</td>
</tr>
<tr>
<td>leading_signs(x)</td>
<td>Returns the number of leading sign bits of 'x'.</td>
</tr>
<tr>
<td>leading_zeros(x)</td>
<td>Returns the number of leading zeros of 'x'.</td>
</tr>
</tbody>
</table>
| reverse16(n)          | \(#n[0], n[1], n[2], n[3], n[4], n[5], n[6], n[7], n[8], n[9], n[10],
|                       | n[11], n[12], n[13], n[14], n[15]\).                                    |
| round16(x)            | \(#(x + 32'h00008000)[31:16],16'h0000\).                                  |
| ssov(x,y)             | max_pos = (1 << (y - 1)) - 1; max_neg = -(1 << (y - 1)); return ((x > max_pos) ? max_pos : ((x < max_neg) ? max_neg : x ));    |
| suov(x,y)             | max_pos = (1 << y) - 1; return ((x > max_pos) ? max_pos : ((x < 0 ? 0 : x ));                                         |
| sign_ext(x)           | Sign extension; high-order bit of x is left extended.                      |
2.3.2 Cache RTL Functions

CACHE[] is a syntactic structure which hides the implementation characteristics of the cache implemented.

CACHE can be associatively accessed either by:
- A single argument which is an address.
- Two arguments consisting of implementation defined ranges for set_index and set_element.

In either case the CACHE[] access returns a structure with:
- Boolean validity information (CACHE[].valid).
- Boolean data modification information (CACHE[].modified).
- Physical address of the copied location (CACHE[].physical_address).
- Stored data associated with the address (CACHE[].data).

The cache function descriptions are given in the following table.

Note: ‘cacheline’, which appears in the cache function descriptions, is the size of the cache line in bytes and is implementation dependent.

Note: ‘index’ and ‘elem’, which appear in the cache function descriptions, are the set_index and set_element values. These values are implementation dependent.

### Table 14 Cache Functions

<table>
<thead>
<tr>
<th>Function</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>cache_address_ivld(EA)</td>
<td>if (CACHE[EA].valid==1) then CACHE[EA].valid=0;</td>
</tr>
<tr>
<td>cache_address_wb(EA)</td>
<td>if ((CACHE[EA].valid==1) AND (CACHE[EA].modified==1)) then {</td>
</tr>
<tr>
<td></td>
<td>pa = CACHE[EA].physical_address;</td>
</tr>
<tr>
<td></td>
<td>M[pa,cacheline] = CACHE[EA].data;</td>
</tr>
<tr>
<td></td>
<td>CACHE[EA].modified = 0;</td>
</tr>
<tr>
<td></td>
<td>}</td>
</tr>
</tbody>
</table>
### Table 14 Cache Functions (continued)

<table>
<thead>
<tr>
<th>Function</th>
<th>Definition</th>
</tr>
</thead>
</table>
| **cache_address_wi(EA)**      | if (CACHE[EA].valid==1) then {
|                               | if (CACHE[EA].modified==1) then {
|                               | pa = CACHE[EA].physical_address;
|                               | M[pa,cacheline] = CACHE[EA].data;
|                               | }                                                                           |
|                               | CACHE[EA].modified = 0;                                                   |
|                               | CACHE[EA].valid = 0;                                                     |
| **cache_index_wb(location)**  | if ((CACHE[index,elem].valid==1) AND
|                               | (CACHE[index,elem].modified==1)) then {
|                               | pa = CACHE[index,elem].physical_address;
|                               | M[pa,cacheline] = CACHE[index,elem].data;
|                               | CACHE[index,elem].modified = 0;                                          |
| **cache_index_wi(location)**  | if (CACHE[index,elem].valid==1) then {
|                               | if (CACHE[index,elem].modified==1) then {
|                               | pa = CACHE[index,elem].physical_address;
|                               | M[pa,cacheline] = CACHE[index,elem].data;
|                               | }                                                                           |
|                               | CACHE[index,elem].modified = 0;                                          |
|                               | CACHE[index,elem].valid = 0;                                             |
### 2.3.3 Floating Point Operation Syntax

#### Table 2-1 Floating Point Syntax Definitions

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>QUIET_NAN</td>
<td>7FC000000H</td>
</tr>
<tr>
<td>ADD_NAN</td>
<td>7CF00001H</td>
</tr>
<tr>
<td>MUL_NAN</td>
<td>7CF00002H</td>
</tr>
<tr>
<td>SQRT_NAN</td>
<td>7CF00004H</td>
</tr>
<tr>
<td>DIV_NAN</td>
<td>7CF00008H</td>
</tr>
<tr>
<td>POS_INFINITY</td>
<td>7F8000000H</td>
</tr>
<tr>
<td>NEG_INFINITY</td>
<td>FF8000000H</td>
</tr>
<tr>
<td>is_s_nan(x)</td>
<td>the IEEE754 32-bit single precision floating point format value x</td>
</tr>
<tr>
<td></td>
<td>and returns the boolean result of the expression:</td>
</tr>
<tr>
<td></td>
<td>(x[31:22] == 10'b0111111110) AND (x[21:0] != 0);</td>
</tr>
<tr>
<td>is_q_nan(x)</td>
<td>Takes the IEEE754 32-bit single precision floating point format value x</td>
</tr>
<tr>
<td></td>
<td>and returns the boolean result of the expression:</td>
</tr>
<tr>
<td></td>
<td>(x[31:0] == QUIET_NAN);</td>
</tr>
<tr>
<td>is_nan(x)</td>
<td>Takes the IEEE754 32-bit single precision floating point format value x</td>
</tr>
<tr>
<td></td>
<td>and returns the boolean result of the expression:</td>
</tr>
<tr>
<td></td>
<td>(is_s_nan(x) OR is_q_nan(x));</td>
</tr>
<tr>
<td>is_pos_inf(x)</td>
<td>Takes the IEEE754 32-bit single precision floating point format value x</td>
</tr>
<tr>
<td></td>
<td>and returns the boolean result of the expression:</td>
</tr>
<tr>
<td></td>
<td>(x[31:0] == POS_INFINITY);</td>
</tr>
<tr>
<td>is_neg_inf(x)</td>
<td>Takes the IEEE754 32-bit single precision floating point format value x</td>
</tr>
<tr>
<td></td>
<td>and returns the boolean result of the expression:</td>
</tr>
<tr>
<td></td>
<td>(x[31:0] == NEG_INFINITY);</td>
</tr>
<tr>
<td>is_inf(x)</td>
<td>Takes the IEEE754 32-bit single precision floating point format value x</td>
</tr>
<tr>
<td></td>
<td>and returns the boolean result of the expression:</td>
</tr>
<tr>
<td></td>
<td>(is_neg_inf(x) OR is_pos_inf(x));</td>
</tr>
<tr>
<td>is_zero(x)</td>
<td>Takes the IEEE754 32-bit single precision floating point format value x</td>
</tr>
<tr>
<td></td>
<td>and returns the boolean result of the expression:</td>
</tr>
<tr>
<td></td>
<td>(x[30:0] == 0);</td>
</tr>
<tr>
<td>is_denorm(x)</td>
<td>Takes the IEEE754 32-bit single precision floating point format value x</td>
</tr>
<tr>
<td></td>
<td>and returns the boolean result of the expression:</td>
</tr>
<tr>
<td></td>
<td>(x[30:23] == 0) AND (x[22:0] != 0);</td>
</tr>
</tbody>
</table>
### Table 2-1  Floating Point Syntax Definitions  (continued)

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>denorm_to_zero(x)</td>
<td>If the IEEE754 32-bit single precision floating point format value x is a denormal value return the appropriately signed infinitely accurate real value 0. Otherwise return x as an infinitely accurate real value; i.e. if((x &lt; 0) AND (x &gt; -2(^{-126})) then return -0.0; else if((x &gt; 0) AND (x &lt; 2(^{126})) then return +0.0; else return f_real(x);</td>
</tr>
<tr>
<td>round_to_integer(x,y)</td>
<td>Returns a signed integer result of infinite width by rounding the IEEE754 32-bit single precision floating point format value x to an integer value using the IEEE754 mode specified by y.</td>
</tr>
<tr>
<td>round_to_unsigned(x,y)</td>
<td>Returns an unsigned integer result of infinite width by rounding the IEEE754 32-bit single precision floating point format value x to an integer value using the IEEE754 mode specified by y.</td>
</tr>
<tr>
<td>round_to_q31(x,y)</td>
<td>Returns a Q format result of infinite width by rounding the real value x to a Q format value using the IEEE754 mode specified by y.</td>
</tr>
<tr>
<td>i_real(x)</td>
<td>Returns a infinitely accurate real number of equal value to the 32-bit signed integer value x.</td>
</tr>
<tr>
<td>u_real(x)</td>
<td>Returns a infinitely accurate real number of equal value to the 32-bit unsigned integer value x.</td>
</tr>
<tr>
<td>f_real(x)</td>
<td>Returns the IEEE754 32-bit single precision floating point format value x as an infinitely accurate real value.</td>
</tr>
<tr>
<td>q_real(x)</td>
<td>Returns the Q31 format value x as an infinitely accurate real value.</td>
</tr>
<tr>
<td>add(x,y)</td>
<td>Adds the real value x to the real value y and returns an infinitely accurate real result.</td>
</tr>
<tr>
<td>mul(x,y)</td>
<td>Multiply the real value x by the real value y and return an infinitely accurate real result.</td>
</tr>
<tr>
<td>divide(x,y)</td>
<td>Divides the real value x by the real value y and returns an infinitely accurate real result.</td>
</tr>
<tr>
<td>ieee754_round(x,y)</td>
<td>Rounds the real value x using the type of rounding specified by y compliant with IEEE754.</td>
</tr>
<tr>
<td>ieee754_32bit_format(x)</td>
<td>Returns the real value x in the standard 32-bit single precision IEEE754 floating point format. x is converted to the correct IEEE754 result on overflow or underflow.</td>
</tr>
</tbody>
</table>
**Table 2-1 Floating Point Syntax Definitions** (continued)

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>ieee754_lt(x,y)</td>
<td>Returns TRUE if x is less than y according to the IEEE754 rules for 32-bit single precision floating point numbers otherwise returns FALSE.</td>
</tr>
<tr>
<td>ieee754_gt(x,y)</td>
<td>Returns TRUE if x is greater than y according to the IEEE754 rules for 32-bit single precision floating point numbers otherwise returns FALSE.</td>
</tr>
<tr>
<td>ieee754_eq(x,y)</td>
<td>Returns TRUE if x is equal to y according to the IEEE754 rules for 32-bit single precision floating point numbers otherwise returns FALSE.</td>
</tr>
<tr>
<td>fp_abs(x)</td>
<td>Returns the infinitely accurate absolute value of the real value x; i.e. (x &lt; 0.0) ? (0.0 - x) : x;</td>
</tr>
<tr>
<td>approx_inv_sqrt(x)</td>
<td>Takes the real argument x and returns the approximate inverse square root ((x^{0.5})) to at least 6.75 bits of precision.</td>
</tr>
</tbody>
</table>
2.4 Coprocessor Instructions

The TriCore® instruction set architecture may be extended with implementation defined, application specific coprocessor instructions. These instructions are executed on dedicated coprocessor hardware attached to the coprocessor interface.

The coprocessors operate in a similar manner to the integer instructions, receiving operands from the general purpose data registers, returning a result to the same registers.

The architecture supports the operation of up to four concurrent coprocessors (n = 0, 1, 2, 3). Two of these (n = 0, 1) are reserved for use by the TriCore CPU allowing two (n = 2, 3) for use by the application hardware.

\[ D[c] = \text{op2}[n] (D[d], D[a], D[b]); \]

\[ D[c] = \text{op2}[n] (D[d], D[a], D[b]) \]

Status Flags

- C: Not set by this instruction.
- V: Not set by this instruction.
- SV: Not set by this instruction.
- AV: Not set by this instruction.
- SAV: Not set by this instruction.

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
2.5 PSW Status Flags (User Status Bits)

The Status section of a given instruction description lists the five status flags that may be affected by the operation. The PSW logically groups the five user bits together as shown below.

*Note: In the following table, 'result' for 32-bit instructions is D[c]. For 16-bit instructions it is D[a] or D[15](when implicit).

<table>
<thead>
<tr>
<th>Field</th>
<th>PSW Bit</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>31</td>
<td>rw</td>
<td>Carry</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The result has generated a carry_out.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>if (carry_out) then PSW.C = 1 else PSW.C = 0;</td>
</tr>
<tr>
<td>V</td>
<td>30</td>
<td>rw</td>
<td>Overflow *</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The result exceeds the maximum or minimum signed or unsigned value, as appropriate.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>if (overflow) then PSW.V = 1 else PSW.V = 0;</td>
</tr>
<tr>
<td>SV</td>
<td>29</td>
<td>rw</td>
<td>Sticky Overflow</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>A memorized overflow. Overflow is defined by V, above.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;</td>
</tr>
<tr>
<td>AV</td>
<td>28</td>
<td>rw</td>
<td>Advance Overflow *</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;</td>
</tr>
<tr>
<td>SAV</td>
<td>27</td>
<td>rw</td>
<td>Sticky Advance Overflow</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>A memorized advanced overflow. Advanced_overflow is defined by AV, above.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;</td>
</tr>
</tbody>
</table>

* Programming Note: V (Overflow) and AV (Advanced Overflow) Status Bits

Because the TriCore Instruction Set contains many compound instructions (MULR, MAC, ABSDIF), the question arises; when are the overflow flags computed?

The AV and V flags are computed on the final operation, except in the case of instructions with saturation, when it is always before saturation. Saturation is not part of the operation as such, but is the resulting effect (chosen by the user) of an overflow situation.

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
2.6 List of OS and I/O Privileged Instructions

The following is a list of operating system Input/Output privileged instructions:

<table>
<thead>
<tr>
<th>Kernel (Supervisor Mode)</th>
<th>User-1 Mode</th>
<th>User-0 Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>BISR</td>
<td>ENABLE</td>
<td>all others (including DEBUG)</td>
</tr>
<tr>
<td>MTCR</td>
<td>DISABLE</td>
<td></td>
</tr>
<tr>
<td>CACHEA.I</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TLBMAP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TLBLDEMAP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TLBFLUSH.A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TLBFLUSH.B</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TLPBPROBE.A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TLPBPROBE.I</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RFM</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
3 Instruction Set

The instruction mnemonics which follow are grouped into families of similar or related instructions, then listed in alphabetical order within those groups.

For explanations of the syntax used, please refer to the previous chapter.

3.1 CPU Instructions

Each page for this group of instructions is laid out as follows:

- **Jump Unconditional**
  - **Description**: Add the value specified by disp24, multiplied by two and sign-extended to 32-bits, to the contents of PC and jump to that address.
  - **Example**: J disp24 (B)

Key:

1. Instruction Mnemonic
2. Instruction Longname
3. Description (32-bit)
4. Description (16-bit)
5. Syntax (32-bit), and instruction format in parentheses. Note also
6. OpCodes (32-bit)
7. Operation in RTL format (32-bit)
8. Syntax (16-bit)
9. OpCodes (16-bit)
10. Operation (RTL) (16-bit)
11. Status Flags
12. Instruction Examples (32-bit)
13. Instruction Examples (16-bit)
14. Related instructions
15. Operation quick reference following Syntax; see

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
ABS
Absolute Value

Description
Put the absolute value of data register D[b] in data register D[c]: If the contents of D[b]
are greater than or equal to zero then copy it to D[c], otherwise change the sign of D[b]
and copy it to D[c].
The operands are treated as signed 32-bit signed integers.

ABS  D[c], D[b] (RR)

result = (D[b] >= 0) ? D[b] : (0 - D[b]);
D[c] = result[31:0];

Status Flags
C  Not set by this instruction.
V  overflow = (result > 7FFFFFFFF) OR (result < -80000000);
   if (overflow) then PSW.V = 1 else PSW.V = 0;
SV if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;
AV advanced_overflow = result[31] ^ result[30];
   if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;
SAV if (advanced_overflow) then PSW.SAV = 1 else PSW.SV = PSW.SV;

Examples
abs  d3, d1

See Also
ABSDIF, ABSDIFS, ABSS
ABS.B
Absolute Value Packed Byte

ABS.H
Absolute Value Packed Half-word

Description
Put the absolute value of each byte (ABS.B) or half-word (ABS.H) in data register D[b] into the corresponding byte or half-word of data register D[c]. The operands are treated as signed, 8-bit or 16-bit integers.

The overflow condition is calculated for each byte or half-word of the packed quantity.

ABS.B D[c], D[b] (RR)

\[
\begin{align*}
\text{result}_{\text{byte}3} &= (D[b][31:24] >= 0) \ ? \ D[b][31:24] : (0 - D[b][31:24]) \\
\text{result}_{\text{byte}2} &= (D[b][23:16] >= 0) \ ? \ D[b][23:16] : (0 - D[b][23:16]) \\
\text{result}_{\text{byte}1} &= (D[b][15:8] >= 0) \ ? \ D[b][15:8] : (0 - D[b][15:8]) \\
\text{result}_{\text{byte}0} &= (D[b][7:0] >= 0) \ ? \ D[b][7:0] : (0 - D[b][7:0]) \\
D[c] &= \{\text{result}_{\text{byte}3}[7:0], \text{result}_{\text{byte}2}[7:0], \text{result}_{\text{byte}1}[7:0], \text{result}_{\text{byte}0}[7:0]\};
\end{align*}
\]

ABS.H D[c], D[b] (RR)

\[
\begin{align*}
\text{result}_{\text{halfword}1} &= (D[b][31:16] >= 0) \ ? \ D[b][31:16] : (0 - D[b][31:16]) \\
\text{result}_{\text{halfword}0} &= (D[b][15:0] >= 0) \ ? \ D[b][15:0] : (0 - D[b][15:0]) \\
D[c] &= \{\text{result}_{\text{halfword}1}[15:0], \text{result}_{\text{halfword}0}[15:0]\};
\end{align*}
\]

Status Flags

\[
\begin{array}{c|c|c|c|c|c|c|c|}
\text{C} & \text{Not set by these instructions.} \\
\end{array}
\]
ABS.B

\[
\begin{align*}
ov_{\text{byte}3} &= (\text{result}_{\text{byte}3} > 7F_{Hi}) \text{ OR } (\text{result}_{\text{byte}3} < -80_{Hi}); \\
ov_{\text{byte}2} &= (\text{result}_{\text{byte}2} > 7F_{Hi}) \text{ OR } (\text{result}_{\text{byte}2} < -80_{Hi}); \\
ov_{\text{byte}1} &= (\text{result}_{\text{byte}1} > 7F_{Hi}) \text{ OR } (\text{result}_{\text{byte}1} < -80_{Hi}); \\
ov_{\text{byte}0} &= (\text{result}_{\text{byte}0} > 7F_{Hi}) \text{ OR } (\text{result}_{\text{byte}0} < -80_{Hi}); \\
\text{overflow} &= \text{ov}_{\text{byte}3} \text{ OR } \text{ov}_{\text{byte}2} \text{ OR } \text{ov}_{\text{byte}1} \text{ OR } \text{ov}_{\text{byte}0}; \\
\text{if} (\text{overflow}) \text{ then } PSW.V &= 1 \text{ else } PSW.V = 0;
\end{align*}
\]

ABS.H

\[
\begin{align*}
\text{ov}_{\text{halfword}1} &= (\text{result}_{\text{halfword}1} > 7FFF_{Hi}) \text{ OR } (\text{result}_{\text{halfword}1} < -8000_{Hi}); \\
\text{ov}_{\text{halfword}0} &= (\text{result}_{\text{halfword}0} > 7FFF_{Hi}) \text{ OR } (\text{result}_{\text{halfword}0} < -8000_{Hi}); \\
\text{overflow} &= \text{ov}_{\text{halfword}1} \text{ OR } \text{ov}_{\text{halfword}0}; \\
\text{if} (\text{overflow}) \text{ then } PSW.V &= 1 \text{ else } PSW.V = 0;
\end{align*}
\]

SV

\[
\begin{align*}
\text{if} (\text{overflow}) \text{ then } PSW.SV &= 1 \text{ else } PSW.SV = PSW.SV;
\end{align*}
\]

AV

\[
\begin{align*}
\text{aov}_{\text{byte}3} &= \text{result}_{\text{byte}3}[7] \text{ ^ } \text{result}_{\text{byte}3}[6]; \\
\text{aov}_{\text{byte}2} &= \text{result}_{\text{byte}2}[7] \text{ ^ } \text{result}_{\text{byte}2}[6]; \\
\text{aov}_{\text{byte}1} &= \text{result}_{\text{byte}1}[7] \text{ ^ } \text{result}_{\text{byte}1}[6]; \\
\text{aov}_{\text{byte}0} &= \text{result}_{\text{byte}0}[7] \text{ ^ } \text{result}_{\text{byte}0}[6]; \\
\text{advanced}_{\text{overflow}} &= \text{aov}_{\text{byte}3} \text{ OR } \text{aov}_{\text{byte}2} \text{ OR } \text{aov}_{\text{byte}1} \text{ OR } \text{aov}_{\text{byte}0}; \\
\text{if} (\text{advanced}_{\text{overflow}}) \text{ then } PSW.AV &= 1 \text{ else } PSW.AV = 0;
\end{align*}
\]

ABS.H

\[
\begin{align*}
\text{aov}_{\text{halfword}1} &= \text{result}_{\text{halfword}1}[15] \text{ ^ } \text{result}_{\text{halfword}1}[14]; \\
\text{aov}_{\text{halfword}0} &= \text{result}_{\text{halfword}0}[15] \text{ ^ } \text{result}_{\text{halfword}0}[14]; \\
\text{advanced}_{\text{overflow}} &= \text{aov}_{\text{halfword}1} \text{ OR } \text{aov}_{\text{halfword}0}; \\
\text{if} (\text{advanced}_{\text{overflow}}) \text{ then } PSW.AV &= 1 \text{ else } PSW.AV = 0;
\end{align*}
\]

SAV

\[
\begin{align*}
\text{if} (\text{advanced}_{\text{overflow}}) \text{ then } PSW.SAV &= 1 \text{ else } PSW.SAV = PSW.SAV;
\end{align*}
\]

Examples

\[
\begin{align*}
\text{abs.b} &= d_3, d_1 \\
\text{abs.h} &= d_3, d_1
\end{align*}
\]

See Also

ABSS.H, ABSDIF.B, ABSDIF.H, ABSDIFS.H
ABSDIF
Absolute Value of Difference

Description
Put the absolute value of the difference between D[a] and either D[b] (instruction format RR) or const9 (instruction format RC) in D[c]; i.e. if the contents of data register D[a] are greater than either D[b] (format RR) or const9 (format RC), then subtract D[b] (format RR) or const9 (format RC) from D[a] and put the result in data register D[c]; otherwise subtract D[a] from either D[b] (format RR) or const9 (format RC) and put the result in D[c]. The operands are treated as signed 32-bit integers, and the const9 value is sign-extended.

\[
\text{result} = \begin{cases} 
D[a] - \text{sign\_ext(const9)} & \text{if } D[a] > \text{sign\_ext(const9)} \\
\text{sign\_ext(const9)} - D[a] & \text{otherwise}
\end{cases}
\]

\[
D[c] = \text{result}[31:0];
\]

**Examples**
- absdif d3, d1, d2
- absdif d3, d1, #126

**Status Flags**

- **C** Not set by this instruction.
- **V**
  - overflow = (result > 7FFFFFFF_H) OR (result < -80000000_H);
  - if (overflow) then PSW.V = 1 else PSW.V = 0;
- **SV**
  - if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;
- **AV**
  - advanced\_overflow = result[31] ^ result[30];
  - if (advanced\_overflow) then PSW.AV = 1 else PSW.AV = PSW.0;
- **SAV**
  - if (advanced\_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;
See Also

ABS, ABSS, ABSDIFS
ABSDIF.B
Absolute Value of Difference Packed Byte

ABSDIF.H
Absolute Value of Difference Packed Half-word

Description
Compute the absolute value of the difference between the corresponding bytes (ABSDIF.B) or half-words (ABSDIF.H) of D[a] and D[b], and put each result in the corresponding byte or half-word of D[c]. The operands are treated as signed, 8-bit or 16-bit integers.

The overflow condition is calculated for each byte (ABSDIF.B) or half-word (ABSDIF.H) of the packed register.

**ABSDIF.B**
D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>4E</td>
<td>-</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>0B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

result_byte3 = (D[a][31:24] > D[b][31:24]) ? (D[a][31:24] - D[b][31:24]) : (D[b][31:24] - D[a][31:24]);
result_byte1 = (D[a][15:8] > D[b][15:8]) ? (D[a][15:8] - D[b][15:8]) : (D[b][15:8] - D[a][15:8]);
result_byte0 = (D[a][7:0] > D[b][7:0]) ? (D[a][7:0] - D[b][7:0]) : (D[b][7:0] - D[a][7:0]);
D[c] = {result_byte3[7:0], result_byte2[7:0], result_byte1[7:0], result_byte0[7:0]};

**ABSDIF.H**
D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>6E</td>
<td>-</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>0B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

result_halfword1 = (D[a][31:16] > D[b][31:16]) ? (D[a][31:16] - D[b][31:16]) : (D[b][31:16] - D[a][31:16]);
result_halfword0 = (D[a][15:0] > D[b][15:0]) ? (D[a][15:0] - D[b][15:0]) : (D[b][15:0] - D[a][15:0]);
D[c] = {result_halfword1[15:0], result_halfword0[15:0]};

**Status Flags**

C Not set by these instructions.

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
TriCore® 1 (V1.3 & V1.3.1)  
32-bit Unified Processor Core

Instruction Set

V

**ABSDIF.B**

\[
\begin{align*}
\text{ov\_byte3} &= \text{result\_byte3} > 7F_{10} \lor \text{result\_byte3} < -80_{16}; \\
\text{ov\_byte2} &= \text{result\_byte2} > 7F_{10} \lor \text{result\_byte2} < -80_{16}; \\
\text{ov\_byte1} &= \text{result\_byte1} > 7F_{10} \lor \text{result\_byte1} < -80_{16}; \\
\text{ov\_byte0} &= \text{result\_byte0} > 7F_{10} \lor \text{result\_byte0} < -80_{16}; \\
\text{overflow} &= \text{ov\_byte3} \lor \text{ov\_byte2} \lor \text{ov\_byte1} \lor \text{ov\_byte0}; \\
\text{if (overflow)} \text{ then } PSW.V &= 1 \text{ else } PSW.V = 0; \\
\end{align*}
\]

**ABSDIF.H**

\[
\begin{align*}
\text{ov\_halfword1} &= \text{result\_halfword1} > 7FFF_{10} \lor \text{result\_halfword1} < -8000_{16}; \\
\text{ov\_halfword0} &= \text{result\_halfword0} > 7FFF_{10} \lor \text{result\_halfword0} < -8000_{16}; \\
\text{overflow} &= \text{ov\_halfword1} \lor \text{ov\_halfword0}; \\
\text{if (overflow)} \text{ then } PSW.V &= 1 \text{ else } PSW.V = 0; \\
\end{align*}
\]

SV

\[
\begin{align*}
\text{if (overflow)} \text{ then } PSW.SV &= 1 \text{ else } PSW.SV = PSW.SV; \\
\end{align*}
\]

AV

**ABSDIF.B**

\[
\begin{align*}
\text{aov\_byte3} &= \text{result\_byte3}[7] \oplus \text{result\_byte3}[6]; \\
\text{aov\_byte2} &= \text{result\_byte2}[7] \oplus \text{result\_byte2}[6]; \\
\text{aov\_byte1} &= \text{result\_byte1}[7] \oplus \text{result\_byte1}[6]; \\
\text{aov\_byte0} &= \text{result\_byte0}[7] \oplus \text{result\_byte0}[6]; \\
\text{advanced\_overflow} &= \text{aov\_byte3} \lor \text{aov\_byte2} \lor \text{aov\_byte1} \lor \text{aov\_byte0}; \\
\text{if (advanced\_overflow)} \text{ then } PSW.AV &= 1 \text{ else } PSW.AV = 0; \\
\end{align*}
\]

**ABSDIF.H**

\[
\begin{align*}
\text{aov\_halfword1} &= \text{result\_halfword1}[15] \oplus \text{result\_halfword1}[14]; \\
\text{aov\_halfword0} &= \text{result\_halfword0}[15] \oplus \text{result\_halfword0}[14]; \\
\text{advanced\_overflow} &= \text{aov\_halfword1} \lor \text{aov\_halfword0}; \\
\text{if (advanced\_overflow)} \text{ then } PSW.AV &= 1 \text{ else } PSW.AV = 0; \\
\end{align*}
\]

SAV

\[
\begin{align*}
\text{if (advanced\_overflow)} \text{ then } PSW.ASV &= 1 \text{ else } PSW.ASV = PSW.ASV; \\
\end{align*}
\]

Examples

```
absdif.b d3, d1, d2
absdif.h d3, d1, d2
```

See Also

ABS.B, ABS.H, ABSS.H, ABSDIFS.H
ABSDIFS
Absolute Value of Difference with Saturation

Description
Put the absolute value of the difference between D[a] and either D[b] (instruction format RR) or const9 (instruction format RC) in D[c]; i.e. if the contents of data register D[a] are greater than either D[b] (format RR) or const9 (format RC), then subtract D[b] (format RR) or const9 (format RC) from D[a] and put the result in data register D[c]; otherwise, subtract D[a] from either D[b] (format RR) or const9 (format RC) and put the result in D[c]. The operands are treated as signed, 32-bit integers, with saturation on signed overflow (sov). The const9 value is sign-extended.

ABSDIFS D[c], D[a], const9 (RC)
result = (D[a] > sign_ext(const9)) ? D[a] - sign_ext(const9) : sign_ext(const9) - D[a];
D[c] = ssov(result, 32);

ABSDIFS D[c], D[a], D[b] (RR)
result = (D[a] > D[b]) ? D[a] - D[b] : D[b] - D[a];
D[c] = ssov(result, 32);

Status Flags
C  Not set by this instruction.
V  overflow = (result > 7FFFFFFF_H) OR (result < -80000000_H);
   if (overflow) then PSW.V = 1 else PSW.V = 0;
SV if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;
AV advanced_overflow = result[31] ^ result[30];
   if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;
SAV if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

Examples
absdifs d3, d1, d2
absdifs d3, d1, #126

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
See Also
ABS, ABSDIF, ABSS
**ABSDIFS.H**

**Absolute Value of Difference Packed Half-word with Saturation**

**Description**

Compute the absolute value of the difference of the corresponding half-words of D[a] and D[b] and put each result in the corresponding half-word of D[c]. The operands are treated as signed 16-bit integers, with saturation on signed overflow. The overflow condition is calculated for each half-word of the packed quantity.

**ABSDIFS.H**

\[
\text{D[c], D[a], D[b] (RR)}
\]

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>2019</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>6FH</td>
<td>-</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>0BH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

```c
result_halfword1 = (D[a][31:16] > D[b][31:16]) ? (D[a][31:16] - D[b][31:16]) : (D[b][31:16] - D[a][31:16]);
result_halfword0 = (D[a][15:0] > D[b][15:0]) ? (D[a][15:0] - D[b][15:0]) : (D[b][15:0] - D[a][15:0]);
D[c] = {ssov(result_halfword1, 16), ssov(result_halfword0, 16)};
```

**Status Flags**

- **C** Not set by this instruction.
- **V**
  - \(\text{ov\_halfword1} = (\text{result\_halfword1} > 7{\text{FFFFFFH}}) \text{ OR } (\text{result\_halfword1} < -8{\text{8000H}})\);
  - \(\text{ov\_halfword0} = (\text{result\_halfword0} > 7{\text{FFFFFFH}}) \text{ OR } (\text{result\_halfword0} < -8{\text{8000H}})\);
  - \(\text{overflow} = \text{ov\_halfword1} \text{ OR } \text{ov\_halfword0}\);
  - If (overflow) then PSW.V = 1 else PSW.V = 0;
- **SV**
  - If (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;
- **AV**
  - \(\text{aov\_halfword1} = \text{result\_halfword1}[15] \wedge \text{result\_halfword1}[14]\);
  - \(\text{aov\_halfword0} = \text{result\_halfword0}[15] \wedge \text{result\_halfword0}[14]\);
  - \(\text{advanced\_overflow} = \text{aov\_halfword1} \text{ OR } \text{aov\_halfword0}\);
  - If (advanced\_overflow) then PSW.AV = 1 else PSW.AV = 0;
- **SAV**
  - If (advanced\_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

**Examples**

```
absdifs.h  d3, d1, d2
```

**See Also**

**ABS.B, ABS.H, ABSS.H, ABSDIFS.H**
ABSS
Absolute Value with Saturation

Description
Put the absolute value of data register \( D[b] \) in data register \( D[c] \); if the contents of \( D[b] \) are greater than or equal to zero, then copy it to \( D[c] \); otherwise change the sign of \( D[b] \) and copy it to \( D[c] \). The operands are treated as signed, 32-bit integers, with saturation on signed overflow.

If \( D[b] = 80000000_{16} \) (the maximum negative value), then \( D[c] = 7FFFFFFF_{16} \).

\[
\text{ABSS} \quad D[c], D[b] \quad (RR)
\]

\[
\begin{array}{|c|c|c|c|c|c|c|}
\hline
& 31 & 2827 & 201918171615 & 1211 & 8 & 7 \\
\hline
C & 1D_H & - & - & b & - & 0B_H \\
\hline
\end{array}
\]

result = \((D[b] \geq 0) ? D[b] : (0 - D[b])\);
\( D[c] = \text{ssov}(\text{result}, 32); \)

Status Flags
- C: Not set by this instruction.
- V: overflow = (result > \( 7FFFFFFF_{16} \)) OR (result < -\( 80000000_{16} \));
  if (overflow) then PSW.V = 1 else PSW.V = 0;
- SV: if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;
- AV: advanced_overflow = result[31] \( ^{\oplus} \) result[30];
  if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;
- SAV: if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

Examples
- abss d3, d1

See Also
- ABS, ABSDIF, ABSDIFS
**ABSS.H**

### Absolute Value Packed Half-word with Saturation

#### Description

Put the absolute value of each byte or half-word in data register D[b] in the corresponding byte or half-word of data register D[c]. The operands are treated as signed 8-bit or 16-bit integers, with saturation on signed overflow. The overflow condition is calculated for each byte or half-word of the packed register. Overflow occurs only if D[b][31:16] or D[b][15:0] has the maximum negative value of 8000H and the saturation yields 7FFFH.

#### ABSS.H: D[c], D[b] (RR)

<table>
<thead>
<tr>
<th>c</th>
<th>7DH</th>
<th>-</th>
<th>-</th>
<th>b</th>
<th>-</th>
<th>0BH</th>
</tr>
</thead>
</table>

result_halfword1 = (D[b][31:16] >= 0) ? D[b][31:16] : (0 - D[b][31:16]);

result_halfword0 = (D[b][15:0] >= 0) ? D[b][15:0] : (0 - D[b][15:0]);

D[c] = (ssov(result_halfword1, 16), ssov(result_halfword0, 16));

#### Status Flags

- **C** Not set by this instruction.
- **V** ov_halfword1 = (result_halfword1 > 7FFFH) OR (result_halfword1 < -8000H);
  ov_halfword0 = (result_halfword0 > 7FFFH) OR (result_halfword0 < -8000H);
  overflow = ov_halfword1 OR ov_halfword0;
  if (overflow) then PSW.V = 1 else PSW.V = 0;
- **SV** if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;
- **AV** aov_halfword1 = result_halfword1[15] ^ result_halfword1[14];
  aov_halfword0 = result_halfword0[15] ^ result_halfword0[14];
  advanced_overflow = aov_halfword1 OR aov_halfword0;
  if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;
- **SAV** if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

#### Examples

abss.h   d3, d1

#### See Also

ABS.B, ABS.H, ABSDIF.B, ABSDIF.H, ABSDIFS.H
ADD

Description

Add the contents of data register D[a] to the contents of either data register D[b] (instruction format RR) or const9 (instruction format RC) and put the result in data register D[c]. The operands are treated as 32-bit integers, and the const9 value is sign-extended before the addition is performed.

Add the contents of either data register D[a] or D[15] to the contents of data register D[b] or const4, and put the result in either data register D[a] or D[15]. The operands are treated as 32-bit signed integers, and the const4 value is sign-extended before the addition is performed.

ADD D[c], D[a], const9 (RC)

\[
\begin{array}{cccccc}
31 & 28 & 27 & 21 & 12 & 11 \\
\hline
\text{c} & \text{00H} & \text{const9} & \text{a} & 8 & 7 & 0 \\
\end{array}
\]

result = D[a] + sign\_ext(const9);
D[c] = result[31:0];

ADD D[c], D[a], D[b] (RR)

\[
\begin{array}{cccccc}
31 & 28 & 27 & 20 & 19 & 18 & 17 & 16 & 15 \\
\hline
\text{c} & \text{00H} & \text{b} & \text{a} & 8 & 7 & 0 \\
\end{array}
\]

result = D[a] + D[b];
D[c] = result[31:0];

ADD D[a], const4 (SRC)

\[
\begin{array}{cccc}
15 & 12 & 11 & 8 & 7 & 0 \\
\hline
\text{const4} & \text{a} & \text{C2H} \\
\end{array}
\]

result = D[a] + sign\_ext(const4);
D[a] = result[31:0];

ADD D[a], D[15], const4 (SRC)

\[
\begin{array}{cccc}
15 & 12 & 11 & 8 & 7 & 0 \\
\hline
\text{const4} & \text{a} & \text{92H} \\
\end{array}
\]

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
result = D[15] + sign_ext(const4);
D[a] = result[31:0];

<table>
<thead>
<tr>
<th>ADD</th>
<th>D[15], D[a], const4 (SRC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>1211 8 7 0</td>
</tr>
<tr>
<td>const4</td>
<td>a</td>
</tr>
</tbody>
</table>

result = D[a] + sign_ext(const4);
D[15] = result[31:0];

<table>
<thead>
<tr>
<th>ADD</th>
<th>D[a], D[b] (SRR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>1211 8 7 0</td>
</tr>
<tr>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

result = D[a] + D[b];
D[a] = result[31:0];

<table>
<thead>
<tr>
<th>ADD</th>
<th>D[a], D[15], D[b] (SRR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>1211 8 7 0</td>
</tr>
<tr>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

result = D[15] + D[b];
D[a] = result[31:0];

<table>
<thead>
<tr>
<th>ADD</th>
<th>D[15], D[a], D[b] (SRR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>1211 8 7 0</td>
</tr>
<tr>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

result = D[a] + D[b];
D[15] = result[31:0];

**Status Flags**

- **C** Not set by this instruction.
- **V** overflow = (result > 7FFFFFFFFF_H) OR (result < -80000000H);
  if (overflow) then PSW.V = 1 else PSW.V = 0;
- **SV** if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
AV  advanced_overflow = result[31] ^ result[30];
    if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;

SAV if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

Examples
    add  d3, d1, d2
    add  d3, d1, #126
    add  d1, d2
    add  d1, #6
    add  d15, d1, d2
    add  d15, d1, #6
    add  d1, d15, d2
    add  d1, d15, #6

See Also
    ADDC, ADDI, ADDIH, ADDS, ADDS.U, ADDX
ADD.A
Add Address

Description
Add the contents of address register A[a] to the contents of address register A[b] and put the result in address register A[c].

ADD.A A[c], A[a], A[b] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>201918171615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>01H</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>01H</td>
<td></td>
</tr>
</tbody>
</table>


ADD.A A[a], const4 (SRC)

<table>
<thead>
<tr>
<th>15</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>const4</td>
<td>a</td>
<td>80H</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

A[a] = A[a] + sign_ext(const4);

ADD.A A[a], A[b] (SRR)

<table>
<thead>
<tr>
<th>15</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
<td>a</td>
<td>30H</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>


Status Flags
C Not set by this instruction.
V Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples
add.a a3, a4, a2

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>add.a a1, a2</td>
<td>Add 16-bit value from a1 to a2</td>
</tr>
<tr>
<td>add.a a3, 6</td>
<td>Add 16-bit value from a3 to 6</td>
</tr>
</tbody>
</table>

See Also

ADDIH.A, ADDSC.A, ADDSC.AT, SUB.A
ADD.B
Add Packed Byte
ADD.H
Add Packed Half-word

Description
Add the contents of each byte (ADD.B) or half-word (ADD.H) of D[a] and D[b] and put the result in each corresponding byte or half-word of D[c]. The overflow condition is calculated for each byte or half-word of the packed quantity.

ADD.B
D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>40H</td>
<td>-</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>0BH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

result_byte3 = D[a][31:24] + D[b][31:24];
result_byte2 = D[a][23:16] + D[b][23:16];
result_byte1 = D[a][15:8] + D[b][15:8];
result_byte0 = D[a][7:0] + D[b][7:0];
D[c] = {result_byte3[7:0], result_byte2[7:0], result_byte1[7:0], result_byte0[7:0]};

ADD.H
D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>60H</td>
<td>-</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>0BH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

result_halfword1 = D[a][31:16] + D[b][31:16];
result_halfword0 = D[a][15:0] + D[b][15:0];
D[c] = {result_halfword1[15:0], result_halfword0[15:0]};

Status Flags
C Not set by these instructions.
### TriCore® 1 (V1.3 & V1.3.1)
32-bit Unified Processor Core

#### Instruction Set

**ADD.B**

\[
\text{ov}_{-}\text{byte}3 = (\text{result}_{-}\text{byte}3 > \text{7FH}) \text{ OR } (\text{result}_{-}\text{byte}3 < -\text{80h}); \\
\text{ov}_{-}\text{byte}2 = (\text{result}_{-}\text{byte}2 > \text{7FH}) \text{ OR } (\text{result}_{-}\text{byte}2 < -\text{80h}); \\
\text{ov}_{-}\text{byte}1 = (\text{result}_{-}\text{byte}1 > \text{7FH}) \text{ OR } (\text{result}_{-}\text{byte}1 < -\text{80h}); \\
\text{ov}_{-}\text{byte}0 = (\text{result}_{-}\text{byte}0 > \text{7FH}) \text{ OR } (\text{result}_{-}\text{byte}0 < -\text{80h}); \\
\text{overflow} = \text{ov}_{-}\text{byte}3 \text{ OR } \text{ov}_{-}\text{byte}2 \text{ OR } \text{ov}_{-}\text{byte}1 \text{ OR } \text{ov}_{-}\text{byte}0; \\
\text{if (overflow)} \text{ then PSW.V = 1 else PSW.V = 0;}
\]

**ADD.H**

\[
\text{ov}_{-}\text{halfword}1 = (\text{result}_{-}\text{halfword}1 > \text{7FFFFH}) \text{ OR } (\text{result}_{-}\text{halfword}1 < -\text{8000h}); \\
\text{ov}_{-}\text{halfword0} = (\text{result}_{-}\text{halfword0} > \text{7FFFFH}) \text{ OR } (\text{result}_{-}\text{halfword0} < -\text{8000h}); \\
\text{overflow} = \text{ov}_{-}\text{halfword}1 \text{ OR } \text{ov}_{-}\text{halfword0}; \\
\text{if (overflow)} \text{ then PSW.V = 1 else PSW.V = 0;}
\]

**ADV.B**

\[
\text{aov}_{-}\text{byte}3 = \text{result}_{-}\text{byte}3[7] ^ \text{result}_{-}\text{byte}3[6]; \\
\text{aov}_{-}\text{byte}2 = \text{result}_{-}\text{byte}2[7] ^ \text{result}_{-}\text{byte}2[6]; \\
\text{aov}_{-}\text{byte}1 = \text{result}_{-}\text{byte}1[7] ^ \text{result}_{-}\text{byte}1[6]; \\
\text{aov}_{-}\text{byte}0 = \text{result}_{-}\text{byte}0[7] ^ \text{result}_{-}\text{byte}0[6]; \\
\text{advanced}\_\text{overflow} = \text{aov}_{-}\text{byte}3 \text{ OR } \text{aov}_{-}\text{byte}2 \text{ OR } \text{aov}_{-}\text{byte}1 \text{ OR } \text{aov}_{-}\text{byte}0; \\
\text{if (advanced}\_\text{overflow)} \text{ then PSW.AV = 1 else PSW.AV = 0;}
\]

**ADV.H**

\[
\text{aov}_{-}\text{halfword}1 = \text{result}_{-}\text{halfword}1[15] ^ \text{result}_{-}\text{halfword}1[14]; \\
\text{aov}_{-}\text{halfword0} = \text{result}_{-}\text{halfword0}[15] ^ \text{result}_{-}\text{halfword0}[14]; \\
\text{advanced}\_\text{overflow} = \text{aov}_{-}\text{halfword}1 \text{ OR } \text{aov}_{-}\text{halfword0}; \\
\text{if (advanced}\_\text{overflow)} \text{ then PSW.AV = 1 else PSW.AV = 0;}
\]

**SV**

\[
\text{if (overflow)} \text{ then PSW.SV = 1 else PSW.SV = PSW.SV;}
\]

**AV**

\[
\text{if (advanced}\_\text{overflow)} \text{ then PSW.AV = 1 else PSW.AV = 0;}
\]

#### Examples

```
add.b d3, d1, d2
add.h d3, d1, d2
```

#### See Also

ADD.H, ADDS.H, ADDS.HU
ADDC
Add with Carry

Description
Add the contents of data register D[a] to the contents of either data register D[b] (instruction format RR) or const9 (instruction format RC) plus the carry bit, and put the result in data register D[c]. The operands are treated as 32-bit integers. The value const9 is sign-extended before the addition is performed. The PSW carry bit is set to the value of the ALU carry out.

ADDC D[c], D[a], const9 (RC)
result = D[a] + sign_ext(const9) + PSW.C;
D[c] = result[31:0];
carry_out = carry(D[a],sign_ext(const9),PSW.C);

ADDC D[c], D[a], D[b] (RR)
result = D[a] + D[b] + PSW.C;
D[c] = result[31:0];
carry_out = carry(D[a], D[b], PSW.C);

Status Flags

| C | PSW.C = carry_out; |
| V | overflow = (result > 7FFFFFFF_H) OR (result < -80000000_H); if (overflow) then PSW.V = 1 else PSW.V = 0; |
| SV | if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV; |
| AV | advanced_overflow = result[31] ^ result[30]; if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0; |
| SAV | if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV; |

Examples
addc  d3, d1, d2
addc   d3, d1, #126

See Also
ADD, ADDI, ADDIH, ADDS, ADDS.U, ADDX
ADDI
Add Immediate

Description
Add the contents of data register \( D[a] \) to the value \( \text{const16} \), and put the result in data register \( D[c] \). The operands are treated as 32-bit signed integers. The value \( \text{const16} \) is sign-extended before the addition is performed.

\[
\text{ADDI } D[c], D[a], \text{const16} \quad (\text{RLC})
\]

\[
\text{result} = D[a] + \text{sign_ext}(\text{const16});
\]

\[
D[c] = \text{result}[31:0];
\]

Status Flags

- **C** Not set by this instruction.
- **V**
  - overflow = (result > 7FFFFFFFFH) OR (result < -80000000H);
  - if (overflow) then PSW.V = 1 else PSW.V = 0;
- **SV**
  - if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;
- **AV**
  - advanced_overflow = result[31]^ result[30];
  - if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;
- **SAV**
  - if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

Examples

```
addi   d3, d1, -14526
```

See Also

ADD, ADDC, ADDIH, ADDS, ADDS.U, ADDX
ADDIH
Add Immediate High

Description
Left-shift const16 by 16 bits, add the contents of data register D[a], and put the result in
data register D[c]. The operands are treated as signed integers.

\[
\text{ADDIH}\quad D[c],\, D[a],\, \text{const16 (RLC)}
\]

\[
\begin{array}{cccc}
31 & 28 & 27 & 12 & 11 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
\text{c} & \text{const16} & \text{a} & \text{9B_H}
\end{array}
\]

result = D[a] + \{const16, 16'h0000\};
D[c] = result[31:0];

Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>(\text{overflow} = (\text{result} &gt; 7FFFFFFFH) \text{ OR (result} &lt; -80000000H);) if (overflow) then PSW.V = 1 else PSW.V = 0;</td>
</tr>
<tr>
<td>SV</td>
<td>if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;</td>
</tr>
<tr>
<td>AV</td>
<td>(\text{advanced}_\text{overflow} = \text{result[31]} \text{ ^ result[30]};) if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;</td>
</tr>
<tr>
<td>SAV</td>
<td>if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;</td>
</tr>
</tbody>
</table>

Examples
addih d3, d1, -14526

See Also
ADD, ADDC, ADDI, ADDS, ADDS.U, ADDX
**ADDIH.A**
Add Immediate High to Address

**Description**
Left-shift const16 by 16 bits, add the contents of address register A[a], and put the result in address register A[c].

**ADDIH.A  A[c], A[a], const16 (RLC)**

<table>
<thead>
<tr>
<th>c</th>
<th>const16</th>
<th>a</th>
<th>11_H</th>
</tr>
</thead>
</table>


**Status Flags**
- **C**: Not set by this instruction.
- **V**: Not set by this instruction.
- **SV**: Not set by this instruction.
- **AV**: Not set by this instruction.
- **SAV**: Not set by this instruction.

**Examples**
addih.a  a3, a4, -14526

**See Also**
ADD.A, ADDSC.A, ADDSC.AT, SUB.A
ADDS
Add Signed with Saturation

Description
Add the contents of data register \( D[a] \) to the value in either data register \( D[b] \) (instruction format RR) or const9 (instruction format RC) and put the result in data register \( D[c] \). The operands are treated as signed, 32-bit integers, with saturation on signed overflow. The value const9 is sign-extended before the addition is performed.

Add the contents of data register \( D[b] \) to the contents of data register \( D[a] \) and put the result in data register \( D[a] \). The operands are treated as signed 32-bit integers, with saturation on signed overflow.

### ADDS
\( D[c], D[a], \text{const9} \) (RC)

```
<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>21</th>
<th>20</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>02H</td>
<td></td>
<td>const9</td>
<td>a</td>
<td>8B</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

result = \( D[a] + \text{sign} \_\text{ext} \text{(const9)} \);
\( D[c] = \text{ssov} \text{(result, 32)} \);

### ADDS
\( D[c], D[a], D[b] \) (RR)

```
<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>02H</td>
<td>-</td>
<td></td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>0B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

result = \( D[a] + D[b] \);
\( D[c] = \text{ssov} \text{(result, 32)} \);

### ADDS
\( D[a], D[b] \), (SRR)

```
<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
<td>a</td>
<td>22</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

result = \( D[a] + D[b] \);
\( D[a] = \text{ssov} \text{(result, 32)} \);

### Status Flags
- **C** Not set by this instruction.
- **V**
  - overflow = \( (\text{result} > 7FFFFFFFH) \text{ OR } (\text{result} < -80000000H) \);
  - if (overflow) then \( \text{PSW.V} = 1 \text{ else } \text{PSW.V} = 0 \);

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
SV  if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;

AV  advanced_overflow = result[31]^ result[30];
     if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;

SAV if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

Examples
add   d3, d1, d2
add   d3, d1, #126
add   d3, d1

See Also
ADD, ADDC, ADDI, ADDIH, ADDS.U, ADDX
ADDS.H
Add Signed Packed Half-word with Saturation

ADDS.HU
Add Unsigned Packed Half-word with Saturation

Description
Add the contents of each half-word of D[a] and D[b] and put the result in each corresponding half-word of D[c], with saturation on signed overflow (ADDS.H) or saturation on unsigned overflow (ADDS.HU). The overflow (PSW.V) and advance overflow (PSW.AV) conditions are calculated for each half-word of the packed quantity.

### ADDS.H

D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>201918171615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>62H</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td></td>
<td>0BH</td>
</tr>
</tbody>
</table>

result_halfword1 = D[a][31:16] + D[b][31:16];
result_halfword0 = D[a][15:0] + D[b][15:0];
D[c] = {ssov(result_halfword1, 16), ssov(result_halfword0, 16)};

### ADDS.HU

D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>201918171615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>63H</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td></td>
<td>0BH</td>
</tr>
</tbody>
</table>

result_halfword1 = D[a][31:16] + D[b][31:16]; // unsigned addition
result_halfword0 = D[a][15:0] + D[b][15:0]; // unsigned addition
D[c] = {suov(result_halfword1, 16), suov(result_halfword0, 16)};

### Status Flags
C  | Not set by these instructions.
ADD.H

\[ \text{ov_halfword1} = \text{(result_halfword1 > 7FFFH)} \lor \text{(result_halfword1 < -8000H)}; \]
\[ \text{ov_halfword0} = \text{(result_halfword0 > 7FFFH)} \lor \text{(result_halfword0 < -8000H)}; \]
\[ \text{overflow} = \text{ov_halfword1} \lor \text{ov_halfword0}; \]
if (overflow) then PSW.V = 1 else PSW.V = 0;

ADD.HU

\[ \text{ov_halfword1} = \text{(result_halfword1 > FFFFH)} \lor \text{(result_halfword1 < 0000H)}; \]
\[ \text{ov_halfword0} = \text{(result_halfword0 > FFFFH)} \lor \text{(result_halfword0 < 0000H)}; \]
\[ \text{overflow} = \text{ov_halfword1} \lor \text{ov_halfword0}; \]
if (overflow) then PSW.V = 1 else PSW.V = 0;

SV
if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;

AV
\[ \text{aov_halfword1} = \text{result_halfword1[15]} \oplus \text{result_halfword1[14]}; \]
\[ \text{aov_halfword0} = \text{result_halfword0[15]} \oplus \text{result_halfword0[14]}; \]
\[ \text{advanced_overflow} = \text{aov_halfword1} \lor \text{aov_halfword0}; \]
if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;

SAV
if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

Examples

\begin{align*}
\text{adds.h} & \quad \text{d3, d1, d2} \\
\text{adds.hu} & \quad \text{d3, d1, d2}
\end{align*}

See Also
ADD.B, ADD.H
ADDS.U
Add Unsigned with Saturation

Description
Add the contents of data register D[a] to the contents of either data register D[b] (instruction format RR) or const9 (instruction format RC) and put the result in data register D[c]. The operands are treated as unsigned 32-bit integers, with saturation on unsigned overflow. The const9 value is sign-extended.

ADDS.U D[c], D[a], const9 (RC)

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>2120</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>03H</td>
<td>const9</td>
<td>a</td>
<td>8BH</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

result = D[a] + sign_ext(const9); // unsigned addition
D[c] = suov(result, 32);

ADDS.U D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>201918171615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>03H</td>
<td>-</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>0BH</td>
</tr>
</tbody>
</table>

result = D[a] + D[b]; // unsigned addition
D[c] = suov(result, 32);

Status Flags

C  Not set by this instruction.
V  overflow = (result > FFFFFFFFH) OR (result < 00000000H);
    if (overflow) then PSW.V = 1 else PSW.V = 0;
SV if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;
AV advanced_overflow = result[31] ^ result[30];
    if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;
SAV if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

Examples
adds.u d3, d1, d2
adds.u d3, d1, #126
See Also

ADD, ADDC, ADDI, ADDIH, ADDS, ADDX
ADDSC.A
Add Scaled Index to Address

ADDSC.AT
Add Bit-Scaled Index to Address

Description
For ADDSC.A, left-shift the contents of data register D[a] by the amount specified by n, where n can be 0, 1, 2, or 3. Add that value to the contents of address register A[b] and put the result in address register A[c].

For ADDSC.AT, right-shift the contents of D[a] by three (with sign fill). Add that value to the contents of address register A[b] and clear the bottom two bits to zero. Put the result in A[c]. The ADDSC.AT instruction generates the address of the word containing the bit indexed by D[a], starting from the base address in A[b].

Left-shift the contents of data register D[15] by the amount specified by n, where n can be 0, 1, 2, or 3. Add that value to the contents of address register A[b] and put the result in address register A[a].

ADDSC.A A[c], A[b], D[a], n (RR)
A[c] = A[b] + (D[a] << n);

ADDSC.A A[a], A[b], D[15], n (SRRS)

ADDSC.AT A[c], A[b], D[a] (RR)
A[c] = (A[b] + (D[a] >> 3)) & 32'hFFFFFFFC;

Status Flags
C Not set by these instructions.

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
### Instruction Set

<table>
<thead>
<tr>
<th>V</th>
<th>Not set by these instructions.</th>
</tr>
</thead>
<tbody>
<tr>
<td>SV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by these instructions.</td>
</tr>
</tbody>
</table>

#### Examples

- `addsc.a    a3, a4, d2, #2`
- `addsc.at   a3, a4, d2`
- `addsc.a    a3, a4, d15, #2`

#### See Also

- ADD.A, ADDIH.A, SUB.A

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
ADDX
Add Extended

Description
Add the contents of data register D[a] to the contents of either data register D[b] (instruction format RR) or const9 (instruction format RC) and put the result in data register D[c]. The operands are treated as 32-bit signed integers. The const9 value is sign-extended before the addition is performed. The PSW carry bit is set to the value of the ALU carry out.

ADDX D[c], D[a], const9 (RC)
result = D[a] + sign_ext(const9);
D[c] = result[31:0];
carry_out = carry(D[a], sign_ext(const9), 0);

ADDX D[c], D[a], D[b] (RR)
result = D[a] + D[b];
D[c] = result[31:0];
carry_out = carry(D[a], D[b], 0);

Status Flags
C PSW.C = carry_out;
V overflow = (result > 7FFFFFFFH) OR (result < -80000000H);
if (overflow) then PSW.V = 1 else PSW.V = 0;
SV if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;
AV advanced_overflow = result[31] ^ result[30];
if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;
SAV if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

Examples
addx d3, d1, d2
addx d3, d1, #126

See Also
ADD, ADDC, ADDI, ADDIH, ADDS, ADDS.U
AND

Bitwise AND

Description
Compute the bitwise AND of the contents of data register D[a] and the contents of either data register D[b] (instruction format RR) or const9 (instruction format RC) and put the result in data register D[c]. The const9 value is zero-extended.

Compute the bitwise AND of the contents of either data register D[a] (instruction format SRR) or D[15] (instruction format SC) and the contents of either data register D[b] (format SRR) or const8 (format SC), and put the result in data register D[a] (format SRR) or D[15] (format SC). The const8 value is zero-extended.

### AND D[c], D[a], const9 (RC)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>08H</td>
<td>const9</td>
<td>a</td>
<td>8FH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

D[c] = D[a] & zero_ext(const9);

### AND D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>08H</td>
<td>-</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>0FH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

D[c] = D[a] & D[b];

### AND D[15], const8 (SC)

<table>
<thead>
<tr>
<th>15</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>const8</td>
<td>16H</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>


### AND D[a], D[b] (SRR)

<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
<td>a</td>
<td>26H</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

D[a] = D[a] & D[b];

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

and d3, d1, d2
and d3, d1, #126
and d1, d2
and d15, #126

See Also

ANDN, NAND, NOR, NOT (16-bit), OR, ORN, XNOR, XOR
**AND.AND.T**  
Accumulating Bit Logical AND-AND

**AND.ANDN.T**  
Accumulating Bit Logical AND-AND-Not

**AND.NOR.T**  
Accumulating Bit Logical AND-NOR

**AND.OR.T**  
Accumulating Bit Logical AND-OR

**Description**
Compute the logical AND, ANDN, NOR or OR of the value in bit pos1 of data register D[a] and bit pos2 of D[b]. Then compute the logical AND of that result and bit 0 of D[c], and put the result in bit 0 of D[c]. All other bits in D[c] are unchanged.

**AND.AND.T**  
\[ D[c] = \{D[c][31:1], D[c][0] \text{ AND} (D[a][\text{pos1}] \text{ AND} D[b][\text{pos2}]) \}; \]

**AND.ANDN.T**  
\[ D[c] = \{D[c][31:1], D[c][0] \text{ AND} (D[a][\text{pos1}] \text{ AND} \neg D[b][\text{pos2}]) \}; \]

**AND.NOR.T**  
\[ D[c] = \{D[c][31:1], D[c][0] \text{ AND} \neg (D[a][\text{pos1}] \text{ OR} D[b][\text{pos2}]) \}; \]

**AND.OR.T**  
\[ D[c] = \{D[c][31:1], D[c][0] \text{ AND} (D[a][\text{pos1}] \text{ OR} D[b][\text{pos2}]) \}; \]
Status Flags

<table>
<thead>
<tr>
<th></th>
<th>Not set by these instructions.</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td></td>
</tr>
<tr>
<td>V</td>
<td></td>
</tr>
<tr>
<td>SV</td>
<td></td>
</tr>
<tr>
<td>AV</td>
<td></td>
</tr>
<tr>
<td>SAV</td>
<td></td>
</tr>
</tbody>
</table>

Examples

```
and.and.t d3, d1, 4, d2, #9
and.andn.t d3, d1, 6, d2, #15
and.nor.t d3, d1, 5, d2, #9
and.or.t d3, d1, 4, d2, #6
```

See Also

OR.AND.T, OR.ANDN.T, OR.NOR.T, OR.OR.T, SH.AND.T, SH.ANDN.T, SH.NAND.T, SH.NOR.T, SH.OR.T, SH.ORN.T, SH.XNOR.T, SH.XOR.T
AND.EQ
Equal Accumulating

Description
Compute the logical AND of D[c][0] and the boolean result of the equality comparison operation on the contents of data register D[a] and either data register D[b] (instruction format RR) or const9 (instruction RC). Put the result in D[c][0]. All other bits in D[c] are unchanged. The const9 value is sign-extended.

AND.EQ D[c], D[a], const9 (RC)
D[c] = {D[c][31:1], D[c][0] AND (D[a] == sign_ext(const9))};

AND.EQ D[c], D[a], D[b] (RR)
D[c] = {D[c][31:1], D[c][0] AND (D[a] == D[b])};

Status Flags
C Not set by this instruction.
V Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples
and.eq d3, d1, d2
and.eq d3, d1, #126

See Also
OR.EQ, XOR.EQ
AND.GE
Greater Than or Equal Accumulating

AND.GE.U
Greater Than or Equal Accumulating Unsigned

Description
Calculate the logical AND of D[c][0] and the boolean result of the GE or GE.U operation on the contents of data register D[a] and either data register D[b] (instruction format RR) or const9 (instruction format RC). Put the result in D[c][0]. All other bits in D[c] are unchanged. D[a] and D[b] are treated as either 32-bit signed (AND.GE) or unsigned (AND.GE.U) integers. The const9 value is either sign-extended (AND.GE) or zero-extended (AND.GE.U) to 32-bits.

AND.GE D[c], D[a], const9 (RC)
31  28  27  21  12  11  8  7  0
| c | 24H | const9 | a | 8BH |
D[c] = (D[c][31:1], D[c][0] AND (D[a] >= sign_ext(const9)));

AND.GE D[c], D[a], D[b] (RR)
31  28  27  20 19 18 17 16 15 12 11 8 7 0
| c | 24H | - | - | b | a | 0BH |
D[c] = (D[c][31:1], D[c][0] AND (D[a] >= D[b]));

AND.GE.U D[c], D[a], const9 (RC)
31  28  27  21  12  11  8  7  0
| c | 25H | const9 | a | 8BH |
D[c] = (D[c][31:1], D[c][0] AND (D[a] >= zero_ext(const9))); // unsigned

AND.GE.U D[c], D[a], D[b] (RR)
31  28  27  20 19 18 17 16 15 12 11 8 7 0
| c | 25H | - | - | b | a | 0BH |
D[c] = (D[c][31:1], D[c][0] AND (D[a] >= D[b])); // unsigned
### Status Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by these instructions.</td>
</tr>
</tbody>
</table>

### Examples

- `and.ge d3, d1, d2`
- `and.ge d3, d1, #126`
- `and.ge.u d3, d1, d2`
- `and.ge.u d3, d1, #126`

### See Also

- `OR.GE, OR.GE.U, XOR.GE, XOR.GE.U`
AND.LT
Less Than Accumulating

AND.LT.U
Less Than Accumulating Unsigned

Description
Calculate the logical AND of D[c][0] and the boolean result of the LT or LT.U operation on the contents of data register D[a] and either data register D[b] (instruction format RR) or const9 (instruction format RC). Put the result in D[c][0]. All other bits in D[c] are unchanged. D[a] and D[b] are treated as either 32-bit signed (AND.LT) or unsigned (AND.LT.U) integers. The const9 value is either sign-extended (AND.LT) or zero-extended (AND.LT.U) to 32-bits.

AND.LT D[c], D[a], const9 (RC)

\[
D[c] = \{D[c][31:1], D[c][0] AND (D[a] < sign_ext(const9))\};
\]

AND.LT D[c], D[a], D[b] (RR)

\[
D[c] = \{D[c][31:1], D[c][0] AND (D[a] < D[b])\};
\]

AND.LT.U D[c], D[a], const9 (RC)

\[
D[c] = \{D[c][31:1], D[c][0] AND (D[a] < zero_ext(const9))\}; // unsigned
\]

AND.LT.U D[c], D[a], D[b] (RR)

\[
D[c] = \{D[c][31:1], D[c][0] AND (D[a] < D[b])\}; // unsigned
\]
Status Flags

<table>
<thead>
<tr>
<th></th>
<th>Not set by these instructions.</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td></td>
</tr>
<tr>
<td>V</td>
<td></td>
</tr>
<tr>
<td>SV</td>
<td></td>
</tr>
<tr>
<td>AV</td>
<td></td>
</tr>
<tr>
<td>SAV</td>
<td></td>
</tr>
</tbody>
</table>

Examples

- `and.lt d3, d1, d2`
- `and.lt d3, d1, #126`
- `and.ltu d3, d1, d2`
- `and.ltu d3, d1, #126`

See Also

- `OR.LT`
- `OR.LTU`
- `XOR.LT`
- `XOR.LTU`
AND.NE
Not Equal Accumulating

Description
Calculate the logical AND of D[c][0] and the boolean result of the NE operation on the
contents of data register D[a] and either data register D[b] (instruction format RR) or
const9 (instruction format RC). Put the result in D[c][0]. All other bits in D[c] are
unchanged. The const9 value is sign-extended.

AND.NE D[c], D[a], const9 (RC)
D[c] = {D[c][31:1], D[c][0] AND (D[a] != sign_ext(const9))};

AND.NE D[c], D[a], D[b] (RR)
D[c] = {D[c][31:1], D[c][0] AND (D[a] != D[b])};

Status Flags
C Not set by this instruction.
V Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples
and.ne d3, d1, d2
and.ne d3, d2, #126

See Also
OR.NE, XOR.NE
AND.T

Bit Logical AND

Description
Compute the logical AND of bit pos1 of data register D[a] and bit pos2 of data register D[b]. Put the result in the least-significant bit of data register D[c] and clear the remaining bits of D[c] to zero.

\[
\text{AND.T} \quad \text{D}[c], \text{D}[a], \text{pos1}, \text{D}[b], \text{pos2} (\text{BIT})
\]

\[
\begin{array}{cccccccc}
\text{result} &=& \text{D}[a][\text{pos1}] \text{ AND } \text{D}[b][\text{pos2}] \\
\text{D}[c] &=& \text{zero\_ext}(\text{result})
\end{array}
\]

Status Flags
- C: Not set by this instruction.
- V: Not set by this instruction.
- SV: Not set by this instruction.
- AV: Not set by this instruction.
- SAV: Not set by this instruction.

Examples
- and.t  \ d3, d1, 7, d2, 2

See Also
- ANDN.T, NAND.T, NOR.T, OR.T, ORN.T, XNOR.T, XOR.T
ANDN
Bitwise AND-Not

Description
Compute the bitwise AND of the contents of data register D[a] and the ones complement of the contents of either data register D[b] (instruction format RR) or const9 (instruction format RC). Put the result in data register D[c]. The const9 value is zero-extended to 32-bits.

\[
\text{ANDN } D[c], D[a], \text{const9 (RC)}
\]
\[
\begin{array}{ccccccc}
31 & 28 & 27 & 21 & 20 & 12 & 11 & 8 & 7 & 0 \\
\hline
\text{c} & \text{0E_H} & \text{const9} & \text{a} & \text{8F_H}
\end{array}
\]

D[c] = D[a] & \text{~zero_ext(const9)};

\[
\text{ANDN } D[c], D[a], D[b] \text{ (RR)}
\]
\[
\begin{array}{ccccccc}
31 & 28 & 27 & 20 & 19 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\hline
\text{c} & \text{0E_H} & - & - & \text{b} & \text{a} & \text{0F_H}
\end{array}
\]

D[c] = D[a] & \text{~D[b]};

Status Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

\[
\text{andn d3, d1, d2}
\]
\[
\text{andn d3, d1, #126}
\]

See Also

AND, NAND, NOR, NOT (16-bit), OR, ORN, XNOR, XOR
ANDN.T  
Bit Logical AND-Not  

Description  
Compute the logical AND of bit pos1 of data register D[a] and the inverse of bit pos2 of data register D[b]. Put the result in the least-significant bit of data register D[c] and clear the remaining bits of D[c] to zero.

\[
\text{ANDN.T} \quad D[c], D[a], \text{pos1}, D[b], \text{pos2} (\text{BIT})
\]

result = \(D[a][\text{pos1}] \text{ AND } !D[b][\text{pos2}]\);
D[c] = \text{zero_ext(result)};

Status Flags  
\[\begin{array}{l}
\text{C} \quad \text{Not set by this instruction.} \\
\text{V} \quad \text{Not set by this instruction.} \\
\text{SV} \quad \text{Not set by this instruction.} \\
\text{AV} \quad \text{Not set by this instruction.} \\
\text{SAV} \quad \text{Not set by this instruction.}
\end{array}\]

Examples  
\[\text{andn.t} \quad d3, d1, 2, d2, 5\]

See Also  
\[\text{AND.T, NAND.T, NOR.T, OR.T, ORN.T, XNOR.T, XOR.T}\]
**BISR**

**Begin Interrupt Service Routine**

**Description**

*Note: BISR can only be executed in Supervisor mode.*

Save the lower context by storing the contents of A[2]-A[7], D[0]-D[7], and the current A[11] (return address) to the current memory location pointed to by the FCX. Set the current CPU priority number (ICR.CCPN) to the value of either const9[7:0] (instruction format RC) or const8 (instruction format SC), and enable interrupts (set ICR.IE to one).

This instruction is intended to be one of the first executed instructions in an interrupt routine. If the interrupt routine has not altered the lower context, the saved lower context is from the interrupted task. If a BISR instruction is issued at the beginning of an interrupt, then an RSLCX instruction should be performed before returning with the RFE instruction.

### BISR \( const9 \) (RC)

<table>
<thead>
<tr>
<th>31</th>
<th>28 27</th>
<th>21 20</th>
<th>12 11</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>00H</td>
<td>const9</td>
<td>-</td>
<td>ADH</td>
<td></td>
</tr>
</tbody>
</table>

if (FCX == 0) trap(FCU);

tmp_FCX = FCX;

EA = {FCX.FCXS, 6'b0, FCX.FCXO, 6'b0};

new_FCX = M(EA, word);

M(EA,16 * word) = {PCXI, A[11], A[2], A[3], D[0], D[1], D[2], D[3], A[4], A[5], A[6], A[7], D[4], D[5], D[6], D[7]};

PCXI.PCPN = ICR.CCPN;

PCXI.IE = ICR.IE;

PCXI.UL = 0;

PCXI[19:0] = FCX[19:0];

FCX[19:0] = new_FCX[19:0];

ICR.IE = 1;

ICR.CCPN = const9[7:0];

if (tmp_FCX == LCX) trap(FCD);
BISR const8 (SC)

<table>
<thead>
<tr>
<th>15</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>const8</td>
<td>E0H</td>
<td></td>
</tr>
</tbody>
</table>

tmp_FCX = FCX;

if (FCX == 0) trap(FCU);
EA = {FCX.FCXS, 6'b0, FCX.FCXO, 6'b0};
new_FCX = M(EA, word);
D[4], D[5], D[6], D[7]};
PCXI.PCPN = ICR.CCPN;
PCXI.PIE = ICR.IE;
PCXI.UL = 0;
PCXI[19:0] = FCX[19:0];
FCX[19:0] = new_FCX[19:0];
ICR.IE = 1;
ICR.CCPN = const8;
if (tmp_FCX == LCX) trap(FCD);

### Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

### Examples

<table>
<thead>
<tr>
<th>bisr</th>
<th>#126</th>
</tr>
</thead>
<tbody>
<tr>
<td>bisr</td>
<td>#126</td>
</tr>
</tbody>
</table>

### See Also

DISABLE, ENABLE, LDLCX, LDUCX, STLCX, STUCX, SVLCX, RET, RFE, RSLCX, RSTV
BMERGE
Bit Merge

Description
Take the lower 16-bits of data register D[a] and move them to the odd bit positions of data register D[c]. The lower 16-bits of data register D[b] are moved to the even bit positions of data register D[c]. The upper 16-bits of D[a] and D[b] are not used.

This instruction is typically used to merge two bit streams such as commonly found in a convolutional coder.

BMERGE  D[c], D[a], D[b] (RR)

D[c][31:24] = {D[a][15], D[b][15], D[a][14], D[b][14], D[a][13], D[b][13], D[a][12], D[b][12]};
D[c][23:16] = {D[a][11], D[b][11], D[a][10], D[b][10], D[a][9], D[b][9], D[a][8], D[b][8]};
D[c][15:8] = {D[a][7], D[b][7], D[a][6], D[b][6], D[a][5], D[b][5], D[a][4], D[b][4]};
D[c][7:0] = {D[a][3], D[b][3], D[a][2], D[b][2], D[a][1], D[b][1], D[a][0], D[b][0]};

Status Flags

| C | Not set by this instruction. |
| V | Not set by this instruction. |
| SV | Not set by this instruction. |
| AV | Not set by this instruction. |
| SAV | Not set by this instruction. |

Examples
bmerge  d0, d1, d2

See Also
BSPLIT
BSPLIT
Bit Split

Description
Split data register D[a] into a data register pair E[c] such that all the even bits of D[a] are
in the even register and all the odd bits of D[a] are in the odd register.

BSPLIT E[c], D[a] (RR)

<table>
<thead>
<tr>
<th>c</th>
<th>09H</th>
<th>-</th>
<th>0H</th>
<th>-</th>
<th>a</th>
<th>48H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>28</td>
<td>27</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
</tr>
</tbody>
</table>

E[c][63:48] = 00000000H;
E[c][47:40] = [D[a][31], D[a][29], D[a][27], D[a][25], D[a][23], D[a][21], D[a][19], D[a][17];
E[c][39:32] = [D[a][15], D[a][13], D[a][11], D[a][9], D[a][7], D[a][5], D[a][3], D[a][1];
E[c][31:16] = 00000000H;
E[c][15:8] = [D[a][30], D[a][28], D[a][26], D[a][24], D[a][22], D[a][20], D[a][18], D[a][16];
E[c][7:0] = [D[a][14], D[a][12], D[a][10], D[a][8], D[a][6], D[a][4], D[a][2], D[a][0]];

Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>V</th>
<th>SV</th>
<th>AV</th>
<th>SAV</th>
</tr>
</thead>
<tbody>
<tr>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples
bsplit e2, d5

See Also
BMERGE
 CACHEA.I  
Cache Address, Invalidate

Description

*Note: This instruction can only be executed in Supervisor mode.*

If the cache line containing the byte memory location specified by the addressing mode
is present in the L1 data cache, invalidate the line. Note that there is no writeback of any
dirty data in the cache line prior to the invalidation.

If the cache line containing the byte memory location specified by the addressing mode
is not present in the L1 data cache, then no operation should be performed in the L1 data
cache. Specifically a refill of the line containing the byte pointed to by the effective
address should not be performed. Any address register updates associated with the
addressing mode are always performed regardless of the cache operation. The effective
address is a virtual address when operating in virtual mode.

### CACHEA.I  
A[b], off10 (BO)  
(Base + Short Offset Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>off10[9:6]</td>
<td>2E_H</td>
<td>off10[5:0]</td>
<td>b</td>
<td>-</td>
<td>89_H</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off10);
cache_address_ivald(EA);

### CACHEA.I  
P[b] (BO)  
(Bit Reverse Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>0E_H</td>
<td>-</td>
<td>b</td>
<td>-</td>
<td>A9_H</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

index = zero_ext(A[b+1][15:0]);
incr = zero_ext(A[b+1][31:16]);
EA = A[b] + index;
cache_address_ivald(EA);
new_index = reverse16(reverse16(index) + reverse16(incr));
A[b+1] = (incr[15:0], new_index[15:0]);

### CACHEA.I  
P[b], off10 (BO)  
(Circular Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
</table>

index = zero_ext(A[b+1][15:0]);
length = zero_ext(A[b+1][31:16]);
EA0 = A[b] + index;
cache_address_i(vld)(EA);
new_index = index + sign_ext(off10);
new_index = new_index < 0 ? new_index + length : new_index % length;
A[b+1] = {length[15:0], new_index[15:0]};

### CACHEA.I A[b], off10 (BO) (Post-increment Addressing Mode)

<table>
<thead>
<tr>
<th>Offset</th>
<th>A[0]</th>
<th>off10[5:0]</th>
<th>b</th>
<th>-</th>
<th>89H</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>1615</td>
<td>1211</td>
<td>8</td>
<td>7</td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b];
cache_address_i(vld)(EA);
A[b] = EA + sign_ext(off10);

### CACHEA.I A[b], off10 (BO) (Pre-increment Addressing Mode)

<table>
<thead>
<tr>
<th>Offset</th>
<th>A[0]</th>
<th>off10[5:0]</th>
<th>b</th>
<th>-</th>
<th>89H</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>1615</td>
<td>1211</td>
<td>8</td>
<td>7</td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off10);
cache_address_i(vld)(EA);
A[b] = EA;

#### Status Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

#### Examples

- `cachea.i [a3]4`
- `cachea.i [+a3]4`
- `cachea.i [a3+]4`
- `cachea.i [a4/a5+c]4`
- `cachea.i [a4/a5+r]`
See Also

CACHEA.W, CACHEA.WI
CACHEA.W
Cache Address, Writeback

Description
If the cache line containing the byte memory location specified by the addressing mode is present in the L1 data cache, write back any modified data. The line will still be present in the L1 data cache and will be marked as unmodified.
If the cache line containing the byte memory location specified by the addressing mode is not present in the L1 data cache, then no operation should be performed in the L1 data cache. Specifically a refill of the line containing the byte pointed to by the effective address should not be performed. Any address register updates associated with the addressing mode are always performed regardless of the cache operation. The effective address is a virtual address when operating in virtual mode.

CACHEA.W A[b], off10 (BO) (Base + Short Offset Addressing Mode)

EA = A[b] + sign_ext(off10);
cache_address_wb(EA);

CACHEA.W P[b] (BO) (Bit-reverse Addressing Mode)

index = zero_ext(A[b+1][15:0]);
incr = zero_ext(A[b+1][31:16]);
EA = A[b] + index;
cache_address_wb(EA);
new_index = reverse16(reverse16(index) + reverse16(incr));
A[b+1] = {incr[15:0], new_index[15:0]};

CACHEA.W P[b], off10 (BO) (Circular Addressing Mode)

index = zero_ext(A[b+1][15:0]);
length = zero_ext(A[b+1][31:16]);
EA = A[b] + index;
cache_address_wb(EA);
new_index = index + sign_ext(off10);
new_index = new_index < 0 ? new_index + length : new_index % length;
A[b+1] = [length[15:0], new_index[15:0]];

**CACHEA.W A[b], off10 (BO) (Post-increment Addressing Mode)**

<table>
<thead>
<tr>
<th>off10(9:6)</th>
<th>off10(5:0)</th>
<th>b</th>
<th>-</th>
<th>89H</th>
</tr>
</thead>
<tbody>
<tr>
<td>0C_H</td>
<td></td>
<td>b</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b];
cache_address_wb(EA);
A[b] = EA + sign_ext(off10);

**CACHEA.W A[b], off10 (BO) (Pre-increment Addressing Mode)**

<table>
<thead>
<tr>
<th>off10(9:6)</th>
<th>off10(5:0)</th>
<th>b</th>
<th>-</th>
<th>89H</th>
</tr>
</thead>
<tbody>
<tr>
<td>1C_H</td>
<td></td>
<td>b</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off10);
cache_address_wb(EA);
A[b] = EA;

### Status Flags

- **C** Not set by this instruction.
- **V** Not set by this instruction.
- **SV** Not set by this instruction.
- **AV** Not set by this instruction.
- **SAV** Not set by this instruction.

### Examples

- `cachea.w [a3]4`
- `cachea.w [+a3]4`
- `cachea.w [a3+]4`
- `cachea.w [a4/a5+c]4`
- `cachea.w [a4/a5+r]`
See Also
CACHEA.I, CACHEA.WI
**CACHEA.WI**

**Cache Address, Writeback and Invalidate**

**Description**

If the cache line containing the byte memory location specified by the addressing mode is present in the L1 data cache, write back any modified data and then invalidate the line in the L1 data cache.

If the cache line containing the byte memory location specified by the addressing mode is not present in the L1 data cache then no operation should be performed in the L1 data cache. Specifically a refill of the line containing the byte pointed to by the effective address should not be performed. Any address register updates associated with the addressing mode are always performed regardless of the cache operation. The effective address is a virtual address when operating in virtual mode.

**CACHEA.WI**

<table>
<thead>
<tr>
<th>A[b], off10 (BO)</th>
<th>(Base + Short Offset Addressing Mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 28 27</td>
<td>22 21 16 15 12 11 8 7 0</td>
</tr>
<tr>
<td>off10[9:6]</td>
<td>2Dh</td>
</tr>
<tr>
<td>off10[5:0]</td>
<td>b</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>EA = A[b] + sign_ext(off10); cache_address_wi(EA);</td>
<td></td>
</tr>
</tbody>
</table>

**CACHEA.WI**

<table>
<thead>
<tr>
<th>P[b] (BO)</th>
<th>(Bit-reverse Addressing Mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 28 27</td>
<td>22 21 16 15 12 11 8 7 0</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>index = zero_ext(A[b+1][15:0]); incr = zero_ext(A[b+1][31:16]); EA = A[b] + index; cache_address_wi(EA); new_index = reverse16(reverse16(index) + reverse16(increment)); A[b+1] = (incr[15:0], new_index[15:0]);</td>
<td></td>
</tr>
</tbody>
</table>

**CACHEA.WI**

<table>
<thead>
<tr>
<th>P[b], off10 (BO)</th>
<th>(Circular Addressing Mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 28 27</td>
<td>22 21 16 15 12 11 8 7 0</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>index = zero_ext(A[b+1][15:0]); length = zero_ext(A[b+1][31:16]);</td>
<td></td>
</tr>
</tbody>
</table>
EA = A[b] + index;
cache_address_wi(EA);
new_index = index + sign_ext(off10);
new_index = new_index < 0 ? new_index + length : new_index % length;
A[b+1] = {length[15:0], new_index[15:0]};

<table>
<thead>
<tr>
<th>CACHEA.WI</th>
<th>A[b], off10 (BO)</th>
<th>(Post-increment Addressing Mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31  28 27</td>
<td>22 21 16 15 12 11 8 7 0</td>
<td></td>
</tr>
<tr>
<td>off10[9:6]</td>
<td>0D</td>
<td>off10[5:0]</td>
</tr>
</tbody>
</table>

EA = A[b];
cache_address_wi(EA);
A[b] = EA + sign_ext(off10);

<table>
<thead>
<tr>
<th>CACHEA.WI</th>
<th>A[b], off10 (BO)</th>
<th>(Pre-increment Addressing Mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31  28 27</td>
<td>22 21 16 15 12 11 8 7 0</td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off10);
cache_address_wi(EA);
A[b] = EA;

Status Flags

C Not set by this instruction.
V Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples

cachea.wi [a3]4
cachea.wi [+a3]4
cachea.wi [a3+]4
cachea.wi [a4/a5+c]4
cachea.wi [a4/a5+r]
See Also

CACHEA.I, CACHEA.W
**CACHEI.W**  
Cache Index, Writeback

**Description**

If any modified cache line at the memory index/way specified by address register A[b] is present in the L1 data cache, writeback the modified data. The line will still be present within the L1 data cache but will be marked as unmodified.

The address specified by the address register A[b] undergoes standard protection checks. Address register updates associated with the addressing mode are performed regardless of the cache operation.

The location of way/index within A[b] is implementation dependent.

**CACHEI.W A[b], off10 (BO) (Base + Short Offset Addressing Mode)**

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>2827</th>
<th>2221</th>
<th>1615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>off10[9:6]</td>
<td>2B&lt;sub&gt;H&lt;/sub&gt;</td>
<td>off10[5:0]</td>
<td>b</td>
<td>-</td>
<td>89&lt;sub&gt;H&lt;/sub&gt;</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

index<sub>_way_</sub> = A[b] + sign<sub>_ext_(off10)_</sub>;

cache<sub>_index_wb_(index_way)_</sub>;

**CACHEI.W A[b], off10 (BO) (Post-increment Addressing Mode)**

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>2827</th>
<th>2221</th>
<th>1615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>off10[9:6]</td>
<td>0B&lt;sub&gt;H&lt;/sub&gt;</td>
<td>off10[5:0]</td>
<td>b</td>
<td>-</td>
<td>89&lt;sub&gt;H&lt;/sub&gt;</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

index<sub>_way_</sub> = A[b];

cache<sub>_index_wb_(index_way)_</sub>;

A[b] = index<sub>_way_</sub> + sign<sub>_ext_(off10)_</sub>;

**CACHEI.W A[b], off10 (BO) (Pre-increment Addressing Mode)**

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>2827</th>
<th>2221</th>
<th>1615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>off10[9:6]</td>
<td>1B&lt;sub&gt;H&lt;/sub&gt;</td>
<td>off10[5:0]</td>
<td>b</td>
<td>-</td>
<td>89&lt;sub&gt;H&lt;/sub&gt;</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

index<sub>_way_</sub> = A[b] + sign<sub>_ext_(off10)_</sub>;

cache<sub>_index_wb_(index_way)_</sub>;

A[b] = index<sub>_way_</sub>;

**Status Flags**

C Not set by this instruction.
### Instruction Set

<table>
<thead>
<tr>
<th></th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td></td>
</tr>
<tr>
<td>SV</td>
<td></td>
</tr>
<tr>
<td>AV</td>
<td></td>
</tr>
<tr>
<td>SAV</td>
<td></td>
</tr>
</tbody>
</table>

#### Examples

- `cachei.w [a3]4`
- `cachei.w [+a3]4`
- `cachei.w [a3+]4`

#### See Also

- `CACHEA.I`, `CACHEA.W`, `CACHEA.WI`, `CACHEI.I`, `CACHEI.WI`
**CACHEI.WI**

Cache Index, Writeback, Invalidate

**Description**

If the cache line at the memory index/way specified by the address register A[b] is present in the L1 data cache, write back the modified data and then invalidate the line in the L1 data cache.

The address specified by the address register A[b] undergoes standard protection checks. Address register updates associated with the addressing mode are performed regardless of the cache operation.

The location of way/index within A[b] is implementation dependent.

**CACHEI.WI**

A[b], off10 (BO)  (Base + Short Offset Addressing Mode)

<table>
<thead>
<tr>
<th></th>
<th>8</th>
<th>7</th>
<th>121</th>
<th>161</th>
<th>b</th>
<th>0</th>
</tr>
</thead>
</table>

index\_way = A[b] + sign\_ext(off10);

cache\_index\_wi(index\_way);

**CACHEI.WI**

A[b], off10 (BO)  (Post-increment Addressing Mode)

<table>
<thead>
<tr>
<th></th>
<th>8</th>
<th>7</th>
<th>121</th>
<th>161</th>
<th>b</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>off10[9:6]</td>
<td>0F</td>
<td>off10[5:0]</td>
<td>b</td>
<td>-</td>
<td>89H</td>
<td></td>
</tr>
</tbody>
</table>

index\_way = A[b];

cache\_index\_wi(index\_way);

A[b] = index\_way + sign\_ext(off10);

**CACHEI.WI**

A[b], off10 (BO)  (Pre-increment Addressing Mode)

<table>
<thead>
<tr>
<th></th>
<th>8</th>
<th>7</th>
<th>121</th>
<th>161</th>
<th>b</th>
<th>0</th>
</tr>
</thead>
</table>

index\_way = A[b] + sign\_ext(off10);

cache\_index\_wi(index\_way);

A[b] = index\_way;

**Status Flags**

C  Not set by this instruction.
V Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples

cachei.wi [a3]4
cachei.wi [+a3]4
cachei.wi [a3+]4

See Also
CACHEA.I, CACHEA.W, CACHEA.WI, CACHEI.I
CADD
Conditional Add

Description
If the contents of data register $D[d]$ are non-zero, then add the contents of data register $D[a]$ and either register $D[b]$ (instruction format $RRR$) or $const9$ (instruction format $RCR$) and put the result in data register $D[c]$; otherwise put contents of $D[a]$ in $D[c]$. The $const9$ value is sign-extended.

If the contents of data register $D[15]$ are non-zero, then add contents of data register $D[a]$ and the contents of $const4$ and put the result in data register $D[a]$; otherwise the contents of $D[a]$ is unchanged. The $const4$ value is sign-extended.

CADD $D[c]$, $D[d]$, $D[a]$, $const9$ ($RCR$)

$$
\begin{array}{cccccc}
31 & 28 & 27 & 24 & 23 & 21 & 20 & 12 & 11 & 8 & 7 & 0 \\
c & d & 00_H & const9 & a & AB_H \\
\end{array}
$$

condition = $D[d] \neq 0$;
result = ((condition) ? $D[a] + \text{sign\_ext(const9)} : D[a]$);
$D[c] = \text{result}[31:0]$;

CADD $D[c]$, $D[d]$, $D[a]$, $D[b]$ ($RRR$)

$$
\begin{array}{cccccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
c & d & 00_H & - & - & b & a & 2B_H \\
\end{array}
$$

condition = ($D[d] \neq 0$);
result = ((condition) ? $D[a] + D[b] : D[a]$);
$D[c] = \text{result}[31:0]$;


$$
\begin{array}{cccccc}
15 & 12 & 11 & 8 & 7 & 0 \\
const4 & a & 8A_H \\
\end{array}
$$

condition = ($D[15] \neq 0$);
result = ((condition) ? $D[a] + \text{sign\_ext(const4)} : D[a]$);
$D[a] = \text{result}[31:0]$;

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
</table>
| V  | `overflow = (result > 7FFFFFFFH) OR (result < -80000000H);`  
   if (condition) then PSW.V = overflow  
   else PSW.V = PSW.V; |
| SV | `if (condition AND overflow) then PSW.SV = 1`  
   else PSW.SV = PSW.SV; |
| AV | `advanced_overflow = result[31] ^ result[30];`  
   if (condition) then PSW.AV = advanced_overflow  
   else PSW.AV = PSW.AV; |
| SAV| `if (condition AND advanced_overflow) then PSW.SAV = 1`  
   else PSW.SAV = PSW.SAV; |

Examples

```
cadd   d3, d4, d1, d2
```
```
cadd   d3, d4, d1, #126
```
```
cadd   d1, d15, 6
```

See Also

CADDN, CMOV (16-bit), CMOVN (16-bit), CSUB, CSUBN, SEL, SELN
CADDN Conditional Add-Not

Description
If the contents of data register D[d] are zero, then add the contents of data register D[a] and the contents of either register D[b] (instruction format RRR) or const9 (instruction format RCR) and put the result in data register D[c]; otherwise put the contents of D[a] in D[c]. The const9 value is sign-extended.

If the contents of data register D[15] are zero, then add the contents of data register D[a] and the contents of const4 and put the result in data register D[a]; otherwise the contents of D[a] is unchanged. The const4 value is sign-extended.

CADDN D[c], D[d], D[a], const9 (RCR)
condition = (D[d] == 0);
result = ((condition) ? D[a] + sign_ext(const9) : D[a]);
D[c] = result[31:0];

CADDN D[c], D[d], D[a], D[b] (RRR)
condition = (D[d] == 0);
result = ((condition) ? D[a] + D[b] : D[a]);
D[c] = result[31:0];

CADDN D[a], D[15], const4 (SRC)
condition = (D[15] == 0);
result = ((condition) ? D[a] + sign_ext(const4) : D[a]);
D[a] = result[31:0];
Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>overflow = (result &gt; 7FFFFFFFFH) OR (result &lt; -80000000H); if (condition) then PSW.V = overflow else PSW.V = PSW.V;</td>
</tr>
<tr>
<td>SV</td>
<td>if (condition AND overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;</td>
</tr>
<tr>
<td>AV</td>
<td>advanced_overflow = result[31] ^ result[30]; if (condition) then PSW.AV = advanced_overflow else PSW.AV = PSW.AV;</td>
</tr>
<tr>
<td>SAV</td>
<td>if (condition AND advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;</td>
</tr>
</tbody>
</table>

Examples

caddn d3, d4, d1, d2

caddn d3, d4, d1, #126

caddn d1, d15, #6

See Also

CADD, CMOV (16-bit), CMOVN (16-bit), CSUB, CSUBN, SEL, SELN
CALL

Call Description

Add the value specified by disp24, multiplied by two and sign-extended, to the address of the CALL instruction and jump to the resulting address. The target address range is ±16 MBytes relative to the current PC. In parallel with the jump, save the caller’s Upper Context to an available Context Save Area (CSA). Set register A[11] (return address) to the address of the next instruction beyond the call.


Note: When the PSW is saved, the CDE bit is forced to ‘1’.

Add the value specified by disp8, multiplied by two and sign-extended, to the address of the CALL instruction, and jump to the resulting address. The target address range is ±256 bytes relative to the current PC.

In parallel with the jump, save the caller’s Upper Context to an available Context Save Area (CSA). Set register A[11] (return address) to the address of the next instruction beyond the call.


Note: When the PSW is saved, the CDE bit is forced to ‘1’.

CALL disp24 (B)

```
if (FCX == 0) trap(FCU);
if (PSW.CDE) then if (cdc_increment()) then trap(CDO);
PSW.CDE = 1;
ret_addr = PC + 4;
tmp_FCX = FCX;
EA = {FCX.FCXS, 6'b0, FCX.FCXO, 6'b0};
new_FCX = M(EA, word);
PCXI.PCPN = ICR.CCPN;
PCXI.PIE = ICR.IE;
PCXI.UL = 1;
```
TriCore® 1 (V1.3 & V1.3.1)  
32-bit Unified Processor Core  

Instruction Set

PCXI[19:0] = FCX[19:0];
FCX[19:0] = new_FCX[19:0];
PC = PC + sign_ext(2 * disp24);
if (tmp_FCX == LCX) trap(FCD);

CALL disp8 (SB)

<table>
<thead>
<tr>
<th>disp8</th>
<th>5CH</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>8</td>
</tr>
<tr>
<td>7</td>
<td>0</td>
</tr>
</tbody>
</table>

if (FCX == 0) trap(FCU);
if (PSW.CDE) then if(cdc_increment()) then trap(CDO);
PSW.CDE = 1;
ret_addr = PC + 2;
tmp_FCX = FCX;
EA = {FCX.FCXS, 6'b0, FCX.FCXO, 6'b0};
new_FCX = M(EA, word);
PCXI.PCPN = ICR.CCPN;
PCXI.PIE = ICR.IE;
PCXI.UL = 1;
PCXI[19:0] = FCX[19:0];
FCX[19:0] = new_FCX[19:0];
PC = PC + sign_ext(2 * disp8);
if (tmp_FCX == LCX) trap(FCD);

Status Flags

C Not changed by this instruction but read by the instruction.
V Not changed by this instruction but read by the instruction.
SV Not changed by this instruction but read by the instruction.
AV Not changed by this instruction but read by the instruction.
SAV Not changed by this instruction but read by the instruction.

Examples

call foobar

call foobar
See Also
CALLA, CALLI, RET
CALLA
Call Absolute

Description
Jump to the address specified by disp24. In parallel with the jump, save the caller's
address) to the address of the next instruction beyond the call.


Note: When the PSW is saved, the CDE bit is forced to '1'.

CALLA disp24 (B)

\[
\begin{array}{c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\text{disp24[15:0]} & \text{disp24[23:16]} & \text{8} & \text{7} & \text{0} & \\
\hline
\end{array}
\]

\[
\begin{array}{l}
\text{if (FCX == 0) trap(FCU);}
\text{if (PSW.CDE) then if (cdc_increment()) then trap(CDO);}
\text{PSW.CDE = 1;}
\text{ret_addr = PC + 4;}
\text{tmp_FCX = FCX;}
\text{EA = \{FCX.FCXS, 6'b0, FCX.FCXO, 6'b0\};}
\text{new_FCX = M(EA, word);}
\text{PCXI.PCPN = ICR.CCPN;}
\text{PCXI.PIE = ICR.IE;}
\text{PCXI.UL = 1;}
\text{PCXI[19:0] = FCX[19:0];}
\text{FCX[19:0] = new_FCX[19:0];}
\text{PC = \{disp24[23:20], 7'b0, disp24[19:0], 1'b0\};}
\text{if (tmp_FCX == LCX) trap(FCD);}
\end{array}
\]

Status Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not changed by this instruction but read by the instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not changed by this instruction but read by the instruction.</td>
</tr>
</tbody>
</table>
SV | Not changed by this instruction but read by the instruction.
AV | Not changed by this instruction but read by the instruction.
SAV | Not changed by this instruction but read by the instruction.

Examples
{calla, foobar}

See Also
CALL, CALLI, JL, JLA, RET
CALLI
Call Indirect

Description
Jump to the address specified by the content of address register A[a]. In parallel with the jump save the caller’s Upper Context to an available Context Save Area (CSA). Set register A[11] (return address) to the address of the next instruction beyond the call.


Note: When the PSW is saved, the CDE bit is forced to ‘1’.

CALLI A[a] (RR)
if (FCX == 0) trap(FCU);
if (PSW.CDE) then if(cdc_increment()) then trap(CDO);
PSW.CDE = 1;
ret_addr = PC + 4;
tmp_FCX = FCX;
EA = {FCX.FCXS, 6'b0, FCX.FCXO, 6'b0};
new_FCX = M(EA, word);
PCXI.PCPN = ICR.CCPN;
PCXI.PIE = ICR.IE;
PCXI.UL = 1;
FCX[19:0] = new_FCX[19:0];
PC = {A[a][31:1], 1'b0};
if (tmp_FCX == LCX) trap(FCD);

Status Flags
C  Not changed by this instruction but read by the instruction.
V  Not changed by this instruction but read by the instruction.


**Examples**

```plaintext
calli a2
```

**See Also**

CALL, CALLA, RET
CLO
Count Leading Ones

Description
Count the number of consecutive ones in D[a], starting with bit 31, and put the result in D[c].

\[
\text{CLO} \quad \text{D}[c], \text{D}[a] (RR)
\]

\[
\begin{array}{cccccccc}
31 & 28 & 27 & 20 & 19 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
c & \text{H}1 & - & - & - & a & 0 & \\
\end{array}
\]

result = leading_ones(D[a]);
D[c] = zero_ext(result);

Status Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

\text{clo} \quad \text{d3}, \text{d1}

See Also

\text{CLS, CLZ, CLO.H, CLS.H, CLZ.H}
CLO.H
Count Leading Ones in Packed Half-words

Description
Count the number of consecutive ones in each half-word of D[a], starting with the most significant bit, and put each result in the corresponding half-word of D[c].

CLO.H D[c], D[a] (RR)

<table>
<thead>
<tr>
<th>31 28 27</th>
<th>20 19 18 17 16 15</th>
<th>12 11</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>7D_H</td>
<td>a</td>
<td>0F_H</td>
<td></td>
</tr>
</tbody>
</table>

result_halfword1 = zero_ext(leading_ones(D[a][31:16]));
result_halfword0 = zero_ext(leading_ones(D[a][15:0]));
D[c] = {result_halfword1[15:0], result_halfword0[15:0]};

Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

clo.h   d3, d1

See Also
CLO, CLS, CLS.H, CLZ, CLZ.H
CLS
Count Leading Signs

Description
Count the number of consecutive bits which have the same value as bit 31 in D[a],
starting with bit 30, and put the result in D[c]. The result is the number of leading sign bits
minus one, giving the number of redundant sign bits in D[a].

CLS          D[c], D[a] (RR)
31  28 27  20 19 18 17 16 15  12 11  8  7  0
   c   1Dh       -    -    -    a    0fh

result = leading_signs(D[a]) - 1;
D[c] = zero_ext(result);

Status Flags
C  Not set by this instruction.
V  Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples
cls   d3, d1

See Also
CLO, CLO.H, CLZ, CLZ.H, CLS.H
CLS.H
Count Leading Signs in Packed Half-words

Description
Count the number of consecutive bits in each half-word in data register D[a] which have
the same value as the most-significant bit in that half-word, starting with the next bit right
of the most-significant bit. Put each result in the corresponding half-word of D[c].
The results are the number of leading sign bits minus one in each half-word, giving the
number of redundant sign bits in the half-words of D[a].

CLS.H D[c], D[a] (RR)

result_halfword1 = zero_ext(leading_signs(D[a][31:16]) - 1);
result_halfword0 = zero_ext(leading_signs(D[a][15:0]) - 1);
D[c] = {result_halfword1[15:0], result_halfword0[15:0]};

Status Flags

C   Not set by this instruction.
V   Not set by this instruction.
SV  Not set by this instruction.
AV  Not set by this instruction.
SAV Not set by this instruction.

Examples
cls.h   d3, d1

See Also
CLO, CLO.H, CLS, CLZ, CLZ.H
CLZ
Count Leading Zeros

Description
Count the number of consecutive zeros in D[a] starting with bit 31, and put result in D[c].

```
<table>
<thead>
<tr>
<th>D[c], D[a] (RR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 28 27 20 19 18 17 16 15 12 11 8 7 0</td>
</tr>
<tr>
<td>c 1B - - - a 0F</td>
</tr>
</tbody>
</table>
```

result = leading_zeros(D[a]);
D[c] = zero_ext(result);

Status Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

```
clz d3, d1
```

See Also

CLO, CLO.H,CLS,CLS.H,CLZ.H
CLZ.H
Count Leading Zeros in Packed Half-words

Description
Count the number of consecutive zeros in each half-word of D[a], starting with the most
significant bit of each half-word, and put each result in the corresponding half-word of
D[c].

CLZ.H  D[c], D[a] (RR)

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>7Ch</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>a</td>
<td>0Fh</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

result_halfword1 = zero_ext(leading_zeros(D[a][31:16]));
result_halfword0 = zero_ext(leading_zeros(D[a][15:0]));
D[c] = {result_halfword1[15:0], result_halfword0[15:0]};

Status Flags
<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples
clz.h  d3, d1

See Also
CLO, CLO.H, CLS, CLS.H, CLZ
CMOV (16-bit)
Conditional Move (16-bit)

Description
If the contents of data register D[15] are not zero, copy the contents of either data register D[b] (instruction format SRR) or const4 (instruction format SRC) to data register D[a]; otherwise the contents of D[a] is unchanged. The const4 value is sign-extended.

```
D[a] = ((D[15] != 0) ? sign_ext(const4) : D[a]);
```

```
```

Status Flags
C Not set by this instruction.
V Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples
```
cmov   d1, d15, d2
cmov   d1, d15, #6
```

See Also
CADD, CADDN, CMOVN (16-bit), CSUB, CSUBN, SEL, SELN
**CMOVN (16-bit)**  
Conditional Move-Not (16-bit)

**Description**

If the contents of data register D[15] are zero, copy the contents of either data register D[b] (instruction format SRR) or const4 (instruction format SRC) to data register D[a]; otherwise the contents of D[a] is unchanged. The const4 value is sign-extended to 32-bits.

**CMOVN**  
D[a], D[15], const4 (SRC)

<table>
<thead>
<tr>
<th>15</th>
<th>1211</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>const4</td>
<td>a</td>
<td></td>
<td>EA_H</td>
</tr>
</tbody>
</table>

D[a] = ((D[15] == 0) ? sign_ext(const4) : D[a]);

**CMOVN**  
D[a], D[15], D[b] (SRR)

<table>
<thead>
<tr>
<th>15</th>
<th>1211</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
<td>a</td>
<td></td>
<td>6AH</td>
</tr>
</tbody>
</table>


**Status Flags**

- **C** Not set by this instruction.
- **V** Not set by this instruction.
- **SV** Not set by this instruction.
- **AV** Not set by this instruction.
- **SAV** Not set by this instruction.

**Examples**

```c
CMOVN d1, d15, d2
CMOVN d1, d15, #6
```

**See Also**

CADD, CADDN, CMOV (16-bit), CSUB, CSUBN, SEL, SELN
CSUB
Conditional Subtract

Description
If the contents of data register D[d] are not zero, subtract the contents of data register D[b] from the contents of data register D[a] and put the result in data register D[c]; otherwise put the contents of D[a] in D[c].

CSUB D[c], D[d], D[a], D[b] (RRR)
condition = (D[d] != 0);
result = ((condition) ? D[a] - D[b] : D[a]);
D[c] = result[31:0];

Status Flags

| C | Not set by this instruction. |
| V | overflow = (result > 7FFFFFFFH) OR (result < -80000000H); if(condition) then PSW.V = overflow else PSW.V = PSW.V; |
| SV | if (condition AND overflow) then PSW.SV = 1 else PSW.SV = PSW.SV; |
| AV | advanced_overflow = result[31] ^ result[30]; if (condition) then PSW.AV = advanced_overflow else PSW.AV = PSW.AV; |
| SAV | if (condition AND advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV; |

Examples
csub d3, d4, d1, d2

See Also
CADD, CADDN, CMOV (16-bit), CMOVN (16-bit), CSUBN, SEL, SELN
CSUBN
Conditional Subtract-Not

Description
If the contents of data register D[d] are zero, subtract the contents of data register D[b]
from the contents of data register D[a] and put the result in data register D[c]; otherwise
put the contents of D[a] in D[c].

CSUBN D[c], D[d], D[a], D[b] (RRR)

```
condition = (D[d] == 0);
result = ((condition) ? D[a] - D[b] : D[a]);
D[c] = result[31:0];
```

Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>overlap = (result &gt; 7FFFFFFF_H) OR (result &lt; -80000000_H); if (condition) then PSW.V = overlap else PSW.V = PSW.V;</td>
</tr>
<tr>
<td>SV</td>
<td>if (condition AND overlap) then PSW.SV = 1 else PSW.SV = PSW.SV;</td>
</tr>
<tr>
<td>AV</td>
<td>advanced_overlap = result[31] ^ result[30]; if (condition) then PSW.AV = advanced_overlap else PSW.AV = PSW.AV;</td>
</tr>
<tr>
<td>SAV</td>
<td>if (condition AND advanced_overlap) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;</td>
</tr>
</tbody>
</table>

Examples
csubn d3, d4, d1, d2

See Also
CADD, CADDN, CMOV (16-bit), CMOVN (16-bit), CSUB, SEL, SELN
DEBUG

Description

If the Debug mode is enabled (DBGSR.DE == 1), cause a Debug Event; otherwise execute a NOP.

If the Debug mode is enabled (DBGSR.DE == 1), cause a Debug event; otherwise execute a NOP.

### DEBUG (SR)

<p>| | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>1211</td>
<td>8</td>
<td>7</td>
<td>0</td>
</tr>
<tr>
<td>0AH</td>
<td>-</td>
<td>0H</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### DEBUG (SYS)

<p>| | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1211</td>
<td>8</td>
<td>7</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>0H</td>
<td>-</td>
<td>0DH</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>V</th>
<th>SV</th>
<th>AV</th>
<th>SAV</th>
</tr>
</thead>
<tbody>
<tr>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

#### Examples

ddebug

ddebug

#### See Also

RFM
DEXTR
Extract from Double Register

Description
Extract 32-bits from registers (D[a], D[b]), where D[a] contains the most-significant 32-bits of the value, starting at the bit number specified by either 32 - D[d][4:0] (instruction format RRRR) or 32 - pos (instruction format RRPW). Put the result in D[c].

Note: D[a] and D[b] can be any two data registers or the same register. For this instruction they are treated as a 64-bit entity where D[a] contributes the high order bits and D[b] the low order bits.

**DEXTR**

<table>
<thead>
<tr>
<th>D[c], D[a], D[b], pos (RRPW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
</tr>
<tr>
<td>c</td>
</tr>
</tbody>
</table>

D[c] = ((D[a], D[b]) << pos)[63:32];

**DEXTR**

<table>
<thead>
<tr>
<th>D[c], D[a], D[b], D[d] (RRRR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
</tr>
<tr>
<td>c</td>
</tr>
</tbody>
</table>

D[c] = ((D[a], D[b]) << D[d][4:0])[63:32];
If D[d] > 31 the result is undefined.

**Status Flags**

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

**Examples**

dextr   d1, d3, d5, d7

dextr   d1, d3, d5, #11

**See Also**

EXTR, EXTR.U, INSERT, INS.T, INSN.T
DISABLE
Disable Interrupts

Description

Note: DISABLE can only be executed in User-1 mode or Supervisor mode.

Disable interrupts by clearing Interrupt Enable bit (ICR.IE) in the Interrupt Control Register.

DISABLE (SYS)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>0D</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0D</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

ICR.IE = 0; // disables all interrupts

Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>V</th>
<th>SV</th>
<th>AV</th>
<th>SAV</th>
</tr>
</thead>
<tbody>
<tr>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

disable

See Also

ENABLE, BISR, RSTV

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
DSYNC
Synchronize Data

Description
Forces all data accesses to complete before any data accesses associated with an instruction, semantically after the DSYNC is initiated.

Note: The Data Cache (DCACHE) is not invalidated by DSYNC.

Note: To ensure memory coherency, a DSYNC instruction must be executed prior to any access to an active CSA memory location.

DSYNC
(SYS)

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>28 27</th>
<th>22 21</th>
<th>12 11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>-</td>
<td></td>
<td>12\text{H}</td>
<td>-</td>
<td>-</td>
<td>0\text{D}</td>
</tr>
</tbody>
</table>

Status Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

dsync

See Also
ISYNC

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
**DVADJ**

**Divide-Adjust**

**Description**

Divide-adjust the contents of the formatted data register E\[d\] using the divisor in D\[b\] and store the result in E\[c\]. E\[d\][63:32] contains the sign-extended final remainder from a previous DVSTEP instruction and E\[d\][31:0] contains the sign-extended final quotient in ones complement format. The DVADJ instruction converts the final quotient to twos complement format by adding one if the final quotient is negative, and corrects for a corner case that occurs when dividing a negative dividend that is an integer multiple of the divisor. The corner case is resolved by setting the remainder E\[d\][63:32] to zero and increasing the magnitude of the quotient E\[d\][31:0] by one. Note that the increment for converting a negative ones complement quotient to twos complement, and the decrement of a negative quotient in the corner case (described above), cancel out.

*Note: This operation must not be performed at the end of an unsigned divide sequence.*

**DVADJ**

<table>
<thead>
<tr>
<th>E[c], E[d], D[b] (RRR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 28 27 24 23 20 19 18 17 16 15 12 11 8 7 6 0</td>
</tr>
<tr>
<td>c</td>
</tr>
</tbody>
</table>

if ((abs(E[d][63:32]) == abs(D[b])) AND E[d][63]) then {
result = E[d][31] \ ? \{32'b0, E[d][31:0] : (32'b0, E[d][31:0]+1);}
} else {
result = E[d][31] \ ? \{E[d][63:32], E[d][31:0] + 1 \ : \ E[d];
}
E[c] = result[63:0];

**Status Flags**

| C | Not set by this instruction. |
| V | Not set by this instruction. |
| SV | Not set by this instruction. |
| AV | Not set by this instruction. |
| SAV | Not set by this instruction. |

**Examples**

---

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
The DVINIT group of instructions prepare the operands for a subsequent DVSTEP instruction (see DVSTEP) from the dividend D[a] and divisor D[b], and also check for conditions that will cause overflow of the final quotient result. After a DVINIT instruction E[c] contains the partially calculated remainder (equal to the sign-extended dividend) and partially calculated quotient (equal to ±0 in ones complement format, depending on the signs of the dividend and divisor).

For signed operands DVINIT, DVINIT.H or DVINIT.B must be used. For unsigned operands DVINIT.U, DVINIT.HU and DVINIT.BU are used.

The size of the remainder and quotient bit fields in E[c] depend upon the variant of DVINIT used, which in turn depends upon the number of subsequent DVSTEP instructions required to calculate the final remainder and quotient results.

If the final quotient result is guaranteed to fit into 8 bits then a DVINIT.B(U) can be used, but must be followed by only one DVSTEP instruction.

If the quotient result is guaranteed to fit into 16 bits then a DVINIT.H(U) can be used but must be followed by two DVSTEP instructions.

For a quotient result of 32 bits a DVINIT(.U) must be used, followed by four DVSTEP instructions.

The resultant bit fields in E[c] are as follows:

- DVINIT(.U) E[c][63:0] = partially calculated remainder.

The .B(U) and .H(U) suffixes of the DVINIT group of instructions indicate an 8-bit and 16-bit quotient result, not 8-bit and 16-bit operands as in other instructions. The operands
supplied to a DVINIT, DVINIT.H or DVINIT.B instruction are required to be 32-bit sign-
extended values. The operands supplied to the DVINIT.U, DVINIT.HU and DVINIT.BU
instructions are 32-bit zero-extended values.

Overflow occurs if the expected quotient can not be represented in 32, 16 or 8-bits,
depending on the DVINIT variant used. The magnitude of the remainder is not
considered in the overflow calculation.

Overflow occurs if the divisor is zero, or if the dividend is the maximum negative value
for the instruction variant and the divisor is minus one. No check is performed to ensure
that the expected quotient can be represented in 32, 16, 8 bits, depending on the DVINIT
variant used.

DVINIT.B

\[
E[c], \text{D}[a], \text{D}[b] (\text{RR})
\]

\[
\begin{array}{cccccccc}
31 & 28 & \text{2019} & \text{1716} & \text{15} & \text{12} & \text{11} & \text{8} & \text{7} & \text{0} \\
\end{array}
\]

\[
\begin{array}{cccccccc}
c & \text{5A}_H & - & \text{0}_H & b & a & \text{4B}_H \\
\end{array}
\]

\[
\text{quotient}\_\text{sign} = !((D[a]\ll 31) == D[b]\ll 31));
\]

\[
\text{abs}\_\text{sig}\_\text{dividend} = \text{abs}(D[a]) \gg 7;
\]

\[
\text{abs}\_\text{base}\_\text{dividend} = \text{abs}(D[a]) & \& 32'h7F;
\]

\[
\text{abs}\_\text{divisor} = \text{abs}(D[b]);
\]

\[
E[c]\ll 63:24 = \text{sign}\_\text{ext}(D[a]);
\]

\[
E[c]\ll 23:0 = \text{quotient}\_\text{sign} ? 24'b11111111111111111111111111111111 : 24'b0;
\]

DVINIT.BU

\[
E[c], \text{D}[a], \text{D}[b] (\text{RR})
\]

\[
\begin{array}{cccccccc}
31 & 28 & \text{2019} & \text{1716} & \text{15} & \text{12} & \text{11} & \text{8} & \text{7} & \text{0} \\
\end{array}
\]

\[
\begin{array}{cccccccc}
c & \text{4A}_H & - & \text{0}_H & b & a & \text{4B}_H \\
\end{array}
\]

\[
E[c]\ll 63:24 = \text{zero}\_\text{ext}(D[a]);
\]

\[
E[c]\ll 23:0 = 0;
\]

DVINIT.H

\[
E[c], \text{D}[a], \text{D}[b] (\text{RR})
\]

\[
\begin{array}{cccccccc}
31 & 28 & \text{2019} & \text{1716} & \text{15} & \text{12} & \text{11} & \text{8} & \text{7} & \text{0} \\
\end{array}
\]

\[
\begin{array}{cccccccc}
c & \text{3A}_H & - & \text{0}_H & b & a & \text{4B}_H \\
\end{array}
\]

\[
\text{quotient}\_\text{sign} = !((D[a]\ll 31) == D[b]\ll 31));
\]

\[
\text{abs}\_\text{sig}\_\text{dividend} = \text{abs}(D[a]) \gg 15;
\]

\[
\text{abs}\_\text{base}\_\text{dividend} = \text{abs}(D[a]) & \& 32'h7FFF;
\]

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
abs_divisor = abs(D[b]);
E[c][63:16] = sign_ext(D[a]);
E[c][15:0] = quotient_sign ? 16'b1111111111111111 : 16'b0;

**DVINIT.HU**  \( E[c], D[a], D[b] \) (RR)

<table>
<thead>
<tr>
<th>c</th>
<th>2A_H</th>
<th>201918171615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
</table>

\( E[c][63:16] = \text{zero} \text{\_ext}(D[a]); \)
\( E[c][15:0] = 0; \)

**DVINIT**  \( E[c], D[a], D[b] \) (RR)

<table>
<thead>
<tr>
<th>c</th>
<th>1A_H</th>
<th>201918171615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
</table>

\( E[c] = \text{sign} \text{\_ext}(D[a]); \)

**DVINIT.U**  \( E[c], D[a], D[b] \) (RR)

<table>
<thead>
<tr>
<th>c</th>
<th>0A_H</th>
<th>201918171615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
</table>

\( E[c] = \{00000000_H, D[a]\}; \)

**Status Flags**

| C  | Not set by these instructions. |
# TriCore® 1 (V1.3 & V1.3.1)
32-bit Unified Processor Core

## Instruction Set

### Examples

- **VDVINIT**
  
  ```
  if ((D[b] == 0) OR ((D[b] == 32'hFFFFFFFF AND (D[a] == 32'h80000000)))
  then overflow = 1 else overflow = 0;
  DVINIT.U
  if (D[b] == 0) then overflow = 1 else overflow = 0;
  DVINIT.B
  overflow = 0;
  if ((quotient_sign) AND (abs_divisor)) then {
    if (abs_dividend >= abs_divisor)
    overflow = ((abs_sig_dividend == abs_divisor) AND (abs_base_dividend
    >= abs_divisor)) OR (abs_sig_dividend > abs_divisor);
  } else {
    overflow = (abs_sig_dividend >= abs_divisor);
  }
  if ((D[b] == 0) OR ((D[b] == 32'hFFFFFFFF AND (D[a] == 32'hFFFF8000)))
  then overflow = 1 else overflow = 0;
  DVINIT.HU
  if (abs(E[c][63:32]) >= abs(D[b])) then overflow = 1 else overflow = 0;
  if (D[b]==0) then overflow = 1 else overflow = 0;
  DVINIT.H
  overflow = 0;
  if ((quotient_sign) AND (abs_divisor)) then {
    if (abs_dividend >= abs_divisor)
    overflow = ((abs_sig_dividend == abs_divisor) AND (abs_base_dividend
    >= abs_divisor)) OR (abs_sig_dividend > abs_divisor);
  } else {
    overflow = (abs_sig_dividend >= abs_divisor);
  }
  if ((D[b] == 0) OR ((D[b] == 32'hFFFFFFFF AND (D[a] == 32'hFFFF8000)))
  then overflow = 1 else overflow = 0;
  DVINIT.HU
  if (abs(E[c][63:32]) >= abs(D[b])) then overflow = 1 else overflow = 0;
  if (D[b] == 0) then overflow = 1 else overflow = 0;
  
  For all the DVINIT variations:
  if (overflow) then PSW.V = 1 else PSW.V = 0;
  
  if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;
  
  PSW.AV = 0;
  
  Not set by these instructions.
  ```

- **SV**
  
  ```
  if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;
  ```

- **AV**
  
  ```
  PSW.AV = 0;
  ```

- **SAV**
  
  Not set by these instructions.

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
See Also
DVADJ, DVSTEP, DVSTEP.U
**DVSTEP**

**Divide-Step**

**DVSTEP.U**

**Divide-Step Unsigned**

**Description**

The DVSTEP(U) instruction divides the contents of the formatted data register E[d] by the divisor in D[b], producing 8-bits of quotient at a time. E[d] contains a partially calculated remainder and partially calculated quotient (in ones complement format) in bit fields that depend on the number of DVSTEP instructions required to produce a final result (see DVSTEP).

DVSTEP uses a modified restoring division algorithm to calculate 8-bits of the final remainder and quotient results. The size of the bit fields of the output register E[c] depend on the size of the bit fields in the input register E[d].

Resultant bit field sizes of E[c]:

- If E[d][63:0] = partially calculated remainder then E[c][63:8] = partially calculated remainder and E[c][7:0] = partially calculated quotient.
- If E[d][63:8] = partially calculated remainder then E[c][63:16] = partially calculated remainder and E[c][15:0] = partially calculated quotient.

The DVSTEP and DVSTEP.U operate on signed and unsigned operands respectively. A DVSTEP instruction that yields the final remainder and final quotient should be followed by a DVADJ instruction (see DVADJ).

**DVSTEP**

E[c], E[d], D[b] (RRR)

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>0FH</th>
<th>0H</th>
<th>b</th>
<th>-</th>
<th>6BH</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>201918171615</td>
<td>1211</td>
<td>8</td>
<td>7</td>
</tr>
</tbody>
</table>

dividend_sign = E[d][63];
divisor_sign = D[b][31];
quotient_sign = dividend_sign != divisor_sign;
addend = quotient_sign ? D[b] : 0 - D[b];
dividend_quotient = E[d][31:0];
remainder = E[d][63:32];
for i = 0 to 7 {
remainder = (remainder << 1) | dividend_quotient[31];
dividend_quotient <<= 1;
remainder = divisor - dividend_quotient;
remainder = ((remainder < 0) == dividend_sign) ? remainder : temp;

E[c] = {remainder[31:0], dividend_quotient[31:0]};

Status Flags

- C: Not set by these instructions.
- V: Not set by these instructions.
- SV: Not set by these instructions.
- AV: Not set by these instructions.
- SAV: Not set by these instructions.

Examples


See Also

DVADJ, DVINIT, DVINIT.B, DVINIT.BU, DVINIT.H, DVINIT.HU, DVINIT.U

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
ENABLE
Enable Interrupts

Description
Note: ENABLE can only be executed in User-1 or Supervisor mode.
Enable interrupts by setting the Interrupt Enable bit (ICR.IE) in the Interrupt Control Register (ICR) to one.

**ENABLE** (SYS)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0DH</td>
</tr>
</tbody>
</table>

ICR.IE = 1;

**Status Flags**

<table>
<thead>
<tr>
<th>C</th>
<th>V</th>
<th>SV</th>
<th>AV</th>
<th>SAV</th>
</tr>
</thead>
<tbody>
<tr>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

**Examples**

`enable`

**See Also**

BISR, DISABLE, RSTV


EQ

Equal

Description

If the contents of data register D[a] are equal to the contents of either data register D[b] (instruction format RR) or const9 (instruction format RC), set the least-significant bit of D[c] to one and clear the remaining bits to zero; otherwise clear all bits in D[c]. The const9 value is sign-extended.

If the contents of data register D[a] are equal to the contents of either data register D[b] (instruction format SRR) or const4 (instruction format SRC), set the least-significant bit of D[15] to 1 and clear the remaining bits to zero; otherwise clear all bits in D[15]. The const4 value is sign-extended.

EQ D[c], D[a], const9 (RC)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>21</th>
<th>20</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>10H</td>
<td>const9</td>
<td>a</td>
<td>8H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

result = (D[a] == sign_ext(const9));

D[c] = zero_ext(result);

EQ D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>10H</td>
<td>-</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>0H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

result = (D[a] == D[b]);

D[c] = zero_ext(result);

EQ D[15], D[a], const4 (SRC)

<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>const4</td>
<td>a</td>
<td>BH</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

result = (D[a] == sign_ext(const4));

D[15] = zero_ext(result);

EQ D[15], D[a], D[b] (SRR)

<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
<td>a</td>
<td>3AH</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
result = (D[a] == D[b]);
D[15] = zero_ext(result);

<table>
<thead>
<tr>
<th>Status Flags</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

```plaintext
eq   d3, d1, d2
eq   d3, d1, #126
```

```
eq   d15, d1, d2
eq   d15, d1, #6
```

See Also

GE, GE.U, LT, LT.U, NE, EQANY.B, EQANY.H
EQ.A
Equal to Address

Description
If the contents of address registers A[a] and A[b] are equal, set the least-significant bit of D[c] to one and clear the remaining bits to zero; otherwise clear all bits in D[c].

EQ.A
D[c], A[a], A[b] (RR)

<table>
<thead>
<tr>
<th>c</th>
<th>40H</th>
<th>-</th>
<th>b</th>
<th>a</th>
<th>01H</th>
</tr>
</thead>
</table>


Status Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples
eq.a   d3, a4, a2

See Also
EQZ.A, GE.A, LT.A, NE, NEZ.A
**TriCore® 1 (V1.3 & V1.3.1)**
32-bit Unified Processor Core

**Instruction Set**

**EQ.B**
Equal Packed Byte

**EQ.H**
Equal Packed Half-word

**EQ.W**
Equal Packed Word

**Description**
Compare each byte (EQ.B), half-word (EQ.H) or word (EQ.W) of D[a] with the corresponding byte, half-word or word of D[b].
In each case, if the two are equal, set the corresponding byte, half-word or word of D[c] to all ones; otherwise set the corresponding byte, half-word or word of D[c] to all zeros.

**EQ.B**
D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>50H</td>
<td>-</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>0B</td>
<td>H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

D[c][31:24] = (D[a][31:24] == D[b][31:24]) ? 8'hFF : 8'h00;
D[c][23:16] = (D[a][23:16] == D[b][23:16]) ? 8'hFF : 8'h00;
D[c][15:8] = (D[a][15:8] == D[b][15:8]) ? 8'hFF : 8'h00;
D[c][7:0] = (D[a][7:0] == D[b][7:0]) ? 8'hFF : 8'h00;

**EQ.H**
D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>70H</td>
<td>-</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>0B</td>
<td>H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

D[c][31:16] = (D[a][31:16] == D[b][31:16]) ? 16'hFFFF : 16'h0000;
D[c][15:0] = (D[a][15:0] == D[b][15:0]) ? 16'hFFFF : 16'h0000;

**EQ.W**
D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>90H</td>
<td>-</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>0B</td>
<td>H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

D[c] = (D[a] == D[b]) ? 32'hFFFFFFFF : 32'h00000000;

**Status Flags**
C Not set by these instructions.
### Instruction Set

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by these instructions.</td>
</tr>
</tbody>
</table>

#### Examples

- `eq.b` d3, d1, d2
- `eq.h` d3, d1, d2
- `eq.w` d3, d1, d2

#### See Also

LT.B, LT.BU, LT.H, LT.HU, LT.W, LT.WU

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
EQANY.B  
Equal Any Byte

EQANY.H  
Equal Any Half-word

Description
Compare each byte (EQANY.B) or half-word (EQANY.H) of D[a] with the corresponding byte or half-word of either D[b] (instruction format RR) or const9 (instruction format RC). If the logical OR of the Boolean results from each comparison is TRUE, set the least-significant bit of D[c] to 1 and clear the remaining bits to zero; otherwise clear all bits in D[c]. Const9 is sign-extended.

EQANY.B  D[c], D[a], const9 (RC)

\[
\begin{array}{cccccc}
31 & 28 & 27 & 21 & 20 & 12 & 11 & 8 & 7 & 0 \\
\hline
c & 56H & \text{const9} & a & 8BH \\
\end{array}
\]

result_byte3 = \((D[a][31:24] == \text{sign_ext(const9)[31:24]});\)
result_byte2 = \((D[a][23:16] == \text{sign_ext(const9)[23:16]});\)
result_byte1 = \((D[a][15:8] == \text{sign_ext(const9)[15:8]});\)
result_byte0 = \((D[a][7:0] == \text{sign_ext(const9)[7:0]});\)
result = result_byte3 OR result_byte2 OR result_byte1 OR result_byte0;
D[c] = \text{zero_ext(result)};

EQANY.B  D[c], D[a], D[b] (RR)

\[
\begin{array}{cccccc}
31 & 28 & 27 & 20 & 19 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\hline
c & 56H & - & - & b & a & 0BH \\
\end{array}
\]

result_byte3 = \((D[a][31:24] == D[b][31:24]);\)
result_byte2 = \((D[a][23:16] == D[b][23:16]);\)
result_byte1 = \((D[a][15:8] == D[b][15:8]);\)
result_byte0 = \((D[a][7:0] == D[b][7:0]);\)
result = result_byte3 OR result_byte2 OR result_byte1 OR result_byte0;
D[c] = \text{zero_ext(result)};
### Instruction Set

#### EQANY.H

**D[c], D[a], const9 (RC)**

<table>
<thead>
<tr>
<th>c</th>
<th>76H</th>
<th>const9</th>
<th>a</th>
<th>8Bh</th>
</tr>
</thead>
</table>

result_halfword1 = (D[a][31:16] == sign_ext(const9)[31:16]);
result_halfword0 = (D[a][15:0] == sign_ext(const9)[15:0]);
result = result_halfword1 OR result_halfword1;
D[c] = zero_ext(result);

**EQANY.H**  
**D[c], D[a], D[b] (RR)**

<table>
<thead>
<tr>
<th>c</th>
<th>76H</th>
<th>201918171615</th>
<th>a</th>
<th>0Bh</th>
</tr>
</thead>
</table>

result_halfword1 = (D[a][31:16] == D[b][31:16]);
result_halfword0 = (D[a][15:0] == D[b][15:0]);
result = result_halfword1 OR result_halfword1;
D[c] = zero_ext(result);

#### Status Flags

- **C** Not set by these instructions.
- **V** Not set by these instructions.
- **SV** Not set by these instructions.
- **AV** Not set by these instructions.
- **SAV** Not set by these instructions.

#### Examples

- eqany.b  d3, d1, d2
- eqany.b  d3, d1, #126
- eqany.h  d3, d1, d2
- eqany.h  d3, d1, #126

#### See Also

- **EQ, GE, GE.U, LT, LT.U, NE**
EQZ.A
Equal Zero Address

Description
If the contents of address register A[a] are equal to zero, set the least significant bit of D[c] to one and clear the remaining bits to zero; otherwise clear all bits in D[c].

EQZ.A  D[c], A[a] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>48H</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>a</td>
<td>01H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

D[c] = (A[a] == 0);

Status Flags
- C  Not set by this instruction.
- V  Not set by this instruction.
- SV Not set by this instruction.
- AV Not set by this instruction.
- SAV Not set by this instruction.

Examples
eqz.a  d3, a4

See Also
EQ.A, GE.A, LT.A, NE, NEZ.A
**EXTR**
Extract Bit Field

**EXTR.U**
Extract Bit Field Unsigned

**Description**
Extract the number of consecutive bits specified by either E[d][36:32] (instruction format RRRR) or width (instruction formats RRRW and RRPW) from D[a], starting at the bit number specified by either E[d][4:0] (instruction format RRRR), D[d][4:0] (instruction format RRRW) or pos (instruction format RRPW). Put the result in D[c], sign-extended (EXTR) or zero-extended (EXTR.U).

**EXTR**
D[c], D[a], pos, width (RRPW)

<table>
<thead>
<tr>
<th>c</th>
<th>pos</th>
<th>width</th>
<th>02H</th>
<th>37H</th>
</tr>
</thead>
<tbody>
<tr>
<td>D[c] = sign_ext((D[a] &gt;&gt; pos)[width-1:0]);</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>If pos + width &gt; 32 or if width = 0, then the results are undefined.</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**EXTR**
D[c], D[a], E[d] (RRRR)

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>width</th>
<th>02H</th>
<th>17H</th>
</tr>
</thead>
<tbody>
<tr>
<td>width = E[d][36:32];</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D[c] = sign_ext((D[a] &gt;&gt; E[d][4:0])[width-1:0]);</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>If E[d][4:0] + width &gt; 32 or if width = 0, then the results are undefined.</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**EXTR**
D[c], D[a], D[d], width (RRRW)

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>width</th>
<th>02H</th>
<th>57H</th>
</tr>
</thead>
<tbody>
<tr>
<td>D[c] = sign_ext((D[a] &gt;&gt; D[d][4:0])[width-1:0]);</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>If D[d][4:0] + width &gt; 32 or if width = 0, then the results are undefined.</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**EXTR.U**
D[c], D[a], pos, width (RRPW)

<table>
<thead>
<tr>
<th>c</th>
<th>pos</th>
<th>width</th>
<th>03H</th>
<th>37H</th>
</tr>
</thead>
<tbody>
<tr>
<td>D[c] = zero_ext((D[a] &gt;&gt; pos)[width-1:0]);</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
If pos + width > 32 or if width = 0, then the results are undefined.

**EXTR.U**

D[c], D[a], E[d] (RRRR)

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>2423</th>
<th>2120</th>
<th>1615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>d</td>
<td>03H</td>
<td>-</td>
<td>-</td>
<td>a</td>
<td>17H</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

width = E[d][36:32];
D[c] = zero_ext((D[a] >> E[d][4:0])[width-1:0]);
If E[d][4:0] + width > 32 or if width = 0, then the results are undefined.

**EXTR.U**

D[c], D[a], D[d], width (RRRW)

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>2423</th>
<th>2120</th>
<th>1615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>d</td>
<td>03H</td>
<td>width</td>
<td>-</td>
<td>a</td>
<td>57H</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

D[c] = zero_ext((D[a] >> D[d][4:0])[width-1:0]);
If D[d][4:0] + width > 32 or if width = 0, then the results are undefined.

**Status Flags**

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by these instructions.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by these instructions.</td>
</tr>
</tbody>
</table>

**Examples**

extr d3, d1, e2
extr d3, d1, d2, #4
eextr d3, d1, #2, #4
eextr u d3, d1, e2
eextr u d3, d1, d2, #4
eextr u d3, d1, #2, #4

**See Also**

DEXTR, INSERT, INS.T, INSN.T
GE
Greater Than or Equal
GE.U
Greater Than or Equal Unsigned

Description
If the contents of data register D[a] are greater than or equal to the contents of either data
register D[b] (instruction format RR) or const9 (instruction format RC), set the least-
significant bit of D[c] to one and clear the remaining bits to zero; otherwise clear all bits
in D[c]. D[a] and D[b] are treated as 32-bit signed (GE) or unsigned (GE.U) integers. The
const9 value is sign-extended (GE) or zero-extended (GE.U).

\[
\text{GE} \quad D[c], \text{D}[a], \text{const9 (RC)} \\
\begin{array}{cccccc}
31 & 28 & 27 & 21 & 12 & 11 \\
\text{c} & \text{14H} & \text{const9} & \text{a} & 8 & 7 \\
\text{result} = (D[a]) & \geq & \text{sign_ext(const9)}; \\
D[c] = \text{zero_ext(result)};
\end{array}
\]

\[
\text{GE} \quad D[c], \text{D}[a], \text{D}[b] (RR) \\
\begin{array}{cccccc}
31 & 28 & 27 & 20 & 19 & 18 & 17 & 16 & 15 \\
\text{c} & \text{14H} & \text{-} & \text{-} & \text{b} & \text{a} & 0 & 8 & 7 & 0 \\
\text{result} = (D[a]) & \geq & D[b]; \\
D[c] = \text{zero_ext(result)};
\end{array}
\]

\[
\text{GE.U} \quad D[c], \text{D}[a], \text{const9 (RC)} \\
\begin{array}{cccccc}
31 & 28 & 27 & 21 & 12 & 11 \\
\text{c} & \text{15H} & \text{const9} & \text{a} & 8 & 7 \\
\text{result} = (D[a]) & \geq & \text{sign_ext(const9)}; // unsigned \\
D[c] = \text{zero_ext(result)};
\end{array}
\]

\[
\text{GE.U} \quad D[c], \text{D}[a], \text{D}[b] (RR) \\
\begin{array}{cccccc}
31 & 28 & 27 & 20 & 19 & 18 & 17 & 16 & 15 \\
\text{c} & \text{15H} & \text{-} & \text{-} & \text{b} & \text{a} & 0 & 8 & 7 & 0 \\
\text{result} = (D[a]) & \geq & D[b]; // unsigned \\
D[c] = \text{zero_ext(result)};
\end{array}
\]
Status Flags

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by these instructions.</td>
</tr>
</tbody>
</table>

Examples

ge d3, d1, d2  
ge d3, d1, #126  
ge.u d3, d1, d2  
ge.u d3, d1, #126

See Also

EQ, LT, LT.U, NE, EQANY.B, EQANY.H
TriCore® 1 (V1.3 & V1.3.1)
32-bit Unified Processor Core

Instruction Set

GE.A
Greater Than or Equal Address

Description
If the contents of address register A[a] are greater than or equal to the contents of address register A[b], set the least-significant bit of D[c] to one and clear the remaining bits to zero; otherwise clear all bits in D[c]. Operands are treated as unsigned 32-bit integers.

GE.A  D[c], A[a], A[b] (RR)

<table>
<thead>
<tr>
<th>c</th>
<th>43H</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>b</td>
<td>a</td>
</tr>
<tr>
<td>01H</td>
<td></td>
</tr>
</tbody>
</table>


Status Flags

C  Not set by this instruction.
V  Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples
ge.a  d3, a4, a2

See Also
EQ.A, EQZ.A, LT.A, NE, NEZ.A
IMASK
Insert Mask

Description
Create a mask containing the number of bits specified by width, starting at the bit number specified by either D[d][4:0] (instruction formats RRRW and RCRW) or pos (instruction formats RRPW and RCPW), and put the mask in data register E[c][63:32].

Left-shift the value in either D[b] (formats RRRW and RRPW) or const4 (formats RCRW and RCPW) by the amount specified by either D[d][4:0] (formats RRRW and RCRW) or pos (formats RRPW and RCPW) and put the result value in data register E[c][31:0].

The value const4 is zero-extended. This mask and value can be used by the Load-Modify-Store (LDMST) instruction to write a specified bit field to a location in memory.

IMASK E[c], const4, pos, width (RCPW)
\[
\begin{array}{ccccccc}
c & \text{pos} & 01_H & \text{width} & \text{const4} & - & 01_H \text{B7}_H \\
31 & 2827 & 23222120 & 1615 & 1211 & 8 & 7 \\
\end{array}
\]

\[
E[c][63:32] = ((2^{\text{width}} -1) \ll \text{pos}); \\
E[c][31:0] = (\text{zero_ext(const4)} \ll \text{pos}); \\
\text{If pos + width > 31 the result is undefined.}
\]

IMASK E[c], const4, D[d], width (RCRW)
\[
\begin{array}{ccccccc}
c & d & 01_H & \text{width} & \text{const4} & - & 01_H \text{D7}_H \\
31 & 2827 & 2423 & 2120 & 1615 & 1211 & 8 & 7 \\
\end{array}
\]

\[
E[c][63:32] = ((2^{\text{width}} -1) \ll D[d][4:0]); \\
E[c][31:0] = (\text{zero_ext(const4)} \ll D[d][4:0]); \\
\text{If (D[d][4:0] + width) > 31 the result is undefined.}
\]

IMASK E[c], D[b], pos, width (RRPW)
\[
\begin{array}{ccccccc}
c & \text{pos} & 01_H & \text{width} & b & - & 01_H \text{37}_H \\
31 & 2827 & 23222120 & 1615 & 1211 & 8 & 7 \\
\end{array}
\]

\[
E[c][63:32] = ((2^{\text{width}} -1) \ll \text{pos}); \\
E[c][31:0] = (D[b][31:0] \ll \text{pos}); \\
\text{If (pos + width) > 31 the result is undefined.}
\]
IMASK E[c], D[b], D[d], width (RRRW)

<p>| | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>28</td>
<td>27</td>
<td>24</td>
<td>23</td>
<td>21</td>
<td>20</td>
<td>16</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>15</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>11</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>8</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>7</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>

E[c][63:32] = (((2^\text{width} - 1) << D[d][4:0]);
E[c][31:0] = (D[b] << D[d][4:0]);
If (D[d][4:0] + width) > 31 the result is undefined.

Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>V</th>
<th>SV</th>
<th>AV</th>
<th>SAV</th>
</tr>
</thead>
<tbody>
<tr>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

imask e2, d1, d2, #11
imask e2, d1, #5, #11
imask e2, #6, d2, #11
imask e2, #6, #5, #11

See Also

LDMST, ST.T
INS.T
Insert Bit

INSN.T
Insert Bit-Not

Description
Move the value of D[a] to D[c] with either:
• For INS.T, bit pos1 of this value replaced with bit pos2 of register D[b].
• For INSN.T, bit pos1 of this value replaced with the inverse of bit pos2 of register D[b].

INS.T
D[c], D[a], pos1, D[b], pos2 (BIT)

\[
\begin{array}{cccccc}
31 & 2827 & 23222120 & 1615 & 1211 & 8 & 7 & 0 \\
c & pos2 & 00_H & pos1 & b & a & 67_H \\
\end{array}
\]

\[D[c] = \{D[a][31:(pos1+1)], D[b][pos2], D[a][((pos1-1):0])\};\]

INSN.T
D[c], D[a], pos1, D[b], pos2 (BIT)

\[
\begin{array}{cccccc}
31 & 2827 & 23222120 & 1615 & 1211 & 8 & 7 & 0 \\
c & pos2 & 01_H & pos1 & b & a & 67_H \\
\end{array}
\]

\[D[c] = \{D[a][31:((pos1+1)], !D[b][pos2], D[a][((pos1-1):0])\};\]

Status Flags

\begin{tabular}{ll}
C & Not set by these instructions. \\
V & Not set by these instructions. \\
SV & Not set by these instructions. \\
AV & Not set by these instructions. \\
SAV & Not set by these instructions. \\
\end{tabular}

Examples
ins.t d3, d1, #5, d2, #7
insn.t d3, d1, #5, d2, #7

See Also
DEXTR, EXTR, EXTR.U, INSERT
INSERT
Insert Bit Field

Description
Starting at bit zero, extract from either D[b] (instruction formats RRRR, RRRW, RRPW) or const4 (instruction formats RCRR, RCRW, RCPW) the number of consecutive bits specified by either E[d][36:32] (formats RRRR, RCRR) or width (formats RRRW, RRPW, RCRW, RCPW).

Shift the result left by the number of bits specified by either E[d][4:0] (formats RRRR, RCRR), D[d] (formats RRRW, RCRW) or pos (formats RRPW, RCPW); extract a copy of D[a], clearing the bits starting at the bit position specified by either E[d][4:0] (formats RRRR, RCRR), D[d] (formats RRRW, RCRW) or pos (formats RRPW, RCPW), and extending for the number of bits specified by either E[d][36:32] (formats RRRR, RCRR) or width (formats RRRW, RRPW, RCRW, RCPW). Put the bitwise OR of the two extracted words into D[c].

INSERT D[c], D[a], const4, pos, width (RCPW)

\[
\begin{array}{ccccccc}
\text{c} & \text{pos} & \text{width} & \text{const4} & \text{a} & \text{B7} \\
31 & 2827 & 2322 & 2120 & 1615 & 1211 & 8 & 7 & 0 \\
\end{array}
\]

mask = \(2^{\text{width} -1} \ll \text{pos}\);
D[c] = (D[a] & ~mask) | ((\text{zero_ext}(\text{const4}) \ll \text{pos}) & mask);
If pos + width > 32, then the result is undefined.

INSERT D[c], D[a], const4, E[d] (RCRR)

\[
\begin{array}{ccccccc}
\text{c} & d & \text{pos} & \text{width} & \text{const4} & \text{a} & \text{97} \\
31 & 2827 & 2423 & 2120 & 1615 & 1211 & 8 & 7 & 0 \\
\end{array}
\]

width = E[d][36:32];
mask = \(2^{\text{width} -1} \ll E[d][4:0];
D[c] = (D[a] & ~mask) | ((\text{zero_ext}(\text{const4}) \ll E[d][4:0]) & mask);
If E[d][4:0] + E[d][36:32] > 32, then the result is undefined.

INSERT D[c], D[a], const4, D[d], width (RCRW)

\[
\begin{array}{ccccccc}
\text{c} & d & \text{pos} & \text{width} & \text{const4} & \text{a} & \text{D7} \\
31 & 2827 & 2423 & 2120 & 1615 & 1211 & 8 & 7 & 0 \\
\end{array}
\]

mask = \(2^{\text{width} -1} \ll D[d][4:0];
D[c] = (D[a] & ~mask) | ((\text{zero_ext}(\text{const4}) \ll D[d][4:0]) & mask);

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
If D[d][4:0] + width > 32, then the result is undefined.

**INSERT** \( D[c], D[a], D[b], \) pos, width (RRPW)

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>23222120</th>
<th>1615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>pos</td>
<td>00(_H)</td>
<td>width</td>
<td>b</td>
<td>a</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

mask = \((2^\text{width}-1) << \text{pos}\);
D[c] = (D[a] \& \neg \text{mask}) | ((D[b] << \text{pos}) \& \text{mask});
If pos + width > 32, then the result is undefined.

**INSERT** \( D[c], D[a], D[b], E[d] \) (RRRR)

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>2423</th>
<th>2120</th>
<th>1615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>d</td>
<td>00(_H)</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

width = \(E[d][36:32]\);
mask = \((2^\text{width}-1) << \text{E[d][4:0]}\);
D[c] = (D[a] \& \neg \text{mask}) | ((D[b] << \text{E[d][4:0]}) \& \text{mask});
If \(E[d][4:0] + E[d][36:32] > 32\), then the result is undefined.

**INSERT** \( D[c], D[a], D[b], D[d], \) width (RRRW)

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>2423</th>
<th>2120</th>
<th>1615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>d</td>
<td>00(_H)</td>
<td>width</td>
<td>b</td>
<td>a</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

mask = \((2^\text{width}-1) << \text{D[d][4:0]}\);
D[c] = (D[a] \& \neg \text{mask}) | ((D[b] << \text{D[d][4:0]}) \& \text{mask});
If \(D[d][4:0] + \text{width} > 32\), then the result is undefined.

**Status Flags**

- C Not set by this instruction.
- V Not set by this instruction.
- SV Not set by this instruction.
- AV Not set by this instruction.
- SAV Not set by this instruction.

**Examples**

```
insert  d3, d1, d2, e4
```

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
insert d3, d1, d2, d4, #8  
insert d3, d1, d2, #16, #8  
insert d3, d1, 0, e4  
insert d3, d1, 0, d4, #8  
insert d3, d1, 0, #16, #8

See Also
DEXTR, EXTR, EXTR.U, INS.T, INSN.T
ISYNC
Synchronize Instructions

Description
The ISYNC instruction forces completion of all previous instructions, then flushes the CPU pipelines and invalidates any cached pipeline state before proceeding to the next instruction.

Note: I-cache is not invalidated by ISYNC.

Note: An ISYNC instruction should follow a MTCR instruction. This ensures that all instructions following the MTRC see the effects of the CSFR update.

ISYNC (SYS)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>13H</td>
<td></td>
<td>-</td>
<td>-</td>
<td>0DH</td>
</tr>
</tbody>
</table>

Status Flags

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

isync

See Also

DSYNC
IXMAX
Find Maximum Index

IXMAX.U
Find Maximum Index (unsigned)

Description
Enables a search of maximum value and its related index in a vector of 16-bit signed (IXMAX) or unsigned (IXMAX.U) values.
The IXMAX and IXMAX.U instructions are not available in the TriCore 1.2 Architecture.

For all operations:
• E[d][15:0] Working index.
• E[d][31:16] Current index of maximum.
• E[d][47:32] Current value of maximum.
• E[d][63:48] 00H.
• D[b][15:0] First compare value.
• D[b][31:16] Second compare value.
• E[c][15:0] Update working index.
• E[c][31:16] Update index of maximum.
• E[c][47:32] Update value of maximum.
• E[c][63:48] 00H.

IXMAX
E[c], E[d], D[b] (RRR)

<table>
<thead>
<tr>
<th>31</th>
<th>28 27</th>
<th>24 23</th>
<th>20 19 18 17 16 15</th>
<th>12 11</th>
<th>8 7 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>d</td>
<td>0AH</td>
<td>0H b</td>
<td>-</td>
<td>6BH</td>
</tr>
</tbody>
</table>

E[c][15:0] = E[d][15:0] + 2;
E[c][63:48] = 00H;
if (D[b][15:0] >= D[b][31:16]) AND (D[b][15:0] > E[d][47:32]) then {
E[c][47:32] = D[b][15:0];
E[c][31:16] = E[d][15:0];
} else if (D[b][31:16] > D[b][15:0]) AND (D[b][31:16] > E[d][47:32]) then {
E[c][47:32] = D[b][31:16];
E[c][31:16] = E[d][15:0]+1;
} else {
E[c][47:32] = E[d][47:32];
E[c][31:16] = E[d][31:16];
}
For **IXMAX.U**, the comparison is on unsigned numbers.

\[
E[c][15:0] = E[d][15:0] + 2;
\]

\[
E[c][63:48] = 0_{0H};
\]

if \((D[b][15:0] >= D[b][31:16]) AND (D[b][15:0] > E[d][47:32])\) then {

\[
E[c][47:32] = D[b][15:0];
\]

\[
E[c][31:16] = E[d][15:0];
\]

} else if \((D[b][31:16] > D[b][15:0]) AND (D[b][31:16] > E[d][47:32])\) then {

\[
E[c][47:32] = D[b][31:16];
\]

\[
E[c][31:16] = E[d][15:0]+1;
\]

} else {

\[
E[c][47:32] = E[d][47:32];
\]

\[
E[c][31:16] = E[d][31:16];
\]

}

For all index additions, on overflow: wrapping, no trap.

If the 1st compare value and 2nd compare value and current maximum value are the same, the priority select is: current maximum is the highest priority then 1st compare value and 2nd compare value is in the lowest priority.

**Status Flags**

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by these instructions.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by these instructions.</td>
</tr>
</tbody>
</table>

**Examples**

```plaintext
ixmax     e2, e8, d6
ixmax.u   e2, e0, d4
```

**See Also**

**IXMIN**
**IXMIN**  
Find Minimum Index  
**IXMIN.U**  
Find Minimum Index (unsigned)

**Description**

Enables search of minimum value and its related index in a vector of 16-bit signed (IXMIN) or unsigned (IXMIN.U) values.

The IXMIN and IXMIN.U instructions are not available in the TriCore 1.2 Architecture.

For all operations:

- E[d][31:16] Current index of minimum.
- E[d][63:48] 00H.
- D[b][15:0] First compare value.
- D[b][31:16] Second compare value.
- E[c][15:0] Update working index.
- E[c][31:16] Update index of minimum.
- E[c][47:32] Update value of minimum.
- E[c][63:48] 00H.

**IXMIN E[c], E[d], D[b] (RRR)**

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>d</td>
<td>08H</td>
<td>-</td>
<td>0H</td>
<td>b</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

E[c][15:0] = E[d][15:0] + 2;

E[c][63:48] = 00H;

if (D[b][15:0] <= D[b][31:16]) AND (D[b][15:0] < E[d][47:32]) then {
    E[c][47:32] = D[b][15:0];
    E[c][31:16] = E[d][15:0];
} else if (D[b][31:16] < D[b][15:0]) AND (D[b][31:16] < E[d][47:32]) then {
    E[c][47:32] = D[b][31:16];
    E[c][31:16] = E[d][15:0]+1;
} else {
    E[c][47:32] = E[d][47:32];
    E[c][31:16] = E[d][31:16];
}

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
For IXMIN.U, the comparison is on unsigned numbers.
E[15:0] = E[15:0] + 2;
E[63:16] = 00H
if (D[15:0] <= D[31:16]) AND (D[15:0] < E[47:32]) then {
    E[47:32] = D[15:0];
    E[31:16] = E[15:0];
} else if (D[31:16] <= D[15:0] < E[47:32]) then {
    E[47:32] = D[31:16];
    E[31:16] = E[15:0] + 1;
} else {
    E[47:32] = E[47:32];
    E[31:16] = E[31:16];
}

For all index additions, on overflow: wrapping, no trap

If the 1st compare value and 2nd compare value and current minimum value are the
same, the priority select is: current minimum is the highest priority then 1st compare
value and 2nd compare value is in the lowest priority.

Status Flags

C Not set by these instructions.
V Not set by these instructions.
SV Not set by these instructions.
AV Not set by these instructions.
SAV Not set by these instructions.

Examples

ixmin e10, e2, d0
ixmin.u e14, e2, d7

See Also
IXMAX
**J**

**Jump Unconditional**

**Description**

Add the value specified by disp24, sign-extended and multiplied by 2, to the contents of PC and jump to that address.

Add the value specified by disp8, sign-extended and multiplied by 2, to the contents of PC and jump to that address.

\[
J \quad \text{disp24 (B)}
\]

<table>
<thead>
<tr>
<th>31</th>
<th>16</th>
<th>15</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
</table>

\[
PC = PC + \text{sign_ext(disp24)} \times 2;
\]

**Status Flags**

- **C** Not set by this instruction.
- **V** Not set by this instruction.
- **SV** Not set by this instruction.
- **AV** Not set by this instruction.
- **SAV** Not set by this instruction.

**Examples**

\[
\text{j foobar}
\]

**See Also**

JA, JI, JL, JLA, JLI, LOOPU
**JA**

Jump Unconditional Absolute

**Description**
Load the value specified by disp24 into PC and jump to that address.
The value disp24 is used to form the Effective Address (EA).

**JA**

<table>
<thead>
<tr>
<th>disp24 (B)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
</tr>
</tbody>
</table>

PC = (disp24[23:20], 7'b0000000, disp24[19:0], 1'b0);

**Status Flags**

- **C** Not set by this instruction.
- **V** Not set by this instruction.
- **SV** Not set by this instruction.
- **AV** Not set by this instruction.
- **SAV** Not set by this instruction.

**Examples**

```assembly
ja foobar
```

**See Also**

* J, JI, JL, JLA, JLI, LOOPU*
JEQ
Jump if Equal

Description
If the contents of D[a] are equal to the contents of either D[b] or const4, then add the value specified by disp15, sign-extended and multiplied by 2, to the contents of PC and jump to that address. The const4 value is sign-extended.

JEQ D[a], const4, disp15 (BRC)
31 130 16 15 12 11 8 7 0

if (D[a] == sign_ext(const4)) then PC = PC + sign_ext(disp15) * 2;

JEQ D[a], D[b], disp15 (BRR)
31 130 16 15 12 11 8 7 0

if (D[a] == D[b]) then PC = PC + sign_ext(disp15) * 2;

JEQ D[15], const4, disp4 (SBC)
15 12 11 8 7 0

if (D[15] == sign_ext(const4)) then PC = PC + zero_ext(disp4) * 2;

JEQ D[15], D[b], disp4 (SBR)
15 12 11 8 7 0

if (D[15] == D[b]) then PC = PC + zero_ext(disp4) * 2;

Status Flags
C Not set by this instruction.
TriCore® 1 (V1.3 & V1.3.1)
32-bit Unified Processor Core

Instruction Set

<table>
<thead>
<tr>
<th>V</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

```
jeq  d1, d2, foobar
jeq  d1, #6, foobar
jeq  d15, d2, foobar
jeq  d15, #6, foobar
```

See Also

JGE, JGE.U, JLT, JLT.U, JNE
JEQ.A
Jump if Equal Address

Description
If the contents of A[a] are equal to the contents of A[b], then add the value specified by disp15, sign-extended and multiplied by 2, to the contents of PC and jump to that address.

JEQ.A A[a], A[b], disp15 (BRR)

<table>
<thead>
<tr>
<th>31 30 16 15 12 11  8  7  0</th>
</tr>
</thead>
<tbody>
<tr>
<td>H</td>
</tr>
</tbody>
</table>

if (A[a] == A[b]) then PC = PC + sign_ext(disp15) * 2;

Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>V</th>
<th>SV</th>
<th>AV</th>
<th>SAV</th>
</tr>
</thead>
<tbody>
<tr>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples
jeq.a a4, a2, foobar

See Also
JNE.A

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
JGE
Jump if Greater Than or Equal

JGE.U
Jump if Greater Than or Equal Unsigned

Description
If the contents of D[a] are greater than or equal to the contents of either D[b] (instruction format BRR) or const4 (instruction format BRC), then add the value specified by disp15, sign-extended and multiplied by 2, to the contents of PC and jump to that address.

Operands are treated as signed (JGE) or unsigned (JGE.U), 32-bit integers. The const4 value is sign-extended (JGE) or zero-extended (JGE.U).

JGE D[a], const4, disp15 (BRC)

if (D[a] >= sign_ext(const4)) then PC = PC + sign_ext(disp15) * 2;

JGE D[a], D[b], disp15 (BRR)

if (D[a] >= D[b]) then PC = PC + sign_ext(disp15) * 2;

JGE.U D[a], const4, disp15 (BRC)

if (D[a] >= zero_ext(const4)) then { // unsigned comparison
    PC = PC + sign_ext(disp15) * 2;
}

JGE.U D[a], D[b], disp15 (BRR)

if (D[a] >= D[b]) then PC = PC + sign_ext(disp15) * 2; // unsigned comparison
Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by these instructions.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by these instructions.</td>
</tr>
</tbody>
</table>

Examples

```assembly
jge   d1, d2, foobar
jge   d1, #6, foobar
jge.u d1, d2, foobar
jge.u d1, #6, foobar
```

See Also

JEQ, JLT, JLT.U, JNE
JGEZ (16-bit)
Jump if Greater Than or Equal to Zero (16-bit)

Description
If the contents of D[b] are greater than or equal to zero, then add the value specified by disp4, zero-extended and multiplied by 2, to the contents of PC and jump to that address.

\[ \text{if} \ (D[b] \geq 0) \ \text{then} \ PC = PC + \text{zero\_ext(disp4)} \times 2; \]

Status Flags

<table>
<thead>
<tr>
<th>Status Flags</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

\[ \text{jgez \ d2, foobar} \]

See Also

JGTZ (16-bit), JLEZ (16-bit), JLTZ (16-bit), JNZ (16-bit), JZ (16-bit)
JGTZ (16-bit)
Jump if Greater Than Zero (16-bit)

Description

If the contents of D[b] are greater than zero, then add the value specified by disp4, zero-extended and multiplied by 2, to the contents of PC and jump to that address.

\[
\text{if (D[b] > 0) then } \text{PC} = \text{PC} + \text{zero_ext(disp4)} \times 2;
\]

Status Flags

| C | Not set by this instruction. |
| V | Not set by this instruction. |
| SV | Not set by this instruction. |
| AV | Not set by this instruction. |
| SAV | Not set by this instruction. |

Examples

\[
\text{jgtz d2, foobar}
\]

See Also

JGEZ (16-bit), JLEZ (16-bit), JLTZ (16-bit), JNZ (16-bit), JZ (16-bit)
JI
Jump Indirect

Description
Load the contents of address register A[a] into PC and jump to that address. The least-significant bit is always set to 0.

\[
\text{PC} = \{A[a][31:1], 1'b0\};
\]

Status Flags
- C: Not set by this instruction.
- V: Not set by this instruction.
- SV: Not set by this instruction.
- AV: Not set by this instruction.
- SAV: Not set by this instruction.

Examples
- ji a2
- ji a2

See Also
J, JA, JL, JLA, JLI, LOOPU
JL
Jump and Link

Description
Store the address of the next instruction in A[11] (return address). Add the value specified by disp24, sign-extended and multiplied by 2, to the contents of PC and jump to that address.

$\text{JL disp24 (B)}$

\[
\begin{array}{cccccc}
31 & 16 & 15 & 8 & 7 & 0 \\
\end{array}
\]

\begin{tabular}{c|c|c}
\hline
\text{disp24[15:0]} & \text{disp24[23:16]} & \text{5DH} \\
\hline
\end{tabular}

PC = PC + \text{sign\_ext(disp24)} \times 2;

Status Flags

C \hspace{1cm} \text{Not set by this instruction.}

V \hspace{1cm} \text{Not set by this instruction.}

SV \hspace{1cm} \text{Not set by this instruction.}

AV \hspace{1cm} \text{Not set by this instruction.}

SAV \hspace{1cm} \text{Not set by this instruction.}

Examples

\text{j1 foobar}

See Also

J, JI, JA, JLA, JLI, CALLA, LOOPU
JLA
Jump and Link Absolute

Description
Store the address of the next instruction in A[11] (return address). Load the value specified by disp24 into PC and jump to that address. The value disp24 is used to form the effective address (EA).

\[
\text{JLA} \quad \text{disp24 (B)}
\]

\[
\begin{array}{cccc}
31 & 16 & 15 & 8 & 7 & 0 \\
\hline
\text{disp24[15:0]} & \text{disp24[23:16]} & \text{DDH}
\end{array}
\]


\[PC = \{\text{disp24[23:20]}, 7'b00000000, \text{disp24[19:0]}, 1'b0\};\]

Status Flags

| C | Not set by this instruction. |
| V | Not set by this instruction. |
| SV | Not set by this instruction. |
| AV | Not set by this instruction. |
| SAV | Not set by this instruction. |

Examples

jla   foobar

See Also

J, JI, JA, JL, JLI, CALLA, LOOPU
JLEZ (16-bit)
Jump if Less Than or Equal to Zero (16-bit)

Description
If the contents of D[b] are less than or equal to zero, then add the value specified by disp4, zero-extended and multiplied by 2, to the contents of PC and jump to that address.

\[
\text{If} \ (D[b] \leq 0) \ \text{then} \ PC = PC + \text{zero_ext(disp4)} \times 2;
\]

Status Flags
- C: Not set by this instruction.
- V: Not set by this instruction.
- SV: Not set by this instruction.
- AV: Not set by this instruction.
- SAV: Not set by this instruction.

Examples
jlez d2, foobar

See Also
JGEZ (16-bit), JGTZ (16-bit), JLTZ (16-bit), JNZ (16-bit), JZ (16-bit)
JLI
Jump and Link Indirect

Description
Store the address of the next instruction in A[11] (return address). Load the contents of address register A[a] into PC and jump to that address. The least-significant bit is set to zero.

JLI A[a] (RR)

\[
\begin{array}{cccccccc}
31 & 28 & 27 & 20 & 19 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
- & - & - & 02H & - & - & - & a & 2DH \\
\end{array}
\]

\[
PC = \{A[a][31:1], 1'b0\};
\]

Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>V</th>
<th>SV</th>
<th>AV</th>
<th>SAV</th>
</tr>
</thead>
<tbody>
<tr>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

jli a2

See Also

J, JI, JA, JL, JLA, LOOPU
JLT
Jump if Less Than

JLT.U
Jump if Less Than Unsigned

Description
If the contents of D[a] are less than the contents of either D[b] (instruction format BRR) or const4 (instruction format BRC), then add the value specified by disp15, sign-extended and multiplied by 2, to the contents of PC and jump to that address. The operands are treated as signed (JLT) or unsigned (JLT.U), 32-bit integers. The const4 value is sign-extended (JLT) or zero-extended (JLT.U).

JLT D[a], const4, disp15 (BRC)
31 30 16 15 12 11 8 7 0
01H disp15 const4 a BFH

if (D[a] < sign_ext(const4)) then PC = PC + sign_ext(disp15) * 2;

JLT D[a], D[b], disp15 (BRR)
31 30 16 15 12 11 8 7 0
01H disp15 b a 3FH

if (D[a] < D[b]) then PC = PC + sign_ext(disp15) * 2;

JLT.U D[a], const4, disp15 (BRC)
31 30 16 15 12 11 8 7 0
01H disp15 const4 a BFH

if (D[a] < zero_ext(const4)) then { // unsigned comparison
PC = PC + sign_ext(disp15) * 2;
}

JLT.U D[a], D[b], disp15 (BRR)
31 30 16 15 12 11 8 7 0
01H disp15 b a 3FH

if (D[a] < D[b]) then PC = PC + sign_ext(disp15) * 2; // unsigned comparison
Status Flags

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by these instructions.</td>
</tr>
</tbody>
</table>

Examples

```
jlt  d1, d2, foobar
jlt  d1, #6, foobar
jlt.u d1, d2, foobar
jlt.u d1, #6, foobar
```

See Also

JEQ, JGE, JGE.U, JNE
JLTZ (16-bit)
Jump if Less Than Zero (16-bit)

Description
If the contents of D[b] are less than zero then add the value specified by disp4, zero-
extended and multiplied by 2, to the contents of PC and jump to that address.

\[
\text{if } (D[b] < 0) \text{ then } PC = PC + \text{zero_ext(disp4)} \times 2;
\]

Status Flags

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>V</td>
<td>SV</td>
<td>AV</td>
</tr>
<tr>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

\[jltz \ d2, \ \text{foobar}\]

See Also

JGEZ (16-bit), JGTZ (16-bit), JLEZ (16-bit), JNZ (16-bit), JZ (16-bit)
JNE
Jump if Not Equal

Description
If the contents of D[a] are not equal to the contents of either D[b] (instruction format BRR) or const4 (instruction format BRC), then add the value specified by disp15, sign-extended and multiplied by 2, to the contents of PC and jump to that address. The const4 value is sign-extended.

If the contents of D[15] are not equal to the contents of either D[b] (instruction format SBR) or const4 (instruction format SBC), then add the value specified by disp4, zero-extended and multiplied by 2, to the contents of PC and jump to that address. The const4 value is sign-extended.

JNE  D[a], const4, disp15 (BRC)

if (D[a] != sign_ext(const4)) then PC = PC + sign_ext(disp15) * 2;

JNE  D[a], D[b], disp15 (BRR)

if (D[a] != D[b]) then PC = PC + sign_ext(disp15) * 2;

JNE  D[15], const4, disp4 (SBC)

if (D[15] != sign_ext(const4)) then PC = PC + zero_ext(disp4) * 2;

JNE  D[15], D[b], disp4 (SBR)

if (D[15] != D[b]) then PC = PC + zero_ext(disp4) * 2;

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
Status Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

```
jne   d1, d2, foobar
jne   d1, #6, foobar
jne   d15, d2, foobar
jne   d15, #6, foobar
```

See Also

JEQ, JGE, JGE.U, JLT, JLT.U
JNE.A
Jump if Not Equal Address

Description
If the contents of A[a] are not equal to the contents of A[b] then add the value specified by disp15, sign-extended and multiplied by 2, to the contents of PC and jump to that address.

JNE.A A[a], A[b], disp15 (BRR)

8 7 12 11 16 31 30 0
| H   | disp15 | b | a | 7DH |

if (A[a] != A[b]) then PC = PC + sign_ext(disp15) * 2;

Status Flags

C  Not set by this instruction.
V  Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples
jne.a a4, a2, foobar

See Also
JEQ.A
JNED
Jump if Not Equal and Decrement

Description
If the contents of D[a] are not equal to the contents of either D[b] (instruction format BRR) or const4 (instruction format BRC), then add the value specified by disp15, sign-extended and multiplied by 2, to the contents of PC and jump to that address. Decrement the value in D[a] by one. The const4 value is sign-extended.

JNED D[a], const4, disp15 (BRC)

31 30 16 15 12 11 8 7 0
\[ \text{if } \text{D}[a] \neq \text{sign}_\text{ext}(\text{const4}) \text{ then } \text{PC} = \text{PC} + \text{sign}_\text{ext}(\text{disp15}) \times 2; \]
D[a] = D[a] - 1;
The decrement is unconditional.

JNED D[a], D[b], disp15 (BRR)

31 30 16 15 12 11 8 7 0
\[ \text{if } \text{D}[a] \neq \text{D}[b] \text{ then } \text{PC} = \text{PC} + \text{sign}_\text{ext}(\text{disp15}) \times 2; \]
D[a] = D[a] - 1;
The decrement is unconditional.

Status Flags

C  Not set by this instruction.
V  Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples

\begin{align*}
\text{jned} & \quad \text{d1, d2, foobar} \\
\text{jned} & \quad \text{d1, #6, foobar}
\end{align*}
See Also
JNEI, LOOP, LOOPU

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
JNEI
Jump if Not Equal and Increment

Description
If the contents of D[a] are not equal to the contents of either D[b] (instruction format BRR) or const4 (instruction format BRC), then add the value specified by disp15, sign-extended and multiplied by 2, to the contents of PC and jump to that address. Increment the value in D[a] by one. The const4 value is sign-extended.

JNEI D[a], const4, disp15 (BRC)
\[
\text{if (D[a] \neq \text{sign\_ext(const4)}) then PC = PC + \text{sign\_ext(disp15)} \times 2;}
D[a] = D[a] + 1;
\]
The increment is unconditional.

JNEI D[a], D[b], disp15 (BRR)
\[
\text{if (D[a] \neq D[b]) then PC = PC + \text{sign\_ext(disp15)} \times 2;}
D[a] = D[a] + 1;
\]
The increment is unconditional.

Status Flags
- C  Not set by this instruction.
- V  Not set by this instruction.
- SV Not set by this instruction.
- AV Not set by this instruction.
- SAV Not set by this instruction.

Examples
- jnei d1, d2, foobar
- jnei d1, #6, foobar
See Also
JNED, LOOP, LOOPU
JNZ (16-bit)
Jump if Not Equal to Zero (16-bit)

Description
If contents of either $D[b]$ (instruction format SBR) or $D[15]$ (instruction format SB) are not equal to zero, then add value specified by either disp4 (format SBR) or disp8 (format SB), zero-extended (disp4) or sign-extended (disp8) and multiplied by 2, to the contents of PC and jump to that address.

\[
\text{if } (D[15] \neq 0) \text{ then } \text{PC} = \text{PC} + \text{sign_ext(disp8)} \times 2;
\]

\[
\text{if } (D[b] \neq 0) \text{ then } \text{PC} = \text{PC} + \text{zero_ext(disp4)} \times 2;
\]

Status Flags
- $C$: Not set by this instruction.
- $V$: Not set by this instruction.
- $SV$: Not set by this instruction.
- $AV$: Not set by this instruction.
- $SAV$: Not set by this instruction.

Examples
```
jnz   d2, foobar
jnz   d15, foobar
```

See Also
- JGEZ (16-bit), JGTZ (16-bit), JLEZ (16-bit), JLTZ (16-bit), JZ (16-bit)
**JNZ.A**

Jump if Not Equal to Zero Address

**Description**

If the contents of A[a] are not equal to zero, then add the value specified by disp15, sign-extended and multiplied by 2, to the contents of PC and jump to that address.

If the contents of A[b] are not equal to zero, then add the value specified by disp4, zero-extended and multiplied by 2, to the contents of PC and jump to that address.

**JNZ.A**  \( A[a], \text{disp15 (BRR)} \)

<table>
<thead>
<tr>
<th>31 130</th>
<th>16 15</th>
<th>12 11</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>H</td>
<td>disp15</td>
<td>-</td>
<td>a</td>
<td>BDH</td>
</tr>
</tbody>
</table>

if \( A[a] \neq 0 \) then \( PC = PC + \text{sign_ext(disp15)} \times 2 \);

**JNZ.A**  \( A[b], \text{disp4 (SBR)} \)

<table>
<thead>
<tr>
<th>15</th>
<th>12 11</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
<td>disp4</td>
<td>7CH</td>
<td></td>
</tr>
</tbody>
</table>

if \( A[b] \neq 0 \) then \( PC = PC + \text{zero_ext(disp4)} \times 2 \);

**Status Flags**

| C | Not set by this instruction. |
| V | Not set by this instruction. |
| SV | Not set by this instruction. |
| AV | Not set by this instruction. |
| SAV | Not set by this instruction. |

**Examples**

```assembly
jnz.a   a4, foobar
jnz.a   a4, foobar
```

**See Also**

JZ.A
**JNZ.T**

**Jump if Not Equal to Zero Bit**

**Description**

If bit n of register D[a] is not equal to zero, then add the value specified by disp15, sign-extended and multiplied by 2, to the contents of PC and jump to that address.

if bit n of register D[15] is not equal to zero, then add the value specified by disp4, zero-extended and multiplied by 2, to the contents of PC and jump to that address.

**JNZ.T**

\[
\text{D[a], n, disp15 (BRN)}
\]

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>disp15</td>
<td>n[3:0]</td>
<td>a</td>
<td>N</td>
<td>H</td>
<td></td>
<td>6F</td>
<td>H</td>
</tr>
</tbody>
</table>

if (D[a][n]) then PC = PC + sign_ext(disp15) * 2;

**JNZ.T**

\[
\text{D[15], n, disp4 (BRN)}
\]

<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>disp4</td>
<td>AE</td>
<td></td>
<td>H</td>
</tr>
</tbody>
</table>

if (D[15][n]) then PC = PC + zero_ext(disp4) * 2;

**Status Flags**

- **C** Not set by this instruction.
- **V** Not set by this instruction.
- **SV** Not set by this instruction.
- **AV** Not set by this instruction.
- **SAV** Not set by this instruction.

**Examples**

- `jnz.t d1, 1, foobar`
- `jnz.t d15, 1, foobar`

**See Also**

- **JZ.T**
JZ (16-bit)
Jump if Zero (16-bit)

Description
If the contents of either D[15] (instruction format SB) or D[b] (instruction format SBR) are equal to zero, then add the value specified by either disp8 (format SB) or disp4 (format SBR), sign-extended (disp8) or zero-extended (disp4) and multiplied by 2, to the contents of PC, and jump to that address.

\[
\text{if (D[15] == 0) then } PC = PC + \text{sign\_ext(disp8)} \times 2;
\]

\[
\text{if (D[b] == 0) then } PC = PC + \text{zero\_ext(disp4)} \times 2;
\]

Status Flags
- C Not set by this instruction.
- V Not set by this instruction.
- SV Not set by this instruction.
- AV Not set by this instruction.
- SAV Not set by this instruction.

Examples
- jz d2, foobar
- jz d15, foobar

See Also
JGEZ (16-bit), JGTZ (16-bit), JLEZ (16-bit), JLTZ (16-bit), JNZ (16-bit)
**JZ.A**

**Jump if Zero Address**

**Description**

If the contents of A[a] are equal to zero then add the value specified by disp15, sign-extended and multiplied by 2, to the contents of PC and jump to that address.

If the contents of A[b] are equal to zero then add the value specified by disp4, zero-extended and multiplied by 2, to the contents of PC and jump to that address.

**JZ.A**

A[a], disp15 (BRR)

```
         31 130 | 16 15 | 12 11 |  8  7 |  0
D|H  |disp15  |  -   |  a  | BD_H
```

if (A[a] == 0) then PC = PC + sign_ext(disp15) * 2;

**JZ.A**

A[b], disp4 (SBR)

```
       15  | 12 11 |  8  7 |  0
b  | disp4 | BC_H
```

if (A[b] == 0) then PC = PC + zero_ext(disp4) * 2;

**Status Flags**

- **C** Not set by this instruction.
- **V** Not set by this instruction.
- **SV** Not set by this instruction.
- **AV** Not set by this instruction.
- **SAV** Not set by this instruction.

**Examples**

```
jz.a a4, foobar
jz.a a2, foobar
```

**See Also**

JNZ.A
JZ.T
Jump if Zero Bit

Description
If bit n of register D[a] is equal to zero then add the value specified by disp15, sign-extended and multiplied by 2, to the contents of PC and jump to that address.

```
if (!D[a][n]) then PC = PC + sign_ext(disp15) * 2;
```

JZ.T D[a], n, disp15 (BRN)

<table>
<thead>
<tr>
<th>a</th>
<th>n[3:0]</th>
<th>disp15</th>
<th>6FH</th>
</tr>
</thead>
</table>

JZ.T D[15], n, disp4 (SBRN)

| n | disp4 | 2EH |

```
if (!D[15][n]) then PC = PC + zero_ext(disp4) * 2;
```

Status Flags

- C: Not set by this instruction.
- V: Not set by this instruction.
- SV: Not set by this instruction.
- AV: Not set by this instruction.
- SAV: Not set by this instruction.

Examples

```
jz.t d1, 1, foobar
jz.t d15, 1, foobar
```

See Also

JNZ.T
LD.A
Load Word to Address Register

Description
Load the word contents of the memory location specified by the addressing mode into address register A[a].

Note: If the target register is modified by the addressing mode, the result is undefined.

LD.A A[a], off18 (ABS) (Absolute Addressing Mode)
EA = \{off18[17:14], 14b'0, off18[13:0]\};
A[a] = M(EA, word);

LD.A A[a], A[b], off10 (BO) (Base + Short Offset Addressing Mode)
EA = A[b] + sign_ext(off10);
A[a] = M(EA, word);

LD.A A[a], P[b] (BO) (Bit-reverse Addressing Mode)
index = zero_ext(A[b+1][15:0]);
incr = zero_ext(A[b+1][31:16]);
EA = A[b] + index;
A[a] = M(EA, word);
new_index = reverse16(reverse16(index) + reverse16(incr));
A[b+1] = (incr[15:0], new_index[15:0]);
### LD.A A[a], P[b], off10 (BO) (Circular Addressing Mode)

<p>| | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>28</td>
<td>27</td>
<td>22</td>
<td>21</td>
<td>16</td>
<td>15</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>off10[9:6]</td>
<td>16H</td>
<td>off10[5:0]</td>
<td>b</td>
<td>a</td>
<td>29H</td>
<td></td>
</tr>
</tbody>
</table>

Index = zero_ext(A[b+1][15:0]);
Length = zero_ext(A[b+1][31:16]);
EA = A[b] + index;
A[a] = M(EA, word);
new_index = index + sign_ext(off10);
new_index = new_index < 0 ? new_index+length : new_index % length;
A[b+1] = {length[15:0], new_index[15:0]};

### LD.A A[a], A[b], off10 (BO) (Post-increment Addressing Mode)

<p>| | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>28</td>
<td>27</td>
<td>22</td>
<td>21</td>
<td>16</td>
<td>15</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>off10[9:6]</td>
<td>06H</td>
<td>off10[5:0]</td>
<td>b</td>
<td>a</td>
<td>09H</td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b];
A[a] = M(EA, word);
A[b] = EA + sign_ext(off10);

### LD.A A[a], A[b], off10 (BO) (Pre-increment Addressing Mode)

<p>| | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>28</td>
<td>27</td>
<td>22</td>
<td>21</td>
<td>16</td>
<td>15</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>off10[9:6]</td>
<td>16H</td>
<td>off10[5:0]</td>
<td>b</td>
<td>a</td>
<td>09H</td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off10);
A[a] = M(EA, word);
A[b] = EA;

### LD.A A[a], A[b], off16 (BOL)(Base + Long Offset Addressing Mode)

<p>| | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>28</td>
<td>27</td>
<td>22</td>
<td>21</td>
<td>16</td>
<td>15</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off16);
A[a] = M(EA, word);
**LD.A**  
A[15], A[10], const8 (SC)  

```
<table>
<thead>
<tr>
<th>const8</th>
<th>D8H</th>
</tr>
</thead>
</table>
```


**LD.A**  
A[c], A[b] (SLR)  

```
<table>
<thead>
<tr>
<th>b</th>
<th>c</th>
<th>D4H</th>
</tr>
</thead>
</table>
```

A[c] = M(A[b], word);

**LD.A**  
A[c], A[b] (SLR)  
(Post-increment Addressing Mode)

```
<table>
<thead>
<tr>
<th>b</th>
<th>c</th>
<th>C4H</th>
</tr>
</thead>
</table>
```

A[c] = M(A[b], word);  

**LD.A**  
A[c], A[15], off4 (SLRO)  

```
<table>
<thead>
<tr>
<th>off4</th>
<th>c</th>
<th>C8H</th>
</tr>
</thead>
</table>
```


**LD.A**  
A[15], A[b], off4 (SRO)  

```
<table>
<thead>
<tr>
<th>b</th>
<th>off4</th>
<th>CCH</th>
</tr>
</thead>
</table>
```


**Status Flags**

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>
Examples

`ld.a  a0, [a0]`
`ld.a  a5, [a0+]4`

See Also

`LD.B, LD.BU, LD.D, LD.DA, LD.H, LD.Q, LD.W`
### LD.B
Load Byte

### LD.BU
Load Byte Unsigned

#### Description
Load the byte contents of the memory location specified by the addressing mode, sign-extended or zero-extended, into data register D[a].

Load the byte contents of the memory location specified by the addressing mode, zero-extended, into either data register D[a] or D[15].

#### LD.B

<table>
<thead>
<tr>
<th>D[a], off18 (ABS)</th>
<th>(Absolute Addressing Mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>28</td>
</tr>
</tbody>
</table>

\[ EA = \{ off18[17:14], 14b'0, off18[13:0] \}; \]
D[a] = sign_ext(M(EA, byte));

#### LD.B

<table>
<thead>
<tr>
<th>D[a], A[b], off10 (BO)</th>
<th>(Base + Short Offset Addressing Mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>28</td>
</tr>
<tr>
<td>off10[9:6]</td>
<td>20H</td>
</tr>
</tbody>
</table>

\[ EA = A[b] + sign_ext(off10); \]
D[a] = sign_ext(M(EA, byte));

#### LD.B

<table>
<thead>
<tr>
<th>D[a], P[b] (BO)</th>
<th>(Bit-reverse Addressing Mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>28</td>
</tr>
<tr>
<td>-</td>
<td>00H</td>
</tr>
</tbody>
</table>

\[ index = zero_ext(A[b+1][15:0]); \]
\[ incr = zero_ext(A[b+1][31:16]); \]
\[ EA = A[b] + index; \]
D[a] = sign_ext(M(EA, byte));
\[ new\_index = reverse16(reverse16(index) + reverse16(incr)); \]
\[ A[b+1] = [ incr[15:0], new\_index[15:0]]; \]
LD.B D[a], P[b], off10 (BO)  
(Circular Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>10H</td>
<td></td>
<td></td>
<td>off10[5:0]</td>
<td>b</td>
<td>a</td>
<td>29H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

index = zero_ext(A[b+1][15:0]);
length = zero_ext(A[b+1][31:16]);
EA = A[b] + index;
D[a] = sign_ext(M(EA, byte));
new_index = index + sign_ext(off10);
new_index = new_index < 0 ? new_index+length : new_index % length;
A[b+1] = (length[15:0], new_index[15:0]);

LD.B D[a], A[b], off10 (BO)  
(Post-increment Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>00H</td>
<td></td>
<td></td>
<td>off10[5:0]</td>
<td>b</td>
<td>a</td>
<td>09H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b];
D[a] = sign_ext(M(EA, byte));
A[b] = EA + sign_ext(off10);

LD.B D[a], A[b], off10 (BO)  
(Pre-increment Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>10H</td>
<td></td>
<td>off10[5:0]</td>
<td>b</td>
<td>a</td>
<td>09H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off10);
D[a] = sign_ext(M(EA, byte));
A[b] = EA;

LD.BU D[a], off18 (ABS)  
(Absolute Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
</table>

EA = {off18[17:14], 14b'0, off18[13:0]};
D[a] = zero_ext(M(EA, byte));
LD.BU

D[a], A[b], off10 (BO) (Base + Short Offset Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
</table>

EA = A[b] + sign_ext(off10);
D[a] = zero_ext(M(EA, byte));

LD.BU

D[a], P[b] (BO) (Bit-reverse Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>01H</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>29H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

index = zero_ext(A[b+1][15:0]);
incr = zero_ext(A[b+1][31:16]);
EA = A[b] + index;
D[a] = zero_ext(M(EA, byte));
new_index = reverse16(reverse16(index) + reverse16(incr));
A[b+1] = {incr[15:0], new_index[15:0]};

LD.BU

D[a], P[b], off10 (BO) (Circular Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
</table>

index = zero_ext(A[b+1][15:0]);
length = zero_ext(A[b+1][31:16]);
EA = A[b] + index;
D[a] = zero_ext(M(EA, byte));
new_index = index + sign_ext(off10);
new_index = new_index < 0 ? new_index + length : new_index % length;
A[b+1] = {length[15:0], new_index[15:0]};

LD.BU

D[a], A[b], off10 (BO) (Post-increment Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>off10[9:6]</td>
<td>01H</td>
<td>off10[5:0]</td>
<td>b</td>
<td>a</td>
<td>09H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b];
D[a] = zero_ext(M(EA, byte));
A[b] = EA + sign_ext(off10);

**LD.BU** D[a], A[b], off10 (BO)  (Pre-increment Addressing Mode)

<p>| | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>28</td>
<td>27</td>
<td>22</td>
<td>21</td>
</tr>
<tr>
<td></td>
<td>16</td>
<td>15</td>
<td>12</td>
<td>11</td>
</tr>
<tr>
<td>off10[9:6]</td>
<td>09H</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EA = A[b] + sign_ext(off10);</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D[a] = zero_ext(M(EA, byte));</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A[b] = EA;</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**LD.BU** D[c], A[b] (SLR)

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>12</td>
<td>11</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>7</td>
<td>0</td>
</tr>
<tr>
<td>b</td>
<td>c</td>
<td>14H</td>
<td></td>
</tr>
<tr>
<td>D[c] = zero_ext(M(A[b], byte));</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**LD.BU** D[c], A[b] (SLR)  (Post-increment Addressing Mode)

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>12</td>
<td>11</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>7</td>
<td>0</td>
</tr>
<tr>
<td>b</td>
<td>c</td>
<td>04H</td>
<td></td>
</tr>
<tr>
<td>D[c] = zero_ext(M(A[b], byte));</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**LD.BU** D[c], A[15], off4 (SLRO)

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>12</td>
<td>11</td>
<td>0</td>
</tr>
<tr>
<td>off4</td>
<td>c</td>
<td>08H</td>
<td></td>
</tr>
</tbody>
</table>

**LD.BU** D[15], A[b], off4 (SRO)

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>12</td>
<td>11</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>7</td>
<td>0</td>
</tr>
<tr>
<td>b</td>
<td>off4</td>
<td>0CH</td>
<td></td>
</tr>
</tbody>
</table>

**Status Flags**

C  Not set by these instructions.

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
V Not set by these instructions.
SV Not set by these instructions.
AV Not set by these instructions.
SAV Not set by these instructions.

Examples
ld.b d0, [a0]
ld.bu d5, [a0+4]

See Also
LD.A, LD.D, LD.DA, LD.H, LD.Q, LD.W
LD.D
Load Double-word

Description
Load the double-word contents of the memory location specified by the addressing mode into the extended data register E[a]. The least-significant word of the double-word value is loaded into the even register (D[n]) and the most-significant word is loaded into the odd register (D[n+1]).

LD.D E[a], off18 (ABS)  (Absolute Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
</table>

EA = {off18[17:14], 14b'0, off18[13:0]};
E[a] = M(EA, doubleword);

LD.D E[a], A[b], off10 (BO)  (Base + Short Offset Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
</table>

EA = A[b] + sign_ext(off10);
E[a] = M(EA, doubleword);

LD.D E[a], P[b] (BO)  (Bit-reverse Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>05H</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>29H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

index = zero_ext(A[b+1][15:0]);
incr = zero_ext(A[b+1][31:16]);
EA = A[b] + index;
D[a] = zero_ext(M(EA, doubleword));
new_index = reverse16(reverse16(index) + reverse16(incr));
A[b+1] = {incr[15:0], new_index[15:0]};

LD.D E[a], P[b], off10 (BO)  (Circular Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>off10[9:6]</td>
<td>15H</td>
<td>off10[5:0]</td>
<td>b</td>
<td>a</td>
<td>29H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
index = zero_ext(A[b+1][15:0]);
lengh = zero_ext(A[b+1][31:16]);
EA0 = A[b] + index;
EA2 = A[b] + (index + 2) % length;
EA4 = A[b] + (index + 4) % length;
EA6 = A[b] + (index + 6) % length;
EA = {M(EA6, halfword), M(EA4, halfword), M(EA2, halfword), M(EA0, halfword)};
new_index = index + sign_ext(off10);
new_index = new_index < 0 ? new_index+length : new_index % length;
A[b+1] = {length[15:0], new_index[15:0]};

LD.D E[a], A[b], off10 (BO) (Post-increment Addressing Mode)

<table>
<thead>
<tr>
<th>off10[9:6]</th>
<th>off10[5:0]</th>
<th>b</th>
<th>a</th>
<th>09H</th>
</tr>
</thead>
<tbody>
<tr>
<td>05H</td>
<td></td>
<td>b</td>
<td>a</td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b];
E[a] = M(EA, doubleword);
A[b] = EA + sign_ext(off10);

LD.D E[a], A[b], off10 (BO) (Pre-increment Addressing Mode)

<table>
<thead>
<tr>
<th>off10[9:6]</th>
<th>off10[5:0]</th>
<th>b</th>
<th>a</th>
<th>09H</th>
</tr>
</thead>
<tbody>
<tr>
<td>15H</td>
<td></td>
<td>b</td>
<td>a</td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off10);
E[a] = M(EA, doubleword);
A[b] = EA;

Status Flags

| C  | Not set by this instruction. |
| V  | Not set by this instruction. |
| SV | Not set by this instruction. |
| AV | Not set by this instruction. |
| SAV | Not set by this instruction. |
Examples

ld.d e0, [a0]
ld.d d0/d1, [a0]
ld.d e4, [a10+]4

See Also

LD.A, LD.B, LD.BU, LD.DA, LD.H, LD.Q, LD.W
**LD.DA**  
Load Double-word to Address Register

**Description**  
Load the double-word contents of the memory location specified by the addressing mode into an address register pair A[a]. The least-significant word of the double-word value is loaded into the even register (A[a]) and the most-significant word is loaded into the odd register (A[a+1]).

*Note: If the target register is modified by the addressing mode, the result is undefined.*

**LD.DA P[a], off18 (ABS) (Absolute Addressing Mode)**

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
</table>

EA = {off18[17:14], 14b'0, off18[13:0]};  
P[a] = M(EA, doubleword);

**LD.DA P[a], A[b], off10 (BO) (Base + Short Offset Addressing Mode)**

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>27H</td>
<td>off10[5:0]</td>
<td>b</td>
<td>a</td>
<td>09H</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off10);  
P[a] = M(EA, doubleword);

**LD.DA P[a], P[b] (BO) (Bit-reverse Addressing Mode)**

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>07H</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>29H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

index = zero_ext(A[b+1][15:0]);  
incr = zero_ext(A[b+1][31:16]);  
EA = A[b] + index;  
P[a] = M(EA, doubleword);  
new_index = reverse16(reverse16(index) + reverse16(increment));  
A[b+1] = {incr[15:0], new_index[15:0]};
### LD.DA P[a], P[b], off10 (BO) (Circular Addressing Mode)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>17H</td>
<td>b</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>29H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- index = zero_ext(A[b+1][15:0]);
- length = zero_ext(A[b+1][31:16]);
- EA0 = A[b] + index;
- EA4 = A[b] + (index + 4) % length;
- P[a] = {M(EA4, word), M(EA0, word)};
- new_index = index + sign_ext(off10);
- new_index = new_index < 0 ? new_index + length : new_index % length;
- A[b+1] = {length[15:0], new_index[15:0]};

### LD.DA P[a], A[b], off10 (BO) (Post-increment Addressing Mode)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>07H</td>
<td>b</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>09H</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- EA = A[b];
- P[a] = M(EA, doubleword);
- A[b] = EA + sign_ext(off10);

### LD.DA P[a], A[b], off10 (BO) (Pre-increment Addressing Mode)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>17H</td>
<td>b</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>09H</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- EA = A[b] + sign_ext(off10);
- P[a] = M(EA, doubleword);
- A[b] = EA;

### Status Flags

- **C**: Not set by this instruction.
- **V**: Not set by this instruction.
- **SV**: Not set by this instruction.
- **AV**: Not set by this instruction.
- **SAV**: Not set by this instruction.

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
Examples
ld.da a4/a5, [a6]+8
ld.da a0/a1, _savedPointerBuffer

See Also
LD.A, LD.B, LD.BU, LD.D, LD.H, LD.Q, LD.W
**LD.H**  
Load Half-word

**Description**  
Load the half-word contents of the memory location specified by the addressing mode, sign-extended, into data register D[a].

Load the half-word contents of the memory location specified by the addressing mode, sign-extended, into either data register D[a] or D[15].

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD.H D[a], off18 (ABS)</td>
<td>(Absolute Addressing Mode)</td>
<td></td>
</tr>
</tbody>
</table>
EA = {off18[17:14], 14b'0, off18[13:0]};  
D[a] = sign_ext(M(EA, halfword)); |

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD.H D[a], A[b], off10 (BO)</td>
<td>(Base + Short Offset Addressing Mode)</td>
<td></td>
</tr>
</tbody>
</table>
EA = A[b] + sign_ext(off10);  
D[a] = sign_ext(M(EA, halfword)); |

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD.H D[a], P[b]</td>
<td>(Bit-reverse Addressing Mode)</td>
<td></td>
</tr>
</tbody>
</table>
index = zero_ext(A[b+1][15:0]);  
incr = zero_ext(A[b+1][31:16]);  
EA = A[b] + index;  
D[a] = sign_ext(M(EA, halfword));  
new_index = reverse16(reverse16(index) + reverse16(incr));  
A[b+1] = {incr[15:0], new_index[15:0]}; |
LD.H D[a], P[b], off10 (BO) (Circular Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>off10[9:6]</td>
<td>12H</td>
<td>off10[5:0]</td>
<td>b</td>
<td>a</td>
<td>29H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

index = zero_ext(A[b+1][15:0]);
length = zero_ext(A[b+1][31:16]);
EA = A[b] + index;
D[a] = sign_ext(M(EA, halfword));
new_index = index + sign_ext(off10);
new_index = new_index < 0 ? new_index + length : new_index % length;
A[b+1] = {length[15:0], new_index[15:0]};

LD.H D[a], A[b], off10 (BO) (Post-increment Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>off10[9:6]</td>
<td>02H</td>
<td>off10[5:0]</td>
<td>b</td>
<td>a</td>
<td>09H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b];
D[a] = sign_ext(M(EA, halfword));
A[b] = EA + sign_ext(off10);

LD.H D[a], A[b], off10 (BO) (Pre-increment Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>off10[9:6]</td>
<td>12H</td>
<td>off10[5:0]</td>
<td>b</td>
<td>a</td>
<td>09H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off10);
D[a] = sign_ext(M(EA, halfword));
A[b] = EA;

LD.H D[c], A[b] (SLR)

<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
<td>c</td>
<td>94H</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

D[c] = sign_ext(M(A[b], halfword));

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
LD.H D[c], A[b] (SLR) (Post-increment Addressing Mode)

15  1211  8  7  0
  b  c  84H

D[c] = sign_ext(M(A[b], half-word));

LD.H D[c], A[15], off4 (SLRO)

15  1211  8  7  0
  off4  c  88H


LD.H D[15], A[b], off4 (SRO)

15  1211  8  7  0
  b  off4  8CH


Status Flags

C  Not set by this instruction.
V  Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples

ld.h  d0, [a0]
ld.hu  d1, [a0]

See Also

LD.A, LD.B, LD.BU, LD.D, LD.DA, LD.Q, LD.W
LD.HU
Load Half-word Unsigned

Description
Load the half-word contents of the memory location specified by the addressing mode, zero-extended, into data register D[a].

LD.HU  D[a], off18 (ABS)  (Absolute Addressing Mode)

31  28 27 26 25 22 21 16 15 12 11 8 7 0

EA = {off18[17:14], 14b'0, off18[13:0]};
D[a] = zero_ext(M(EA, halfword));

LD.HU  D[a], A[b], off10 (BO)  (Base + Short Offset Addressing Mode)

31  28 27 22 21 16 15 12 11 8 7 0
off10[9:6]  23H  off10[5:0]  b  a  09H

EA = A[b] + sign_ext(off10);
D[a] = zero_ext(M(EA, halfword));

LD.HU  D[a], P[b] (BO)  (Bit-reverse Addressing Mode)

31  28 27 22 21 16 15 12 11 8 7 0
-  03H  -  b  a  29H

index = zero_ext(A[b+1][15:0]);
incr = zero_ext(A[b+1][31:16]);
EA = A[b] + index;
D[a] = zero_ext(M(EA, halfword));
near_index = reverse16(reverse16(index) + reverse16(incr));
A[b+1] = (incr[15:0], near_index[15:0]);

LD.HU  D[a], P[b], off10 (BO)  (Circular Addressing Mode)

31  28 27 22 21 16 15 12 11 8 7 0

index = zero_ext(A[b+1][15:0]);
length = zero_ext(A[b+1][31:16]);

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
EA0 = A[b] + index;
D[a] = zero_ext(EA, halfword);
new_index = index + sign_ext(off10);
new_index = new_index < 0 ? new_index + length : new_index % length;
A[b+1] = {length[15:0], new_index[15:0]};

**LD.HU**

<table>
<thead>
<tr>
<th>D[a], A[b], off10 (BO)</th>
<th>(Post-increment Addressing Mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 28 27 22 21 16 15 12 11 8 7 0</td>
<td></td>
</tr>
<tr>
<td>off10[9:6] 03H</td>
<td>off10[5:0]</td>
</tr>
</tbody>
</table>

EA = A[b];
D[a] = zero_ext(M(EA, halfword));
A[b] = EA + sign_ext(off10);

**LD.HU**

<table>
<thead>
<tr>
<th>D[a], A[b], off10 (BO)</th>
<th>(Pre-increment Addressing Mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 28 27 22 21 16 15 12 11 8 7 0</td>
<td></td>
</tr>
<tr>
<td>off10[9:6] 13H</td>
<td>off10[5:0]</td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off10);
D[a] = zero_ext(M(EA, halfword));
A[b] = EA;

**Status Flags**

- **C**: Not set by this instruction.
- **V**: Not set by this instruction.
- **SV**: Not set by this instruction.
- **AV**: Not set by this instruction.
- **SAV**: Not set by this instruction.

**Examples**

- `ld.h d0, [a0]`
- `ld.hu d1, [a0]`

**See Also**

- `LD.A, LD.B, LD.BU, LD.D, LD.DA, LD.Q, LD.W`
**LD.Q**  
**Load Half-word Signed Fraction**

**Description**  
Load the half-word contents of the memory location specified by the addressing mode into the most-significant half-word of data register D[a], setting the 16 least-significant bits of D[a] to zero.

### LD.Q  
**D[a], off18 (ABS) (Absolute Addressing Mode)**

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
</table>

EA = {off18[17:14], 14b'0, off18[13:0]};  
D[a] = {M(EA, halfword), 16'h0000};

### LD.Q  
**D[a], A[b], off10 (BO) (Base + Short Offset Addressing Mode)**

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>28</td>
<td>H</td>
<td>off10[5:0]</td>
<td>b</td>
<td>a</td>
<td>09H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off10);  
D[a] = {M(EA, halfword), 16'h0000};

### LD.Q  
**D[a], P[b] (BO) (Bit-reverse Addressing Mode)**

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>08H</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>29H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

index = zero_ext(A[b+1][15:0]);  
inacr = zero_ext(A[b+1][31:16]);  
EA = A[b] + index;  
D[a] = {M(EA, halfword), 16'h0000};  
new_index = reverse16(reverse16(index) + reverse16(inacr));  
A[b+1] = {incr[15:0], new_index[15:0]};

### LD.Q  
**D[a], P[b], off10 (BO) (Circular Addressing Mode)**

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>18</td>
<td>H</td>
<td>off10[5:0]</td>
<td>b</td>
<td>a</td>
<td>29H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

index = zero_ext(A[b+1][15:0]);

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494.
length = zero_ext(A[b+1][31:16]);
EA0 = A[b] + index;
D[a] = {M(EA, halfword), 16'h0000};
new_index = index + sign_ext(off10);
new_index = new_index < 0 ? new_index + length : new_index % length;
A[b+1] = {length[15:0], new_index[15:0]};

LD.Q D[a], A[b], off10 (BO) (Post-increment Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>2221</th>
<th>1615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>off10[9:6]</td>
<td>08H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>off10[5:0]</td>
<td>b</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>c</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>a</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>09H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b];
D[a] = {M(EA, halfword), 16'h0000};
A[b] = EA + sign_ext(off10);

LD.Q D[a], A[b], off10 (BO) (Pre-increment Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>2221</th>
<th>1615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>off10[9:6]</td>
<td>18H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>off10[5:0]</td>
<td>b</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>c</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>a</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>09H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off10);
D[a] = {M(EA, halfword), 16'h0000};
A[b] = EA;

Status Flags

- C Not set by this instruction.
- V Not set by this instruction.
- SV Not set by this instruction.
- AV Not set by this instruction.
- SAV Not set by this instruction.

Examples

ld.q d4, [a0+]2
ld.q d2, [a2+]22

See Also

LD.A, LD.D, LD.DA, LD.B, LD.BU, LD.H, LD.W
LD.W
Load Word

Description
Load word contents of the memory location specified by the addressing mode into data register D[a].

Load word contents of the memory location specified by the addressing mode into data register either D[a] or D[15].

LD.W  D[a], off18 (ABS) (Absolute Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
<th>0</th>
<th>22</th>
<th>2</th>
<th>16</th>
<th>12</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>25</td>
<td>26</td>
<td>27</td>
<td>31</td>
<td>14</td>
<td>15</td>
<td>12</td>
<td>7</td>
<td>4</td>
<td>0</td>
</tr>
</tbody>
</table>

EA = {off18[17:14], 14b'0, off18[13:0]};
D[a] = M(EA, word);

LD.W  D[a], A[b], off10 (BO) (Base + Short Offset Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
<th>0</th>
<th>22</th>
<th>2</th>
<th>16</th>
<th>12</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>25</td>
<td>26</td>
<td>27</td>
<td>31</td>
<td>14</td>
<td>15</td>
<td>12</td>
<td>7</td>
<td>4</td>
<td>0</td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off10);
D[a] = M(EA, word);

LD.W  D[a], P[b] (BO) (Bit-reverse Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>0</th>
<th>0</th>
<th>22</th>
<th>2</th>
<th>16</th>
<th>12</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>25</td>
<td>26</td>
<td>27</td>
<td>31</td>
<td>14</td>
<td>15</td>
<td>12</td>
<td>7</td>
<td>4</td>
<td>0</td>
</tr>
</tbody>
</table>

index = zero_ext(A[b+1][15:0]);
incr = zero_ext(A[b+1][31:16]);
EA = A[b] + index;
D[a] = M(EA, word);
new_index = reverse16(reverse16(index) + reverse16(incr));
A[b+1] = {incr[15:0], new_index[15:0]};

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
LD.W D[a], P[b], off10 (BO) (Circular Addressing Mode)

\[
\begin{array}{cccccc}
31 & 28 & 27 & 22 & 21 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\end{array}
\]

\[
\begin{array}{cccc}
\text{off10}[9:6] & 14_H & \text{off10}[5:0] & b & a & \text{29}_H \\
\end{array}
\]

index = zero_ext(A[b+1][15:0]);
length = zero_ext(A[b+1][31:16]);
EA0 = A[b] + index;
EA2 = A[b] + (index + 2% length);
D[a] = (M(EA2, halfword), M(EA0, halfword));
new_index = index + sign_ext(off10);
new_index = new_index < 0 ? new_index + length : new_index % length;
A[b+1] = {length[15:0], new_index[15:0]};

LD.W D[a], A[b], off10 (BO) (Post-increment Addressing Mode)

\[
\begin{array}{cccccc}
31 & 28 & 27 & 22 & 21 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\end{array}
\]

\[
\begin{array}{cccc}
\text{off10}[9:6] & 04_H & \text{off10}[5:0] & b & a & \text{09}_H \\
\end{array}
\]

EA = A[b];
D[a] = M(EA, word);
A[b] = EA + sign_ext(off10);

LD.W D[a], A[b], off16 (BO) (Pre-increment Addressing Mode)

\[
\begin{array}{cccccc}
31 & 28 & 27 & 22 & 21 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\end{array}
\]

\[
\begin{array}{cccc}
\text{off10}[9:6] & 14_H & \text{off10}[5:0] & b & a & \text{09}_H \\
\end{array}
\]

EA = A[b] + sign_ext(off10);
D[a] = M(EA, word);
A[b] = EA;

LD.W D[a], A[b], off16 (BOL)(Base + Long Offset Addressing Mode)

\[
\begin{array}{cccccc}
31 & 28 & 27 & 22 & 21 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\end{array}
\]

\[
\begin{array}{cccc}
\text{off16}[9:6] & \text{off16}[15:10] & \text{off16}[5:0] & b & a & \text{19}_H \\
\end{array}
\]

EA = A[b] + sign_ext(off16);
D[a] = M(EA, word);
### LD.W  D[15], A[10], const8 (SC)

<table>
<thead>
<tr>
<th>15</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>const8</td>
<td></td>
<td></td>
<td>58H</td>
</tr>
</tbody>
</table>

\[ D[15] = M(A[10] + \text{zero_ext}(4 \times \text{const8}), \text{word}); \]

### LD.W  D[c], A[b] (SLR)

<table>
<thead>
<tr>
<th>15</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
<td>c</td>
<td></td>
<td></td>
<td>54H</td>
</tr>
</tbody>
</table>

\[ D[c] = M(A[b], \text{word}); \]

### LD.W  D[c], A[b] (SLR)  (Post-increment Addressing Mode)

<table>
<thead>
<tr>
<th>15</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
<td>c</td>
<td></td>
<td></td>
<td>44H</td>
</tr>
</tbody>
</table>

\[ D[c] = M(A[b], \text{word});  \\
A[b] = A[b] + 4; \]

### LD.W  D[c], A[15], off4 (SLRO)

<table>
<thead>
<tr>
<th>15</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>off4</td>
<td>c</td>
<td></td>
<td></td>
<td>48H</td>
</tr>
</tbody>
</table>

\[ D[c] = M(A[15] + \text{zero_ext}(4 \times \text{off4}), \text{word}); \]

### LD.W  D[15], A[b], off4 (SRO)

<table>
<thead>
<tr>
<th>15</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
<td>off4</td>
<td></td>
<td></td>
<td>4C_H</td>
</tr>
</tbody>
</table>

\[ D[15] = M(A[b] + \text{zero_ext}(4 \times \text{off4}), \text{word}); \]

### Status Flags

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>
TriCore® 1 (V1.3 & V1.3.1)
32-bit Unified Processor Core

Instruction Set

SAV | Not set by this instruction.

Examples
ld.w d4, [a0+]2
ld.w d2, [a2+]22

See Also
LD.A, LD.D, LD.DA, LD.B, LD.BU, LD.H, LD.Q, LD.B, LD.D

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
LDLCX
Load Lower Context

Description
Load the contents of the memory block specified by the addressing mode into registers A[2]-A[7] and D[0]-D[7]. This operation is normally used to restore GPR values that were saved previously by an STLCX instruction.

Note: The effective address specified by the addressing mode must be aligned on a 16-word boundary. For this instruction the addressing mode is restricted to absolute (ABS) or base plus short offset (BO).

LDLCX off18 (ABS) (Absolute Addressing Mode)

EA = {off18[17:14],14b'0,off18[13:0]};
{dummy, dummy, A[2:3], D[0:3], A[4:7], D[4:7]} = M(EA, 16-word);

LDLCX A[b], off10 (BO) (Base + Short Index Addressing Mode)

EA = A[b] + sign_ext(off10);
{dummy, dummy, A[2:3], D[0:3], A[4:7], D[4:7]} = M(EA, 16-word);

Status Flags
C Not set by this instruction.
V Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples
-

See Also
LDUCX, RSLCX, STLCX, STUCX, SVLCX, BISR

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
LDMST
Load-Modify-Store

Description
The atomic Load-Modify-Store implements a store under a mask of a value to the memory word, whose address is specified by the addressing mode. Only those bits of the value \(E[a][31:0]\) where the corresponding bits in the mask \(E[a][63:32]\) are set, are stored into memory. The value and mask may be generated using the \texttt{IMASK} instruction.

\begin{verbatim}
LDMST off18, E[a] (ABS) (Absolute Addressing Mode)

\begin{tabular}{|c|c|c|c|c|c|}
\hline
\hline
01 & 21 & 0 & a & E5H \\
\hline
EA = \{off18[17:14], 14b’0,off18[13:0]}; \\
M(EA, word) = (M(EA, word) & ~E[a][63:32]) | (E[a][31:0] & E[a][63:32]);
\end{tabular}
\end{verbatim}

\texttt{LDMST A[b], off10, E[a] (BO) (Base + Short Offset Addressing Mode)}

\begin{verbatim}
LDMST A[b], off10, E[a] (BO) (Base + Short Offset Addressing Mode)

\begin{tabular}{|c|c|c|c|c|c|}
\hline
\hline
0 & 21 & 0 & b & a & 49H \\
\hline
EA = A[b] + sign_ext(off10); \\
M(EA, word) = (M(EA, word) & ~E[a][63:32]) | (E[a][31:0] & E[a][63:32]);
\end{tabular}
\end{verbatim}

\texttt{LDMST P[b], E[a] (BO) (Bit-reverse Addressing Mode)}

\begin{verbatim}
LDMST P[b], E[a] (BO) (Bit-reverse Addressing Mode)

\begin{tabular}{|c|c|c|c|c|c|}
\hline
index & 01 & - & b & a & 69H \\
\hline
- & 01 & - & b & a & 69H \\
\hline
index = zero_ext(A[b+1][15:0]); \\
incr = zero_ext(A[b+1][31:16]); \\
EA = A[b] + index; \\
M(EA, word) = (M(EA, word) & ~E[a][63:32]) | (E[a][31:0] & E[a][63:32]); \\
new_index = reverse16(reverse16(index) + reverse16(incr)); \\
A[b+1] = \{incr[15:0], new_index[15:0]\};
\end{tabular}
\end{verbatim}

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
LDMST P[b], off10, E[a] (BO) (Circular Addressing Mode)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>11_H</td>
<td>b</td>
<td></td>
<td></td>
<td>zero_ext(A[b+1][15:0])</td>
<td>zero_ext(A[b+1][31:16])</td>
<td>A[b] + index</td>
<td>(M(EA, word) &amp; ~E[a][63:32])</td>
<td>(E[a][31:0] &amp; E[a][63:32])</td>
</tr>
</tbody>
</table>

Index calculation:
index = zero_ext(A[b+1][15:0]);
length = zero_ext(A[b+1][31:16]);

new_index = index + sign_ext(off10);
new_index = new_index < 0 ? new_index + length : new_index % length;

M(EA, word) = (M(EA, word) & ~E[a][63:32]) | (E[a][31:0] & E[a][63:32]);

A[b] = EA + sign_ext(off10);

Status Flags

C  Not set by this instruction.
V  Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.
Examples

- IMASK, ST.T, SWAP.W

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
LDUCX
Load Upper Context

Description
Load the contents of the memory block specified by the addressing mode into registers A[10] to A[15] and D[8] to D[15]. This operation is used normally to restore GPR values that were saved previously by a STUCX instruction.

Note: The effective address (EA) specified by the addressing mode must be aligned on a 16-word boundary. For this instruction the addressing mode is restricted to absolute (ABS) or base plus short offset (BO).

LDUCX off18 (ABS) (Absolute Addressing Mode)
EA = {off18[17:14], 14b'0, off18[13:0]};
{dummy, dummy, A[10:11], D[8:11], A[12:15], D[12:15]} = M(EA, 16-word);

LDUCX A[b], off10 (BO) (Base + Short Index Addressing Mode)
EA = A[b][31:0] + sign_ext(off10);
{dummy, dummy, A[10:11], D[8:11], A[12:15], D[12:15]} = M(EA, 16-word);

Status Flags

C Not set by this instruction.
V Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
**LEA**

**Load Effective Address**

**Description**

Compute the absolute (effective) address defined by the addressing mode and put the result in address register A[a].

*Note: The auto-increment addressing modes are not supported for this instruction.*

**LEA**

<table>
<thead>
<tr>
<th>A[a], off18 (ABS)</th>
<th>(Absolute Addressing Mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 28 27 26 25 22 21</td>
<td>16 15 12 11 8 7 0</td>
</tr>
</tbody>
</table>

EA = \{off18[17:14], 14b'0, off18[13:0]\};

A[a] = EA[31:0];

**LEA**

<table>
<thead>
<tr>
<th>A[a], A[b], off10 (BO) (Base + Short Offset Addressing Mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 28 27 22 21</td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off10);

A[a] = EA[31:0];

**LEA**

<table>
<thead>
<tr>
<th>A[a], A[b], off16 (BOL) (Base + Long Offset Addressing Mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 28 27 22 21</td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off16);

A[a] = EA[31:0];

**Status Flags**

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>
Examples
lea a0, _absadd
lea a7, NumberOfLoops

See Also
MOV.A, MOV.D, MOVH.A
LOOP
Loop

Description
If address register A[b] is not equal to zero, then add the value specified by disp15, multiplied by two and sign-extended, to the contents of PC and jump to that address. The address register is decremented unconditionally.

If address register A[b] is not equal to zero then add value specified by disp4, multiplied by two and one-extended to a 32-bit negative number, to the contents of PC and jump to that address. The address register is decremented unconditionally.

LOOP A[b], disp15 (BRR)

<table>
<thead>
<tr>
<th>31 30</th>
<th>16 15</th>
<th>12 11</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>001b</td>
<td>disp15</td>
<td>b</td>
<td>-</td>
<td>FDH</td>
</tr>
</tbody>
</table>

if (A[b] != 0) then PC = PC + sign_ext(2 * disp15);

LOOP A[b], disp4 (SBR)

<table>
<thead>
<tr>
<th>15</th>
<th>12 11</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
<td>disp4</td>
<td>FCH</td>
<td></td>
</tr>
</tbody>
</table>

if (A[b] != 0) then PC = PC + {27b'111111111111111111111111, disp4, 0};

Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>V</th>
<th>SV</th>
<th>AV</th>
<th>SAV</th>
</tr>
</thead>
<tbody>
<tr>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

loop a4, iloop
loop a4, iloop
See Also

JNED, JNEI, LOOPU
**LOOPU**

**Loop Unconditional**

**Description**

Add the value specified by disp15, multiplied by two and sign-extended, to the contents of PC and jump to that address.

```
LOOPU disp15 (BRR)
```

```
PC = PC + sign_ext(2 * disp15);
```

**Status Flags**

- **C**: Not set by this instruction.
- **V**: Not set by this instruction.
- **SV**: Not set by this instruction.
- **AV**: Not set by this instruction.
- **SAV**: Not set by this instruction.

**Examples**

```
loopu  iloop
```

**See Also**

- J, JA, JI, JL, JLA, JLI, JNED, JNEI, LOOP
**LT**  
**Less Than**  
**LT.U**  
**Less Than Unsigned**

**Description**

If the contents of data register D[a] are less than the contents of either data register D[b] (instruction format RR) or const9 (instruction format RC), then set the least-significant bit of D[c] to one and clear the remaining bits to zero; otherwise clear all bits in D[c].

The operands are treated as signed (LT) or unsigned (LT.U) integers. The const9 value is sign-extended (LT) or zero-extended (LT.U).

If the contents of data register D[a] are less than the contents of either data register D[b] (instruction format SRR) or const4 (instruction format SRC), set the least-significant bit of D[15] to one and clear the remaining bits to zero; otherwise clear all bits in D[15]. The operands are treated as signed 32-bit integers, and the const4 value is sign-extended.

### LT D[c], D[a], const9 (RC)

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>28</th>
<th>27</th>
<th>21</th>
<th>20</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>12H</td>
<td>const9</td>
<td>a</td>
<td>8BH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

result = (D[a] < sign_ext(const9));  
D[c] = zero_ext(result);

### LT D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>12H</td>
<td>-</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>0BH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

result = (D[a] < D[b]);  
D[c] = zero_ext(result);

### LT D[15], D[a], const4 (SRC)

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>const4</td>
<td>a</td>
<td>FAH</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

result = (D[a] < sign_ext(const4));  
D[15] = zero_ext(result);
LT  D[15], D[a], D[b] (SRR)

\[
\begin{array}{c|c|c|c}
15 & 1211 & 8 & 7 & 0 \\
\hline
b & a & 7A_H \\
\end{array}
\]

result = (D[a] < D[b]);
D[15] = zero_ext(result);

LT.U  D[c], D[a], const9 (RC)

\[
\begin{array}{c|c|c|c|c|c|c}
31 & 2827 & 2120 & 1211 & 8 & 7 & 0 \\
\hline
c & 13H & const9 & a & 8B_H \\
\end{array}
\]

result = (D[a] < sign_ext(const9));  // unsigned
D[c] = zero_ext(result);

LT.U  D[c], D[a], D[b] (RR)

\[
\begin{array}{c|c|c|c|c|c|c}
31 & 2827 & 201918171615 & 1211 & 8 & 7 & 0 \\
\hline
c & 13H & - & - & b & a & 0B_H \\
\end{array}
\]

result = (D[a] < D[b]);  // unsigned
D[c] = zero_ext(result);

Status Flags

- C: Not set by these instructions.
- V: Not set by these instructions.
- SV: Not set by these instructions.
- AV: Not set by these instructions.
- SAV: Not set by these instructions.

Examples

\begin{verbatim}
lt d3, d1, d2
lt d3, d1, #126
lt.u d3, d1, d2
lt.u d3, d1, #253
lt d15, d1, d2
lt d15, d1, #6
\end{verbatim}

See Also
Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
See Also
EQ, GE, GE.U, NE, EQANY.B, EQANY.H
LT.A
Less Than Address

Description
If the contents of address register A[a] are less than the contents of address register A[b], set the least-significant bit of D[c] to one and clear the remaining bits to zero; otherwise clear all bits in D[c]. The operands are treated as unsigned 32-bit integers.

LT.A  D[c], A[a], A[b] (RR)

<table>
<thead>
<tr>
<th>C</th>
<th>42H</th>
<th>-</th>
<th>-</th>
<th>b</th>
<th>a</th>
<th>01H</th>
</tr>
</thead>
</table>


Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

lt.a  d3, a4, a2

See Also

EQ.A, EQZ.A, GE.A, NE, NEZ.A
LT.B
Less Than Packed Byte
LT.BU
Less Than Packed Byte Unsigned

Description
Compare each byte of data register D[a] with the corresponding byte of D[b]. In each case, if the value of the byte in D[a] is less than the value of the byte in D[b], set all bits in the corresponding byte of D[c] to one; otherwise clear all the bits. The operands are treated as signed (LT.B) or unsigned (LT.BU) 8-bit integers.

LT.B \( D[c], D[a], D[b] \) (RR)
\[
\begin{array}{ccccccc}
\text{c} & 2827 & 201918171615 & 1211 & 8 & 7 & 0 \\
\end{array}
\]
\[
D[c][31:24] = (D[a][31:24] < D[b][31:24]) \ ? 8'hFF : 8'h00; \\
D[c][23:16] = (D[a][23:16] < D[b][23:16]) \ ? 8'hFF : 8'h00; \\
D[c][15:8] = (D[a][15:8] < D[b][15:8]) \ ? 8'hFF : 8'h00; \\
D[c][7:0] = (D[a][7:0] < D[b][7:0]) \ ? 8'hFF : 8'h00;
\]

LT.BU \( D[c], D[a], D[b] \) (RR)
\[
\begin{array}{ccccccc}
\text{c} & 2827 & 201918171615 & 1211 & 8 & 7 & 0 \\
\end{array}
\]
\[
D[c][31:24] = (D[a][31:24] < D[b][31:24]) \ ? 8'hFF : 8'h00; \ // unsigned \\
D[c][23:16] = (D[a][23:16] < D[b][23:16]) \ ? 8'hFF : 8'h00; \ // unsigned \\
D[c][15:8] = (D[a][15:8] < D[b][15:8]) \ ? 8'hFF : 8'h00; \ // unsigned \\
D[c][7:0] = (D[a][7:0] < D[b][7:0]) \ ? 8'hFF : 8'h00; \ // unsigned
\]

Status Flags

\begin{tabular}{ll}
C & Not set by these instructions. \\
V & Not set by these instructions. \\
SV & Not set by these instructions. \\
AV & Not set by these instructions. \\
SAV & Not set by these instructions.
\end{tabular}

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
Examples
lt.b    d3, d1, d2
lt.bu   d3, d1, d2

See Also
EQ.B, EQ.H, EQ.W, LT.H, LT.HU, LT.W, LT.WU
LT.H
Less Than Packed Half-word

LT.HU
Less Than Packed Half-word Unsigned

Description
Compare each half-word of data register $D[a]$ with the corresponding half-word of $D[b]$. In each case, if the value of the half-word in $D[a]$ is less than the value of the corresponding half-word in $D[b]$, set all bits of the corresponding half-word of $D[c]$ to one; otherwise clear all the bits. Operands are treated as signed (LT.H) or unsigned (LT.HU) 16-bit integers.

**LT.H**

$D[c], D[a], D[b] \,(RR)$

<p>| | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>28</td>
<td>27</td>
<td>20</td>
<td>19</td>
<td>18</td>
</tr>
<tr>
<td>c</td>
<td>72H</td>
<td>-</td>
<td>-</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

$D[c][31:16] = (D[a][31:16] < D[b][31:16]) \, ? \, 16'hFFFF \, : \, 16'h0000$;
$D[c][15:0] = (D[a][15:0] < D[b][15:0]) \, ? \, 16'hFFFF \, : \, 16'h0000$;

**LT.HU**

$D[c], D[a], D[b] \,(RR)$

<p>| | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>28</td>
<td>27</td>
<td>20</td>
<td>19</td>
<td>18</td>
</tr>
<tr>
<td>c</td>
<td>73H</td>
<td>-</td>
<td>-</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

$D[c][31:16] = (D[a][31:16] < D[b][31:16]) \, ? \, 16'hFFFF \, : \, 16'h0000; \, // \, unsigned$
$D[c][15:0] = (D[a][15:0] < D[b][15:0]) \, ? \, 16'hFFFF \, : \, 16'h0000; \, // \, unsigned$

Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by these instructions.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by these instructions.</td>
</tr>
</tbody>
</table>

Examples

lt.h \, d3, d1, d2
lt.hu \, d3, d1, d2
See Also

EQ.B, EQ.H, EQ.W, LT.B, LT.BU, LT.W, LT.WU

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
LT.W
Less Than Packed Word
LT.WU
Less Than Packed Word Unsigned

Description
If the contents of data register D[a] are less than the contents of data register D[b], set all bits in D[c] to one; otherwise clear all bits in D[c]. D[a] and D[b] are treated as either signed (LT.W) or unsigned (LT.WU) 32-bit integers.

LT.W
D[c], D[a], D[b] (RR)
31 28 27 20 19 18 17 16 15 12 11 8 7 6 5 4 3 2 1 0
   c 92H - - b a 0B

D[c] = (D[a] < D[b]) ? 32'hFFFFFFF : 32'h00000000;

LT.WU
D[c], D[a], D[b] (RR)
31 28 27 20 19 18 17 16 15 12 11 8 7 6 5 4 3 2 1 0
   c 93H - - b a 0B

D[c] = (D[a] < D[b]) ? 32'hFFFFFFF : 32'h00000000; // unsigned

Status Flags

C  Not set by these instructions.
V  Not set by these instructions.
SV Not set by these instructions.
AV Not set by these instructions.
SAV Not set by these instructions.

Examples
lt.w   d3, d1, d2
lt.wu  d3, d1, d2

See Also
EQ.B, EQ.H, EQ.W, LT.B, LT.BU, LT.H, LT.HU
MADD
Multiply-Add
MADDS
Multiply-Add, Saturated

Description
Multiply two signed 32-bit integers, add the product to a signed 32-bit or 64-bit integer and put the result into a 32-bit or 64-bit register. The value const9 is sign-extended before the multiplication is performed. The MADDS result is saturated on overflow.

MADD
\[
32 + (32 \times K9) --> 32 \text{ signed}
\]
\[
\begin{array}{cccccc}
31 & 28 & 27 & 24 & 23 & 21 & 20 & 12 & 11 & 8 & 7 & 0 \\
\hline
c & d & \text{01H} & \text{const9} & a & \text{13H}
\end{array}
\]
result = \(D[d] + (D[a] \times \text{sign_ext(const9)})\);
\(D[c] = \text{result}[31:0]\);

MADD
\[
64 + (32 \times K9) --> 64 \text{ signed}
\]
\[
\begin{array}{cccccc}
31 & 28 & 27 & 24 & 23 & 21 & 20 & 12 & 11 & 8 & 7 & 0 \\
\hline
c & d & \text{03H} & \text{const9} & a & \text{13H}
\end{array}
\]
result = \(E[d] + (D[a] \times \text{sign_ext(const9)})\);
\(E[c] = \text{result}[63:0]\);

MADD
\[
32 + (32 \times 32) --> 32 \text{ signed}
\]
\[
\begin{array}{cccccc}
31 & 28 & 27 & 24 & 23 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\hline
c & d & \text{0A_H} & b & a & \text{03H}
\end{array}
\]
result = \(D[d] + (D[a] \times D[b])\);
\(D[c] = \text{result}[31:0]\);

MADD
\[
64 + (32 \times 32) --> 64 \text{ signed}
\]
result = E[d] + (D[a] * D[b]);
E[c] = result[63:0];

**MADDS**

\[ D[c], D[d], D[a], \text{const9 (RCR)} \]

32 + (32 * K9) --> 32 signed saturated

\[
\begin{array}{cccccc}
31 & 2827 & 2423 & 1615 & 1211 & 8 7 0 \\
\ h & d & 6A_H & b & a & 03_H \\
\end{array}
\]

result = D[d] + (D[a] * sign_ext(const9));
D[c] = ssuv(result, 32);

**MADDS**

\[ E[c], E[d], D[a], \text{const9 (RCR)} \]

64 + (32 * K9) --> 64 signed saturated

\[
\begin{array}{cccccc}
31 & 2827 & 2423 & 2120 & 1211 & 8 7 0 \\
\ h & d & 05_H & \text{const9} & a & 13_H \\
\end{array}
\]

result = E[d] + (D[a] * sign_ext(const9));
E[c] = ssuv(result, 64);

**MADDS**

\[ D[c], D[d], D[a], D[b] \text{(RRR2)} \]

32 + (32 * 32) --> 32 signed saturated

\[
\begin{array}{cccccc}
31 & 2827 & 2423 & 1615 & 1211 & 8 7 0 \\
\ h & d & 8A_H & b & a & 03_H \\
\end{array}
\]

result = D[d] + (D[a] * D[b]);
D[c] = ssuv(result, 32);

**MADDS**

\[ E[c], E[d], D[a], D[b] \text{(RRR2)} \]

64 + (32 * 32) --> 64 signed saturated

\[
\begin{array}{cccccc}
31 & 2827 & 2423 & 1615 & 1211 & 8 7 0 \\
\ h & d & EA_H & b & a & 03_H \\
\end{array}
\]

result = E[d] + (D[a] * D[b]);
E[c] = ssov(result, 64);

**Status Flags**

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by these instructions.</th>
</tr>
</thead>
</table>
| V | 32-bit result: 
overflow = (result > 7FFFFFFFFF0H) OR (result < -8000000000H); 
if (overflow) then PSW.V = 1 else PSW.V = 0; 
64-bit result: 
overflow = (result > 7FFFFFFFFFFFF00000000H) OR (result < -8000000000000000H); 
if (overflow) then PSW.V = 1 else PSW.V = 0; |
| SV | if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV; |
| AV | 32-bit result: 
advanced_overflow = result[31] ^ result[30]; 
if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0; 
64-bit result: 
advanced_overflow = result[63] ^ result[62]; 
if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0; |
| SAV | if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV; |

**Examples**

madd d0, d1, d2, d3
madd d0, d1, d2, #7
madd e0, e2, d5, d11
madds d5, d1, d2, d2
madds d11, d1, d2, #7
madds e0, e2, d6, d11
madds e8, e10, d3, #80

See Also

- Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
MADD.H
Packed Multiply-Add Q Format

MADDS.H
Packed Multiply-Add Q Format, Saturated

Description
Multiply two signed 16-bit (half-word) values, add the product (left justified if n == 1) to a signed 32-bit value and put the result into a 32-bit register. There are four cases of half-word multiplication.

Each MADDS.H result is independently saturated on overflow.

Note that n should only take the values 0 or 1, any other value returns an undefined result. If (n == 1) then 8000_H * 8000_H = 7FFFFFF_H (for signed 16-bit * 16-bit multiplications only).

MADD.H
E[c], E[d], D[a], D[b] LL, n (RRR1)

```
32||32 +||+ (16U * 16L || 16L * 16L)--> 32||32
```

```plaintext
sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result_word1 = E[d][63:32] + mul_res1;
result_word0 = E[d][31:0] + mul_res0;
E[c] = {result_word1[31:0], result_word0[31:0]}; // Packed fraction
```

MADD.H
E[c], E[d], D[a], D[b] LU, n (RRR1)

```
32||32 +||+ (16U * 16L || 16L * 16U)--> 32||32
```

```plaintext
sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
```
result_word1 = E[d][63:32] + mul_res1;
result_word0 = E[d][31:0] + mul_res0;
E[c] = {result_word1[31:0], result_word0[31:0]}; // Packed fraction

**MADD.H**

```
E[c], E[d], D[a], D[b] UL, n (RRR1)
32||32 +||+  (16U * 16U || 16L * 16L)--> 32||32
```

<table>
<thead>
<tr>
<th></th>
<th></th>
<th>18H</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result_word1 = E[d][63:32] + mul_res1;
result_word0 = E[d][31:0] + mul_res0;
E[c] = {result_word1[31:0], result_word0[31:0]}; // Packed fraction

**MADD.H**

```
E[c], E[d], D[a], D[b] UU, n (RRR1)
32||32 +||+ (16L * 16U || 16U * 16U)--> 32||32
```

<table>
<thead>
<tr>
<th></th>
<th></th>
<th>18H</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
</tbody>
</table>

sc1 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result_word1 = E[d][63:32] + mul_res1;
result_word0 = E[d][31:0] + mul_res0;
E[c] = {result_word1[31:0], result_word0[31:0]}; // Packed fraction

**MADDS.H**

```
E[c], E[d], D[a], D[b] LL, n (RRR1)
32||32 +||+ (16U * 16L || 16L * 16L)--> 32||32 saturated
```

<table>
<thead>
<tr>
<th></th>
<th></th>
<th>3AH</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
</tbody>
</table>

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result_word1 = E[d][63:32] + mul_res1;
result_word0 = E[d][31:0] + mul_res0;
E[c] = {ssov(result_word1, 32), ssov(result_word0, 32)}; // Packed fraction

MADDS.H E[c], E[d], D[a], D[b] LU, n (RRR1)
32||32 +||+ (16U * 16L || 16L * 16U)--> 32||32 saturated

31 28 27 24 23 18 17 16 15 12 11 8 7 0

sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_word1 = E[d][63:32] + mul_res1;
result_word0 = E[d][31:0] + mul_res0;
E[c] = {ssov(result_word1, 32), ssov(result_word0, 32)}; // Packed fraction

MADDS.H E[c], E[d], D[a], D[b] UL, n (RRR1)
32||32 +||+ (16U * 16U || 16L * 16L)--> saturated

31 28 27 24 23 18 17 16 15 12 11 8 7 0

sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result_word1 = E[d][63:32] + mul_res1;
result_word0 = E[d][31:0] + mul_res0;
E[c] = {ssov(result_word1, 32), ssov(result_word0, 32)}; // Packed fraction

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
**MADDS.H**

E[c], E[d], D[a], D[b] UU, n (RRR1)

32||32 +||+ (16L * 16U || 16U * 16U) → 32||32 saturated

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>d</td>
<td>38H</td>
<td>n</td>
<td>b</td>
<td>a</td>
<td>83H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[
\begin{align*}
sc1 &= (D[a][15:0] >= 8000H) \AND (D[b][31:16] >= 8000H) \AND (n == 1); \\
sc0 &= (D[a][31:16] >= 8000H) \AND (D[b][31:16] == 8000H) \AND (n == 1); \\
mul\_res1 &= sc1 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n); \\
mul\_res0 &= sc0 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n); \\
result\_word1 &= E[d][63:32] + mul\_res1; \\
result\_word0 &= E[d][31:0] + mul\_res0; \\
E[c] &= \{\text{ssov}(\text{result\_word1}, 32), \text{ssov}(\text{result\_word0}, 32)\}; \text{// Packed fraction}
\end{align*}
\]

**Status Flags**

- **C** Not set by these instructions.
- **V**
  - ov\_word1 = (result\_word1 > 7FFFFFFFH) OR (result\_word1 < -80000000H); 
  - ov\_word0 = (result\_word0 > 7FFFFFFFH) OR (result\_word0 < -80000000H); 
  - overflow = ov\_word1 OR ov\_word0; 
  - if (overflow) then PSW.V = 1 else PSW.V = 0;
- **SV**
  - if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;
- **AV**
  - av\_word1 = result\_word1[31] ^ result\_word1[30]; 
  - av\_word0 = result\_word0[31] ^ result\_word0[30]; 
  - advanced\_overflow = av\_word1 OR av\_word0; 
  - if (advanced\_overflow) then PSW.AV = 1 else PSW.AV = 0;
- **SAV**
  - if (advanced\_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

**Examples**

- 

**See Also**

- 

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
MADD.Q
Multiply-Add Q Format
MADDS.Q
Multiply-Add Q Format, Saturated

Description
Multiply two signed 16-bit or 32-bit values, add the product (left justified if n == 1) to a
signed 32-bit or 64-bit value and put the result into a 32-bit or 64-bit register. There are
eight cases of 16*16 operations, eight cases of 16*32 operations and four cases of 32*32
operations. On overflow the MADDS.Q result is saturated.

Note that n should only take the values 0 or 1, any other value returns an undefined
result. If (n == 1) then 8000H * 8000H = 7FFFFFFF H (for signed 16-bit * 16-bit
multiplications only).

MADD.Q  D[c], D[d], D[a], D[b], n (RRR1)
32 + (32 * 32)Up --> 32

result = D[d] + (((D[a] * D[b]) << n) >> 32);
D[c] = result[31:0]; // Fraction

MADD.Q  E[c], E[d], D[a], D[b], n (RRR1)
64 + (32 * 32) --> 64

result = E[d] + ((D[a] * D[b]) << n);
E[c] = result[63:0]; // Multi-precision fraction

MADD.Q  D[c], D[d], D[a], D[b] L, n (RRR1)
32 + (16L * 32)Up --> 32

result = D[d] + (((D[a] * D[b][15:0]) << n) >> 16);
D[c] = result[31:0]; // Fraction
MADD.Q  E[c], E[d], D[a], D[b] L, n (RRR1)
64 + (16L * 32) --> 64

\[
\begin{array}{ccccccc}
31 & 2827 & 2423 & 18171615 & 1211 & 8 & 7 & 0 \\
c & d & 19H & n & b & a & 43H \\
\end{array}
\]

result = E[d] + ((D[a] * D[b][15:0]) << n);
E[c] = result[63:0]; // Multi-precision accumulator

MADD.Q  D[c], D[d], D[a], D[b] U, n (RRR1)
32 + (16U * 32)Up --> 32

\[
\begin{array}{ccccccc}
31 & 2827 & 2423 & 18171615 & 1211 & 8 & 7 & 0 \\
c & d & 00H & n & b & a & 43H \\
\end{array}
\]

result = D[d] + (((D[a] * D[b][31:16]) << n) >> 16);
D[c] = result[31:0]; // Fraction

MADD.Q  E[c], E[d], D[a], D[b] U, n (RRR1)
64 + (16U * 32) --> 64

\[
\begin{array}{ccccccc}
31 & 2827 & 2423 & 18171615 & 1211 & 8 & 7 & 0 \\
c & d & 18H & n & b & a & 43H \\
\end{array}
\]

result = E[d] + ((D[a] * D[b][31:16]) << n);
E[c] = result[63:0]; // Multi-precision accumulator

MADD.Q  D[c], D[d], D[a] L, D[b] L, n (RRR1)
32 + (16L * 16L) --> 32

\[
\begin{array}{ccccccc}
31 & 2827 & 2423 & 18171615 & 1211 & 8 & 7 & 0 \\
c & d & 05H & n & b & a & 43H \\
\end{array}
\]

sc = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res = sc ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result = D[d] + mul_res;
D[c] = result[31:0]; // Fraction

MADD.Q  E[c], E[d], D[a] L, D[b] L, n (RRR1)
64 + (16L * 16L) --> 64

\[
\begin{array}{ccccccc}
31 & 2827 & 2423 & 18171615 & 1211 & 8 & 7 & 0 \\
c & d & 05H & n & b & a & 43H \\
\end{array}
\]
sc = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res = sc ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result = E[d] + (mul_res << 16);
E[c] = result[63:0]; // Multi-precision accumulator

**MADD.Q**

\[ D[c], D[d], D[a] U, D[b] U, n (RRR1) \]

\[ 32 + (16U * 16U) \rightarrow 32 \]

sc = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res = sc ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result = E[d] + mul_res;
D[c] = result[31:0]; // Fraction

**MADD.Q**

\[ E[c], E[d], D[a] U, D[b] U, n (RRR1) \]

\[ 64 + (16U * 16U) \rightarrow 64 \]

sc = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res = sc ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result = E[d] + mul_res;
E[c] = result[63:0]; // Multi-precision accumulator

**MADDS.Q**

\[ D[c], D[d], D[a], D[b], n (RRR1) \]

\[ 32 + (32 * 32) Up \rightarrow 32 \text{ saturated} \]

result = D[d] + (((D[a] * D[b]) << n) >> 32);
D[c] = ssov(result, 32); // Fraction

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
MADDS.Q E[c], E[d], D[a], D[b], n (RRR1)
64 + (32 * 32) --> 64 saturated

\[
\begin{array}{ccccccc}
31 & 2827 & 2423 & 18171615 & 1211 & 8 & 7 & 0 \\
\end{array}
\]

result = E[d] + ((D[a] * D[b]) << n);
E[c] = ssov(result, 64) // Multi-precision fraction

MADDS.Q D[c], D[d], D[a], D[b] L, n (RRR1)
32 + (16L * 32)Up --> 32 saturated

\[
\begin{array}{ccccccc}
31 & 2827 & 2423 & 18171615 & 1211 & 8 & 7 & 0 \\
\end{array}
\]

result = D[d] + (((D[a] * D[b][15:0]) << n) >> 16);
D[c] = ssov(result, 32); // Fraction

MADDS.Q E[c], E[d], D[a], D[b] L, n (RRR1)
64 + (16L * 32) --> 64 saturated

\[
\begin{array}{ccccccc}
31 & 2827 & 2423 & 18171615 & 1211 & 8 & 7 & 0 \\
\end{array}
\]

result = E[d] + ((D[a] * D[b][15:0]) << n);
E[c] = ssov(result, 64); // Multi-precision accumulator

MADDS.Q D[c], D[d], D[a], D[b] U, n (RRR1)
32 + (16U * 32)Up --> 32 saturated

\[
\begin{array}{ccccccc}
31 & 2827 & 2423 & 18171615 & 1211 & 8 & 7 & 0 \\
\end{array}
\]

result = D[d] + (((D[a] * D[b][31:16]) << n) >> 16);
D[c] = ssov(result, 32); // Fraction

MADDS.Q E[c], E[d], D[a], D[b] U, n (RRR1)
64 + (16U * 32) --> 64 saturated

\[
\begin{array}{ccccccc}
31 & 2827 & 2423 & 18171615 & 1211 & 8 & 7 & 0 \\
\end{array}
\]
result = E[d] + ((D[a] * D[b][31:16]) << n);
E[c] = ssov(result, 64); // Multi-precision accumulator

MADDS.Q  D[c], D[d], D[a] L, D[b] L, n (RRR1)
32 + (16L * 16L) --> 32 saturated

sc = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res = sc ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result = D[d] + mul_res;
D[c] = ssov(result, 32); // Fraction

MADDS.Q  E[c], E[d], D[a] L, D[b] L, n (RRR1)
64 + (16L * 16L) --> 64 saturated

sc = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res = sc ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result = E[d] + (mul_res << 16);
E[c] = ssov(result, 64); // Multi-precision accumulator

MADDS.Q  D[c], D[d], D[a] U, D[b] U, n (RRR1)
32 + (16U * 16U) --> 32 saturated

sc = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res = sc ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result = D[d] + mul_res;
D[c] = ssov(result, 32); // Fraction
MADDS.Q  E[c]. E[d]. D[a] U, D[b] U, n (RRR1)
64 + (16U * 16U) --> 64 saturated

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>d</td>
<td>3C_H</td>
<td>n</td>
<td>b</td>
<td>a</td>
<td>43_H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

sc = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res = sc ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result = E[d] + (mul_res << 16);
E[c] = ssov(result, 64); // Multi-precision accumulator

Status Flags

C  Not set by these instructions.
V  32-bit result:
overflow = (result > 7FFFFFFFH) OR (result < -80000000H);
if (overflow) then PSW.V = 1 else PSW.V = 0;
64-bit result:
overflow = (result > 7FFFFFFFFFFFFFFFH) OR (result < -
8000000000000000H);
if (overflow) then PSW.V = 1 else PSW.V = 0;
SV if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;
AV 32-bit result:
advanced_overflow = result[31] ^ result[30];
if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;
64-bit result:
advanced_overflow = result[63] ^ result[62];
if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;
SAV if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

Examples

madd.q  d0, d1, d2, d3, #1
madd.q  d0, d1, d2, d6U, #1
madd.q  d0, d2, d1, d31, #1
madd.q  d2, d0, d3U, d4U, #1
madd.q  d2, d0, d4L, d4L, #1
madd.q  e2, e2, d3, d7, #1
madd.q  e2, e2, d4, d6U, #1
madd.q  e2, e2, d5, d6L, #1
madd.q  e2, e2, d6U, d7U, #1
madd.q e2, e2, d8L, d0L, #1
madds.q d0, d1, d2, d3, #1
madds.q d0, d1, d2, d6U, #1
madds.q d0, d2, d1, d3L, #1
madds.q d2, d0, d3U, d4U, #1
madds.q d2, d0, d4L, d4L, #1
madds.q e2, e2, d3, d7, #1
madds.q e2, e2, d4, d6U, #1
madds.q e2, e2, d5, d6L, #1
madds.q e2, e2, d6U, d7U, #1
madds.q e2, e0, d11L, d4L, #1

See Also
-
MADD.U
Multiply-Add Unsigned
MADDS.U
Multiply-Add Unsigned, Saturated

Description
Multiply two unsigned 32-bit integers, add the product to an unsigned 32-bit or 64-bit integer, and put the result into a 32-bit or 64-bit register. The value const9 is zero-extended before the multiplication is performed. The MADDS.U result is saturated on overflow.

MADD.U E[c], E[d], D[a], const9 (RCR)
64 + (32 * K9) --> 64 unsigned

\[
\begin{array}{ccccccc}
31 & 2827 & 2423 & 2120 & 1211 & 8 & 7 & 0 \\
\hline
c & d & 02\text{H} & \text{const9} & a & 13\text{H} \\
\end{array}
\]
result = E[d] + (D[a] * zero_ext(const9)); // unsigned operators
E[c] = result[63:0];

MADD.U E[c], E[d], D[a], D[b] (RRR2)
32 + (32 * 32) --> 32 unsigned

\[
\begin{array}{ccccccc}
31 & 2827 & 2423 & 1615 & 1211 & 8 & 7 & 0 \\
\hline
c & d & 68\text{H} & b & a & 03\text{H} \\
\end{array}
\]
result = E[d] + (D[a] * D[b]); // unsigned operators
E[c] = result[63:0];

MADDS.U D[c], D[d], D[a], const9 (RCR)
32 + (32 * K9) --> 32 unsigned saturated

\[
\begin{array}{ccccccc}
31 & 2827 & 2423 & 2120 & 1211 & 8 & 7 & 0 \\
\hline
c & d & 04\text{H} & \text{const9} & a & 13\text{H} \\
\end{array}
\]
result = D[d] + (D[a] * zero_ext(const9)); // unsigned operators
D[c] = suov(result, 32);

MADDS.U E[c], E[d], D[a], const9 (RCR)
64 + (32 * K9) --> 64 unsigned saturated

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
result = E[d] + (D[a] * zero_ext(const9)); // unsigned operators
E[c] = suov(result, 64);

MADDS.U  \( D[c], D[d], D[a], D[b] \) (RRR2)
32 + (32 * 32) \(\rightarrow\) unsigned saturated

result = D[c] + (D[a] * D[b]); // unsigned operators
D[c] = suov(result, 32);

MADDS.U  \( E[c], E[d], D[a], D[b] \) (RRR2)
64 + (32 * 32) \(\rightarrow\) 64 unsigned saturated

result = E[d] + (D[a] * D[b]); // unsigned operators
E[c] = suov(result, 64);

Status Flags

C  
Not set by these instructions.

V  
32-bit result:
overflow = (result > FFFFFFFFH);
if (overflow) then PSW.V = 1 else PSW.V = 0;
64-bit result:
overflow = (result > FFFFFFFFFFFFFFFFH);
if (overflow) then PSW.V = 1 else PSW.V = 0;

SV  
if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;

AV  
32-bit result:
advanced_overflow = result[31] ^ result[30];
if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;
64-bit result:
advanced_overflow = result[63] ^ result[62];
if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
Examples

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Example 1</th>
<th>Example 2</th>
<th>Example 3</th>
<th>Example 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>madd.u</td>
<td>e0, e2, d6, d11</td>
<td>e0, e0, d3, #56</td>
<td>d5, d1, d2, d2</td>
<td>d11, d1, d2, #7</td>
</tr>
<tr>
<td>madd.u</td>
<td>e0, e2, d6, d11</td>
<td>e0, e0, d0, #80</td>
<td>e8, e0, d0, #80</td>
<td></td>
</tr>
</tbody>
</table>

See Also

- See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
MADDM.H
Packed Multiply-Add Q Format Multi-precision

MADMS.H
Packed Multiply-Add Q Format Multi-precision, Saturated

Description
Perform two multiplications of two signed 16-bit (half-word) values. Add the two products
(left justified if \( n = 1 \)) left-shifted by 16, to a signed 64-bit value and put the result in a
64-bit register. The MADMS.H result is saturated on overflow. There are four cases of
half-word multiplication.

Note that \( n \) should only take the values 0 or 1, any other value returns an undefined
result. If \( (n = 1) \) then \( 8000_{\text{H}} \times 8000_{\text{H}} = 7FFFFFFF_{\text{H}} \) (for signed 16-bit \( * \) 16-bit
multiplications only).

MADDM.H  \( E[c], E[d], D[a], D[b] \) LL, \( n \) (RRR1)
64 + (16U \( * \) 16L) + (16L \( * \) 16L) \( \rightarrow \) 64

\[
\begin{array}{cccccccc}
c & d & tE & n & b & a & 83_H \\
31 & 2827 & 2423 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\end{array}
\]

\( sc1 = (D[a][31:16] == 8000_H) \text{ AND } (D[b][15:0] == 8000_H) \text{ AND } (n == 1); \)
\( sc0 = (D[a][15:0] == 8000_H) \text{ AND } (D[b][15:0] == 8000_H) \text{ AND } (n == 1); \)
\( \text{result_word}1 = sc1 ? 7FFFFFFF_H : ((D[a][31:16] * D[b][15:0]) \ll n); \)
\( \text{result_word}0 = sc0 ? 7FFFFFFF_H : ((D[a][15:0] * D[b][15:0]) \ll n); \)
\( \text{result} = E[d] + ((\text{result_word}1 + \text{result_word}0) \ll 16); \)
\( E[c] = \text{result}[63:0]; \) // Multi-precision accumulator

MADDM.H  \( E[c], E[d], D[a], D[b] \) LU, \( n \) (RRR1)
64 + (16U \( * \) 16L) + (16L \( * \) 16U) \( \rightarrow \) 64

\[
\begin{array}{cccccccc}
c & d & tD & n & b & a & 83_H \\
31 & 2827 & 2423 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\end{array}
\]

\( sc1 = (D[a][31:16] == 8000_H) \text{ AND } (D[b][15:0] == 8000_H) \text{ AND } (n == 1); \)
\( sc0 = (D[a][15:0] == 8000_H) \text{ AND } (D[b][31:16] == 8000_H) \text{ AND } (n == 1); \)
\( \text{result_word}1 = sc1 ? 7FFFFFFF_H : ((D[a][31:16] * D[b][15:0]) \ll n); \)
\( \text{result_word}0 = sc0 ? 7FFFFFFF_H : ((D[a][15:0] * D[b][31:16]) \ll n); \)
\( \text{result} = E[d] + ((\text{result_word}1 + \text{result_word}0) \ll 16); \)
\( E[c] = \text{result}[63:0]; \) // Multi-precision accumulator

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
MADDM.H  E[c], E[d], D[a], D[b] UL, n (RRR1)

64 + (16U * 16U) + (16L * 16L) --> 64

\[
\begin{array}{ccccccc}
  \text{c} & \text{d} & 1\text{C}_H & \text{n} & \text{b} & \text{a} & 83_H \\
  31 & 2827 & 2423 & 18171615 & 1211 & 8 & 7 & 0 \\
\end{array}
\]

\[sc1 = (D[a][31:16] == 8000) \text{ AND } (D[b][31:16] == 8000) \text{ AND } (n == 1);\]
\[sc0 = (D[a][15:0] == 8000) \text{ AND } (D[b][15:0] == 8000) \text{ AND } (n == 1);\]
\[\text{result}_\text{word1} = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) \ll n);\]
\[\text{result}_\text{word0} = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) \ll n);\]
\[\text{result} = E[d] + ((\text{result}_\text{word1} + \text{result}_\text{word0}) \ll 16);\]
\[E[c] = \text{result}[63:0]; // \text{Multi-precision accumulator}\]

MADDM.H  E[c], E[d], D[a], D[b] UU, n (RRR1)

64 + (16L * 16U) + (16U * 16U) --> 64

\[
\begin{array}{ccccccc}
  \text{c} & \text{d} & 1\text{F}_H & \text{n} & \text{b} & \text{a} & 83_H \\
  31 & 2827 & 2423 & 18171615 & 1211 & 8 & 7 & 0 \\
\end{array}
\]

\[sc1 = (D[a][15:0] == 8000) \text{ AND } (D[b][31:16] == 8000) \text{ AND } (n == 1);\]
\[sc0 = (D[a][31:16] == 8000) \text{ AND } (D[b][31:16] == 8000) \text{ AND } (n == 1);\]
\[\text{result}_\text{word1} = sc1 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) \ll n);\]
\[\text{result}_\text{word0} = sc0 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) \ll n);\]
\[\text{result} = E[d] + ((\text{result}_\text{word1} + \text{result}_\text{word0}) \ll 16);\]
\[E[c] = \text{result}[63:0]; // \text{Multi-precision accumulator}\]

MADDMS.H  E[c], E[d], D[a], D[b] LL, n (RRR1)

64 + (16U * 16L) + (16L * 16L) --> 64 saturated

\[
\begin{array}{ccccccc}
  \text{c} & \text{d} & 3\text{E}_H & \text{n} & \text{b} & \text{a} & 83_H \\
  31 & 2827 & 2423 & 18171615 & 1211 & 8 & 7 & 0 \\
\end{array}
\]

\[sc1 = (D[a][31:16] == 8000) \text{ AND } (D[b][15:0] == 8000) \text{ AND } (n == 1);\]
\[sc0 = (D[a][15:0] == 8000) \text{ AND } (D[b][15:0] == 8000) \text{ AND } (n == 1);\]
\[\text{result}_\text{word1} = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) \ll n);\]
\[\text{result}_\text{word0} = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) \ll n);\]
\[\text{result} = E[d] + ((\text{result}_\text{word1} + \text{result}_\text{word0}) \ll 16);\]
\[E[c] = \text{ssov(result, 64)}; // \text{Multi-precision accumulator}\]
MADDMS.H  E[c], E[d], D[a], D[b] LU, n (RRR1)
64 + (16U * 16L) + (16L * 16U) --> 64 saturated

31 28 27 24 23 18 17 16 15 12 11  8  7  0
   c d 3DH n b a 83H

sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
result_word0 = sc0 ? 7FFFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result = E[d] + ((result_word1 + result_word0) << 16);
E[c] = ssov(result, 64); // Multi-precision accumulator

MADDMS.H  E[c], E[d], D[a], D[b] UL, n (RRR1)
64 + (16U * 16U) + (16L * 16L) --> 64 saturated

31 28 27 24 23 18 17 16 15 12 11  8  7  0
   c d 3CH n b a 83H

sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result_word0 = sc0 ? 7FFFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result = E[d] + ((result_word1 + result_word0) << 16);
E[c] = ssov(result, 64); // Multi-precision accumulator

MADDMS.H  E[c], E[d], D[a], D[b] UU, n (RRR1)
64 + (16L * 16U) + (16U * 16U) --> 64 saturated

31 28 27 24 23 18 17 16 15 12 11  8  7  0
   c d 3FH n b a 83H

sc1 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_word0 = sc0 ? 7FFFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result = E[d] + ((result_word1 + result_word0) << 16);
E[c] = ssov(result, 64); // Multi-precision accumulator

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
### Status Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>V</td>
<td>( \text{overflow} = (\text{result} &gt; 7FFFFFFFHHH) \text{ OR } (\text{result} &lt; -8000000000000000H) ); if (overflow) then PSW.V = 1 else PSW.V = 0;</td>
</tr>
<tr>
<td>SV</td>
<td>if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;</td>
</tr>
<tr>
<td>AV</td>
<td>( \text{advanced_overflow} = \text{result}[63] \oplus \text{result}[62] ); if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;</td>
</tr>
<tr>
<td>SAV</td>
<td>if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;</td>
</tr>
</tbody>
</table>

### Examples

- 

### See Also

- See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
MADDR.H
Packed Multiply-Add Q Format with Rounding

MADDRS.H
Packed Multiply-Add Q Format with Rounding, Saturated

Description
Multiply two signed 16-bit (half-word) values, add the product (left justified if n == 1) to a signed 16-bit or 32-bit value and put the rounded result into half of a 32-bit register (Note that since there are two results the two register halves are used). There are four cases of half-word multiplication:
• 16U * 16U, 16L * 16L
• 16U * 16L, 16L * 16U
• 16U * 16L, 16L * 16L
• 16L * 16U, 16U * 16U

Note that n should only take the values 0 or 1, any other value returns an undefined result. If (n == 1) then 8000H * 8000H = 7FFFFFFFH (for signed 16-bit * 16-bit multiplications only).

MADDR.H  D[c], D[d], D[a], D[b] LL, n (RRR1)
16U || 16L +||+ (16U * 16L || 16L * 16L) rounded --> 16||16

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>0E_H</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>83_H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18171615</td>
<td>1211</td>
<td>8</td>
<td>7</td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result_halfword1 = [D[d][31:16], 16'b0] + mul_res1 + 8000H;
result_halfword0 = [D[d][15:0], 16'b0] + mul_res0 + 8000H;
D[c] = {result_halfword1[31:16], result_halfword0[31:16]}; // Packed short fraction

MADDR.H  D[c], D[d], D[a], D[b] LU, n (RRR1)
16U || 16L +||+ (16U * 16L || 16L * 16U) rounded --> 16 || 16

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>0D_H</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>83_H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18171615</td>
<td>1211</td>
<td>8</td>
<td>7</td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_halfword1 = (D[d][31:16], 16'b0) + mul_res1 + 8000H;
result_halfword0 = (D[d][15:0], 16'b0) + mul_res0 + 8000H;
D[c] = {result_halfword1[31:16], result_halfword0[31:16]}; // Packed short fraction

MADDR.H D[c], D[d], D[a], D[b] UL, n (RRR1)
16U || 16L +|+ (16U * 16U || 16L * 16L) rounded --> 16||16

sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_halfword1 = (D[d][31:16], 16'b0) + mul_res1 + 8000H;
result_halfword0 = (D[d][15:0], 16'b0) + mul_res0 + 8000H;
D[c] = {result_halfword1[31:16], result_halfword0[31:16]}; // Packed short fraction

MADDR.H D[c], E[d], D[a], D[b] UL, n (RRR1)
32 || 32 +|+ (16U * 16U || 16L * 16L) rounded --> 16||16

sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_halfword1 = E[d][63:32] + mul_res1 + 8000H;
result_halfword0 = E[d][31:0] + mul_res0 + 8000H;
D[c] = {result_halfword1[31:16], result_halfword0[31:16]}; // Packed short fraction

MADDR.H D[c], D[d], D[a], D[b] UU, n (RRR1)
16U || 16L +|+ (16L * 16U || 16U * 16U) rounded --> 16||16
sc1 = (D[a][15:0] == 8000_H) AND (D[b][31:16] == 8000_H) AND (n == 1);
sc0 = (D[a][31:16] == 8000_H) AND (D[b][31:16] == 8000_H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result_halfword1 = [D[d][31:16], 16'b0] + mul_res1 + 8000_H;
result_halfword0 = [D[d][15:0], 16'b0] + mul_res0 + 8000_H;
D[c] = {result_halfword1[31:16], result_halfword0[31:16]}; // Packed short fraction

MADDRS.H  D[c], D[d], D[a], D[b] LL, n (RRR1)
16U || 16L ||+ (16U * 16L || 16L * 16L) rounded --> 16||16 saturated

sc1 = (D[a][31:16] == 8000_H) AND (D[b][15:0] == 8000_H) AND (n == 1);
sc0 = (D[a][15:0] == 8000_H) AND (D[b][31:16] == 8000_H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_halfword1 = [D[d][15:0], 16'b0] + mul_res1 + 8000_H;
result_halfword0 = [D[d][31:16], 16'b0] + mul_res0 + 8000_H;
D[c] = {ssv(result_halfword1, 32)[31:16], ssv(result_halfword0, 32)[31:16]};
// Packed short fraction result

MADDRS.H  D[c], D[d], D[a], D[b] LU, n (RRR1)
16U || 16L ||+ (16U * 16L || 16L * 16U) rounded --> 16||16 saturated

sc1 = (D[a][31:16] == 8000_H) AND (D[b][15:0] == 8000_H) AND (n == 1);
sc0 = (D[a][15:0] == 8000_H) AND (D[b][31:16] == 8000_H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_halfword1 = [D[d][31:16], 16'b0] + mul_res1 + 8000_H;
result_halfword0 = [D[d][15:0], 16'b0] + mul_res0 + 8000_H;
D[c] = {ssov(result_halfword1, 32)[31:16], ssov(result_halfword0, 32)[31:16]};
// Packed short fraction result

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
result_halfword0 = (D[d][15:0], 16'b0) + mul_res0 + 8000h;
D[c] = {ssov(result_halfword1, 32)[31:16], ssov(result_halfword0, 32)[31:16]};

// Packed short fraction result

MADDRS.H D[c], D[d], D[a], D[b] UL, n (RRR1)
16U || 16L +||+ (16U * 16U || 16L * 16L) rounded --> 16||16 saturated

<p>| | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>d</td>
<td>2C_H</td>
<td>n</td>
<td>b</td>
<td>a</td>
<td>83H</td>
</tr>
<tr>
<td>---</td>
<td>---</td>
<td>------</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>SC1</td>
<td>SC0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000h) AND (D[b][31:16] == 8000h) AND (n == 1);
sc0 = (D[a][15:0] == 8000h) AND (D[b][15:0] == 8000h) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result_halfword1 = (D[d][31:16], 16'b0) + mul_res1 + 8000h;
result_halfword0 = (D[d][15:0], 16'b0) + mul_res0 + 8000h;
D[c] = {ssov(result_halfword1, 32)[31:16], ssov(result_halfword0, 32)[31:16]};
// Packed short fraction result

MADDRS.H D[c], E[d], D[a], D[b] UL, n (RRR1)
32 || 32 +||+ (16U * 16U || 16L * 16L) rounded --> 16||16 saturated

<p>| | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>3E_H</td>
<td>n</td>
<td>b</td>
<td>a</td>
<td>43H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SC1</td>
<td>SC0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000h) AND (D[b][31:16] == 8000h) AND (n == 1);
sc0 = (D[a][15:0] == 8000h) AND (D[b][15:0] == 8000h) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result_halfword1 = E[d][63:32] + mul_res1 + 8000h;
result_halfword0 = E[d][31:0] + mul_res0 + 8000h;
D[c] = {ssov(result_halfword1, 32)[31:16], ssov(result_halfword0, 32)[31:16]};

MADDRS.H D[c], D[d], D[a], D[b] UU, n (RRR1)
16U || 16L +||+ (16L * 16U || 16U * 16U) rounded --> 16||16 saturated

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
sc1 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result_halfword1 = [D[d][31:16], 16'b0] + mul_res1 + 8000H;
result_halfword0 = [D[d][15:0], 16'b0] + mul_res0 + 8000H;
D[c] = {ssov(result_halfword1, 32)[31:16], ssov(result_halfword0, 32)[31:16]};
// Packed short fraction result

Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by these instructions.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>ov_halfword1 = (result_halfword1 &gt; 7FFFFFFFH) OR (result_halfword1 &lt; -80000000H); ov_halfword0 = (result_halfword0 &gt; 7FFFFFFFH) OR (result_halfword0 &lt; -80000000H); overflow = ov_halfword1 OR ov_halfword0; if (overflow) then PSW.V = 1 else PSW.V = 0;</td>
</tr>
<tr>
<td>SV</td>
<td>if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;</td>
</tr>
<tr>
<td>AV</td>
<td>aov_halfword1 = result_halfword1[31] ^ result_halfword1[30]; aov_halfword0 = result_halfword0[31] ^ result_halfword0[30]; advanced_overflow = aov_halfword1 OR aov_halfword0; if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;</td>
</tr>
<tr>
<td>SAV</td>
<td>if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;</td>
</tr>
</tbody>
</table>

Examples

See Also

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
MADDR.Q
Multiply-Add Q Format with Rounding
MADDRS.Q
Multiply-Add Q Format with Rounding, Saturated

Description
Multiply two signed 16-bit (half-word) values, add the product (left justified if n == 1) to a 32-bit signed value, and put the rounded result in a 32-bit register. The lower half-word is cleared. Overflow and advanced overflow are calculated on the final results.

Note that n should only take the values 0 or 1, any other value returns an undefined result. If (n == 1) then 8000H * 8000H = 7FFFFFFF H (for signed 16-bit * 16-bit multiplications only).

MADDR.Q D[c], D[d], D[a] L, D[b] L, n (RRR1)
32 + (16L * 16L) rounded --> 32

MADDRS.Q D[c], D[d], D[a] L, D[b] L, n (RRR1)
32 + (16L * 16L) rounded --> 32 saturated
sc = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res = sc ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result = D[d] + mul_res + 8000H;
D[c] = {ssov(result,32)[31:16], 16'b0}; // Short fraction

MADDRS.Q D[c], D[d], D[a] U, D[b] U, n (RRR1)
32 + (16U * 16U) rounded --> 32 saturated

sc = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res = sc ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result = D[d] + mul_res + 8000H;
D[c] = {ssov(result,32)[31:16], 16'b0}; // Short fraction

Status Flags

C Not set by these instructions.
V overflow = (result > 7FFFFFFFH) OR (result < -80000000H);
if (overflow) then PSW.V = 1 else PSW.V = 0;
S V if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;
A V advanced_overflow = result[31] ^ result[30];
if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;
S A V if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

Examples

See Also

MADDSU.H
Packed Multiply-Add/Subtract Q Format

MADDSUS.H
Packed Multiply-Add/Subtract Q Format Saturated

Description
Multiply two signed 16-bit (half-word) values. Add (or subtract) the product (left justified if \( n == 1 \)) to a signed 32-bit value and put the result into a 32-bit register. Each MADDSUS.H result is independently saturated on overflow. There are four cases of half-word multiplication:

- \( 16U \ast 16U, 16L \ast 16L \)
- \( 16U \ast 16L, 16L \ast 16U \)
- \( 16U \ast 16L, 16L \ast 16L \)
- \( 16L \ast 16U, 16U \ast 16U \)

Note that \( n \) should only take the values 0 or 1, any other value returns an undefined result. If \( (n == 1) \) then \( 8000_H \ast 8000_H = 7FFFFFFF_H \) (for signed 16-bit \( \ast \) 16-bit multiplications only).

MADDSU.H
\[ E[c], E[d], D[a], D[b] LL, n (RRR1) \]
\[ 32||32 +||- (16U \ast 16L || 16L \ast 16L) \rightarrow 32||32 \]

\[
\begin{array}{ccccccc}
31 & 28 & 27 & 24 & 23 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\end{array}
\]

\[
\begin{array}{ccccccc}
\text{c} & \text{d} & 1\text{AH} & \text{n} & \text{b} & \text{a} & \text{C3H} \\
\end{array}
\]

\[
\text{sc1} = (D[a][31:16] == 8000_H) \text{ AND } (D[b][15:0] == 8000_H) \text{ AND } (n == 1); \\
\text{sc0} = (D[a][15:0] == 8000_H) \text{ AND } (D[b][15:0] == 8000_H) \text{ AND } (n == 1); \\
\text{mul_res1} = \text{sc1} \text{ ? 7FFFFFFFH} : ((D[a][31:16] \ast D[b][15:0]) \ll n); \\
\text{mul_res0} = \text{sc0} \text{ ? 7FFFFFFFH} : ((D[a][15:0] \ast D[b][15:0]) \ll n); \\
\text{result_word1} = E[d][63:32] + \text{mul_res1}; \\
\text{result_word0} = E[d][31:0] - \text{mul_res0}; \\
E[c] = \{\text{result_word1}[31:0], \text{result_word0}[31:0]\}; // \text{Packed fraction}
\]

MADDSU.H
\[ E[c], E[d], D[a], D[b] LU, n (RRR1) \]
\[ 32||32 +||- (16U \ast 16L || 16L \ast 16U) \rightarrow 32||32 \]

\[
\begin{array}{ccccccc}
31 & 28 & 27 & 24 & 23 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\end{array}
\]

\[
\begin{array}{ccccccc}
\text{c} & \text{d} & 1\text{9H} & \text{n} & \text{b} & \text{a} & \text{C3H} \\
\end{array}
\]

\[
\text{sc1} = (D[a][31:16] == 8000_H) \text{ AND } (D[b][15:0] == 8000_H) \text{ AND } (n == 1); \\
\]
See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494

sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_word1 = E[d][63:32] + mul_res1;
result_word0 = E[d][31:0] - mul_res0;
E[c] = {result_word1[31:0], result_word0[31:0]}; // Packed fraction

MADDSU.H E[c], E[d], D[a], D[b] UL, n (RRR1)
32||32 +||- (16U * 16U || 16L * 16L) --> 32||32

MADDSU.H E[c], E[d], D[a], D[b] UU, n (RRR1)
32||32 +||- (16L * 16U || 16U * 16U) --> 32||32 saturated
sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result_word1 = E[d][63:32] + mul_res1;
result_word0 = E[d][31:0] - mul_res0;
E[c] = {ssov(result_word1, 32), ssov(result_word0, 32)}; // Packed fraction

MADDSUS.H E[c], E[d], D[a], D[b] LU, n (RRR1)
32||32 +||- (16U * 16L || 16L * 16U) --> 32||32 saturated

sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_word1 = E[d][63:32] + mul_res1;
result_word0 = E[d][31:0] - mul_res0;
E[c] = {ssov(result_word1, 32), ssov(result_word0, 32)}; // Packed fraction

MADDSUS.H E[c], E[d], D[a], D[b] UL, n (RRR1)
32||32 +||- (16U * 16U || 16L * 16L) --> 32||32 saturated


**TriCore® 1 (V1.3 & V1.3.1)**

32-bit Unified Processor Core

**Instruction Set**

E[c] = (ssov(result_word1, 32), ssov(result_word0, 32)); // Packed fraction

**MADDSUS.H**

E[c], E[d], D[a], D[b] UU, n (RRR1)

32||32 +||- (16L * 16U || 16U * 16U) --> 32||32 saturated

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>3B_H</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>C3_H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>28</td>
<td>27</td>
<td>24</td>
<td>23</td>
<td>18</td>
<td>17</td>
</tr>
</tbody>
</table>

sc1 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result_word1 = E[d][63:32] + mul_res1;
result_word0 = E[d][31:0] - mul_res0;
E[c] = (ssov(result_word1, 32), ssov(result_word0, 32)); // Packed fraction

**Status Flags**

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by these instructions.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>ov_word1 = (result_word1 &gt; 7FFFFFFFH) OR (result_word1 &lt; -80000000H);</td>
</tr>
<tr>
<td></td>
<td>ov_word0 = (result_word0 &gt; 7FFFFFFFH) OR (result_word0 &lt; -80000000H);</td>
</tr>
<tr>
<td></td>
<td>overflow = ov_word1 OR ov_word0;</td>
</tr>
<tr>
<td></td>
<td>if (overflow) then PSW.V = 1 else PSW.V = 0;</td>
</tr>
<tr>
<td>SV</td>
<td>if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;</td>
</tr>
<tr>
<td>AV</td>
<td>aov_word1 = result_word1[31] ^ result_word1[30];</td>
</tr>
<tr>
<td></td>
<td>aov_word0 = result_word0[31] ^ result_word0[30];</td>
</tr>
<tr>
<td></td>
<td>advanced_overflow = aov_word1 OR aov_word0;</td>
</tr>
<tr>
<td></td>
<td>if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;</td>
</tr>
<tr>
<td>SAV</td>
<td>if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;</td>
</tr>
</tbody>
</table>

**Examples**

- |

**See Also**

- 

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
TRICORE® 1 (V1.3 & V1.3.1)
32-bit Unified Processor Core

Instruction Set

MADDSUM.H
Packed Multiply-Add/Subtract Q Format Multi-precision

MADDSUMS.H
Packed Multiply-Add/Subtract Q Format Multi-precision Saturated

Description
Perform two multiplications of two signed 16-bit (half-word) values. Add one product and subtract the other product (left justified if n == 1) left-shifted by 16, to/from a signed 64-bit value and put the result in a 64-bit register. The MADDSUMS.H result is saturated on overflow. There are four cases of half-word multiplication:

• 16U * 16U, 16L * 16L
• 16U * 16L, 16L * 16U
• 16U * 16L, 16L * 16L
• 16L * 16U, 16U * 16U

Note that n should only take the values 0 or 1, any other value returns an undefined result. If (n == 1) then 8000H * 8000H = 7FFFFFFFH (for signed 16-bit * 16-bit multiplications only).

MADDSUM.H   E[c], E[d], D[a], D[b] LL, n (RRR1)
64 + (16U * 16L) - (16L * 16L) --> 64

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>1EH</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>C3H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18</td>
<td>17</td>
<td>16</td>
<td>15</td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFH : (D[a][31:16] * D[b][15:0]) << n;
result_word0 = sc0 ? 7FFFFFFFH : (D[a][15:0] * D[b][15:0]) << n;
result = E[d] + ((result_word1 - result_word0) << 16);
E[c] = result[63:0]; // Multi-precision accumulator

MADDSUM.H   E[c], E[d], D[a], D[b] LU, n (RRR1)
64 + (16U * 16L) - (16L * 16U) --> 64

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>1DH</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>C3H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18</td>
<td>17</td>
<td>16</td>
<td>15</td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result = E[d] + ((result_word1 - result_word0) << 16);
E[c] = result[63:0]; // Multi-precision accumulator

**MADDSUM.H** E[c], E[d], D[a], D[b] UL, n (RRR1)
64 + (16U * 16U) - (16L * 16L) --> 64

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>1CH</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>C3H</th>
</tr>
</thead>
<tbody>
<tr>
<td>sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>result_word1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) &lt;&lt; n);</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>result_word0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) &lt;&lt; n);</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>result = E[d] + ((result_word1 - result_word0) &lt;&lt; 16);</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E[c] = result[63:0]; // Multi-precision accumulator</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**MADDSUM.H** E[c], E[d], D[a], D[b] UU, n (RRR1)
64 + (16U * 16U) - (16U * 16L) --> 64

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>1FH</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>C3H</th>
</tr>
</thead>
<tbody>
<tr>
<td>sc1 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>sc0 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>result_word1 = sc1 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) &lt;&lt; n);</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>result_word0 = sc0 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) &lt;&lt; n);</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>result = E[d] + ((result_word1 - result_word0) &lt;&lt; 16);</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E[c] = result[63:0]; // Multi-precision accumulator</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**MADDSUMS.H** E[c], E[d], D[a], D[b] LL, n (RRR1)
64 + (16U * 16L) - (16L * 16L) --> 64 saturated

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>3EH</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>C3H</th>
</tr>
</thead>
<tbody>
<tr>
<td>sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result = E[d] + ((result_word1 - result_word0) << 16);
E[c] = ssov(result, 64); // Multi-precision accumulator

MADDSUMS.H E[c], E[d], D[a], D[b] LU, n (RRR1)
64 + (16U * 16L) - (16L * 16U) --> 64 saturated

sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result = E[d] + ((result_word1 - result_word0) << 16);
E[c] = ssov(result, 64); // Multi-precision accumulator

MADDSUMS.H E[c], E[d], D[a], D[b] UL, n (RRR1)
64 + (16U * 16U) - (16L * 16L) --> 64 saturated

sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result = E[d] + ((result_word1 - result_word0) << 16);
E[c] = ssov(result, 64); // Multi-precision accumulator

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493-494
sc1 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result = E[d] + ((result_word1 - result_word0) << 16);
E[c] = ssov(result, 64); // Multi-precision accumulator

Status Flags

C | Not set by these instructions.
---|---
V | overflow = (result > 7FFFFFFFFFFFFFFFH) OR (result < -
  8000000000000000H);
  if (overflow) then PSW.V = 1 else PSW.V = 0;
SV | if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;
AV | advanced_overflow = result[63] ^ result[62];
  if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;
SAV | if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

Examples

-

See Also

-
MADDSUR.H
Packed Multiply-Add/Subtract Q Format with Rounding

MADDSURS.H
Packed Multiply-Add/Subtract Q Format with Rounding Saturated

Description
Multiply two signed 16-bit (half-word) values. Add (subtract) the product (left justified if \( n = 1 \)) to (from) a signed 16-bit value and put the rounded result into half of a 32-bit register (Note that since there are two results, the two register halves are used). There are four cases of half-word multiplication:
- \( 16U \times 16U, 16L \times 16L \)
- \( 16U \times 16L, 16L \times 16U \)
- \( 16U \times 16L, 16L \times 16L \)
- \( 16L \times 16U, 16U \times 16U \)

Note that \( n \) should only take the values 0 or 1, any other value returns an undefined result. If \( (n = 1) \) then \( 8000H \times 8000H = 7FFFFFFFH \) (for signed 16-bit * 16-bit multiplications only).

MADDSUR.H  \( D[c], D[d], D[a], D[b] \) LL, \( n \) (RRR1)
16U * 16L +||- (16U * 16L || 16L * 16U) rounded \( \rightarrow \) 16||16

```
0 1211 8 7 18171615 2423 2827 c d 0E_H n b a C3_H
```

\( sc1 = (D[a][31:16] == 8000_H) \text{ AND } (D[b][15:0] == 8000_H) \text{ AND } (n == 1); \)
\( sc0 = (D[a][15:0] == 8000_H) \text{ AND } (D[b][15:0]) == 8000_H \text{ AND } (n == 1); \)
\( \text{mul\_res1} = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n); \)
\( \text{mul\_res0} = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n); \)
\( \text{result\_halfword1} = (D[d][31:16], 16'bx'0) + \text{mul\_res1} + 8000_H; \)
\( \text{result\_halfword0} = (D[d][15:0], 16'b0 - \text{mul\_res0} + 8000_H; \)
\( D[c] = \{ \text{result\_halfword1[31:16], result\_halfword0[31:16]} \}; // \text{Packed short fraction} \)

MADDSUR.H  \( D[c], D[d], D[a], D[b] \) LU, \( n \) (RRR1)
16U || 16L +||- (16U * 16L || 16L * 16U) rounded \( \rightarrow \) 16||16

```
0 1211 8 7 18171615 2423 2827 c d 0D_H n b a C3_H
```

\( sc1 = (D[a][31:16] == 8000_H) \text{ AND } (D[b][15:0] == 8000_H) \text{ AND } (n == 1); \)

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_halfword1 = (D[d][31:16], 16'b0) + mul_res1 + 8000H;
result_halfword0 = (D[d][15:0], 16'b0) - mul_res0 + 8000H;
D[c] = {result_halfword1[31:16], result_halfword0[31:16]}; // Packed short fraction

MADDSUR.H D[c], D[d], D[a], D[b] UL, n (RRR1)
16U || 16L +/- (16U * 16U || 16L * 16L) rounded --> 16||16

31 2827 2423 18 17 16 15 12 11 8 7 0
| c | d | 0CH | n | b | a | C3H |
---|---|-----|---|---|---|-----|
sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_halfword1 = (D[d][31:16], 16'b0) + mul_res1 + 8000H;
result_halfword0 = (D[d][15:0], 16'b0) - mul_res0 + 8000H;
D[c] = {result_halfword1[31:16], result_halfword0[31:16]}; // Packed short fraction

MADDSUR.H D[c], D[d], D[a], D[b] UU, n (RRR1)
16U || 16L +/- (16L * 16U || 16U * 16U) rounded --> 16||16

31 2827 2423 18 17 16 15 12 11 8 7 0
| c | d | 0FH | n | b | a | C3H |
---|---|-----|---|---|---|-----|
sc1 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
result_halfword1 = (D[d][31:16], 16'b0) + mul_res1 + 8000H;
result_halfword0 = (D[d][15:0], 16'b0) - mul_res0 + 8000H;
D[c] = {result_halfword1[31:16], result_halfword0[31:16]}; // Packed short fraction

MADDSURS.H D[c], D[d], D[a], D[b] LL, n (RRR1)
16U || 16L +/- (16U * 16L || 16L * 16L) rounded --> 16||16 saturated
### Instruction Set

**MADDHSURS.H**

16U || 16L +|- (16U * 16L || 16L * 16L) rounded --> 16||16 saturated

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>2E_H</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>C3_H</th>
</tr>
</thead>
<tbody>
<tr>
<td>sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16]) == 8000H AND (n == 1);</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16]) * (D[b][15:0])) &lt;&lt; n;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0]) * (D[b][31:16])) &lt;&lt; n;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>result_halfword1 = (D[d][31:16], 16'b0) + mul_res1 + 8000H;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>result_halfword0 = (D[d][15:0], 16'b0) - mul_res0 + 8000H;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D[c] = {ssov(result_halfword1, 32)[31:16], ssov(result_halfword0, 32)[31:16]};</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>// Packed short fraction result</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**MADDHSURS.H**

16U || 16L +|- (16U * 16L || 16L * 16L) rounded --> 16||16 saturated

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>2D_H</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>C3_H</th>
</tr>
</thead>
<tbody>
<tr>
<td>sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16]) == 8000H AND (n == 1);</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16]) * (D[b][15:0])) &lt;&lt; n;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0]) * (D[b][31:16])) &lt;&lt; n;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>result_halfword1 = (D[d][31:16], 16'b0) + mul_res1 + 8000H;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>result_halfword0 = (D[d][15:0], 16'b0) - mul_res0 + 8000H;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D[c] = {ssov(result_halfword1, 32)[31:16], ssov(result_halfword0, 32)[31:16]};</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>// Packed short fraction result</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**MADDHSURS.H**

16U || 16L +|- (16U * 16L || 16L * 16L) rounded --> 16||16 saturated

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>2C_H</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>C3_H</th>
</tr>
</thead>
<tbody>
<tr>
<td>sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16]) == 8000H AND (n == 1);</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0]) == 8000H AND (n == 1);</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16]) * (D[b][31:16])) &lt;&lt; n;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0]) * (D[b][15:0])) &lt;&lt; n;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
result\_halfword1 = (D[d][31:16], 16'b0) + mul\_res1 + 8000H;
result\_halfword0 = (D[d][15:0], 16'b0) - mul\_res0 + 8000H;
D[c] = {ssov(result\_halfword1, 32)[31:16], ssov(result\_halfword0, 32)[31:16]};
// Packed short fraction result

MADDSURS.H  \(D[c], D[d], D[a], D[b] \text{ UU, n (RRR1)}\)
16U || 16L +|- (16L * 16U || 16U * 16U) rounded --> 16L||16 saturated

<table>
<thead>
<tr>
<th></th>
<th>c</th>
<th>d</th>
<th>2FH</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>C3H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18171615</td>
<td>1211</td>
<td>8</td>
<td>7</td>
<td>0</td>
</tr>
</tbody>
</table>

sc1 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul\_res1 = sc1 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
mul\_res0 = sc0 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result\_halfword1 = (D[d][31:16], 16'b0) + mul\_res1 + 8000H;
result\_halfword0 = (D[d][15:0], 16'b0) - mul\_res0 + 8000H;
D[c] = {ssov(result\_halfword1, 32)[31:16], ssov(result\_halfword0, 32)[31:16]};
// Packed short fraction result

Status Flags

<table>
<thead>
<tr>
<th></th>
<th>(C)</th>
<th>Not set by these instructions.</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V)</td>
<td>ov_halfword1 = (result_halfword1 &gt; 7FFFFFFFH) OR (result_halfword1 &lt; -80000000H); ov_halfword0 = (result_halfword0 &gt; 7FFFFFFFH) OR (result_halfword0 &lt; -80000000H); overflow = ov_halfword1 OR ov_halfword0; if (overflow) then PSW.(V) = 1 else PSW.(V) = 0;</td>
<td></td>
</tr>
<tr>
<td>(SV)</td>
<td>if (overflow) then PSW.(SV) = 1 else PSW.(SV) = PSW.(SV);</td>
<td></td>
</tr>
<tr>
<td>(AV)</td>
<td>aov_halfword1 = result_halfword1[31] ^ result_halfword1[30]; aov_halfword0 = result_halfword0[31] ^ result_halfword0[30]; advanced_overflow = aov_halfword1 OR aov_halfword0; if (advanced_overflow) then PSW.(AV) = 1 else PSW.(AV) = 0;</td>
<td></td>
</tr>
<tr>
<td>(SAV)</td>
<td>if (advanced_overflow) then PSW.(SAV) = 1 else PSW.(SAV) = PSW.(SAV);</td>
<td></td>
</tr>
</tbody>
</table>

Examples

---
See Also

-
MAX
Maximum Value
MAX.U
Maximum Value Unsigned

Description
If the contents of data register D[a] are greater than the contents of either data register D[b] (instruction format RR) or const9 (instruction format RC), then put the contents of D[a] in data register D[c]; otherwise put the contents of either D[b] (format RR) or const9 (format RC) in D[c]. The operands are treated as either signed (MAX) or unsigned (MAX.U) 32-bit integers.

MAX    D[c], D[a], const9 (RC)
       
\[
\begin{array}{cccccc}
31 & 28 & 27 & 21 & 12 & 11 \\
 8 & 7 & 0 & 8B & H \\
\end{array}
\]

D[c] = (D[a] > sign_ext(const9)) ? D[a] : sign_ext(const9);

MAX    D[c], D[a], D[b] (RR)

\[
\begin{array}{cccccc}
31 & 28 & 27 & 20 & 19 & 18 \\
17 & 16 & 15 & 12 & 11 \\
 8 & 7 & 0 & 0B & H \\
\end{array}
\]

D[c] = (D[a] > D[b]) ? D[a] : D[b];

MAX.U  D[c], D[a], const9 (RC)

\[
\begin{array}{cccccc}
31 & 28 & 27 & 21 & 12 & 11 \\
 8 & 7 & 0 & 8B & H \\
\end{array}
\]

D[c] = (D[a] > zero_ext(const9)) ? D[a] : zero_ext(const9); // unsigned

MAX.U  D[c], D[a], D[b] (RR)

\[
\begin{array}{cccccc}
31 & 28 & 27 & 20 & 19 & 18 \\
17 & 16 & 15 & 12 & 11 \\
 8 & 7 & 0 & 0B & H \\
\end{array}
\]

D[c] = (D[a] > D[b]) ? D[a] : D[b]; // unsigned

Status Flags
C    Not set by these instructions.
V Not set by these instructions.
SV Not set by these instructions.
AV Not set by these instructions.
SAV Not set by these instructions.

Examples
max d3, d1, d2
max d3, d1, #126
max.u d3, d1, d2
max.u d3, d1, #126

See Also
MIN, MOV
MAX.B
Maximum Value Packed Byte

MAX.BU
Maximum Value Packed Byte Unsigned

Description
Compute the maximum value of the corresponding bytes in D[a] and D[b] and put each result in the corresponding byte of D[c]. The operands are treated as either signed (MAX.B) or unsigned (MAX.BU), 8-bit integers.

MAX.B
D[c], D[a], D[b] (RR)

\[
\begin{align*}
31 & \quad 2827 & 201918171615 & 1211 & 8 & 7 & 0 \\
\end{align*}
\]

\[
\begin{array}{cccccccc}
\text{c} & 5\text{AH} & - & - & \text{b} & \text{a} & 0\text{BH} \\
\end{array}
\]

D[c][15:8] = (D[a][15:8] > D[b][15:8]) \ ? D[a][15:8] : D[b][15:8];
D[c][7:0] = (D[a][7:0] > D[b][7:0]) \ ? D[a][7:0] : D[b][7:0];

MAX.BU
D[c], D[a], D[b] (RR)

\[
\begin{align*}
31 & \quad 2827 & 201918171615 & 1211 & 8 & 7 & 0 \\
\end{align*}
\]

\[
\begin{array}{cccccccc}
\text{c} & 5\text{BH} & - & - & \text{b} & \text{a} & 0\text{BH} \\
\end{array}
\]

D[c][15:8] = (D[a][15:8] > D[b][15:8]) \ ? D[a][15:8] : D[b][15:8]; // unsigned
D[c][7:0] = (D[a][7:0] > D[b][7:0]) \ ? D[a][7:0] : D[b][7:0]; // unsigned

Status Flags

\begin{tabular}{|c|}
\hline
\text{C} & Not set by these instructions. \\
\text{V} & Not set by these instructions. \\
\text{SV} & Not set by these instructions. \\
\text{AV} & Not set by these instructions. \\
\text{SAV} & Not set by these instructions. \\
\hline
\end{tabular}

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
Examples
max.b    d3, d1, d2
max.bu   d3, d1, d2

See Also
MAX.H, MAX.HU, MIN.B, MIN.BU, MIN.H, MIN.HU
MAX.H
Maximum Value Packed Half-word

MAX.HU
Maximum Value Packed Half-word Unsigned

Description
Compute the maximum value of the corresponding half-words in D[a] and D[b] and put each result in the corresponding half-word of D[c]. The operands are treated as either signed (MAX.H) or unsigned (MAX.HU), 16-bit integers.

MAX.H
D[c], D[a], D[b] (RR)

\[
\begin{align*}
31 & \quad 2827 & \quad 201918171615 & \quad 1211 & \quad 8 & \quad 7 & \quad 0 \\
\end{align*}
\]

\[
\begin{array}{cccccc}
\ & c & \ & \ & b & \ & a \\
\ & 7A_H & \ & - & - & - & - \\
\end{array}
\]

\[
D[c][31:16] = (D[a][31:16] > D[b][31:16]) \ ? D[a][31:16] : D[b][31:16]; \\
D[c][15:0] = (D[a][15:0] > D[b][15:0]) \ ? D[a][15:0] : D[b][15:0];
\]

MAX.HU
D[c], D[a], D[b] (RR)

\[
\begin{align*}
31 & \quad 2827 & \quad 201918171615 & \quad 1211 & \quad 8 & \quad 7 & \quad 0 \\
\end{align*}
\]

\[
\begin{array}{cccccc}
\ & c & \ & \ & b & \ & a \\
\ & 7B_H & \ & - & - & - & - \\
\end{array}
\]

\[
D[c][31:16] = (D[a][31:16] > D[b][31:16]) \ ? D[a][31:16] : D[b][31:16]; // unsigned \\
D[c][15:0] = (D[a][15:0] > D[b][15:0]) \ ? D[a][15:0] : D[b][15:0]; // unsigned
\]

Status Flags

C  Not set by these instructions.
V  Not set by these instructions.
SV Not set by these instructions.
AV Not set by these instructions.
SAV Not set by these instructions.

Examples
max.h    d3, d1, d2
max.hu   d3, d1, d2

See Also
MAX.B, MAX.BU, MIN.B, MIN.BU, MIN.H, MIN.HU
MFCR
Move From Core Register

Description
Move the contents of the Core Special Function Register (CSFR), selected by the value const16, to data register D[c]. The CSFR address is a const16 byte offset from the CSFR base address. It must be word-aligned (the least-significant two bits equal zero). Nonaligned addresses have an undefined effect.

MFCR can be executed on any privilege level. This instruction may not be used to access GPRs. Attempting to access a GPR with this instruction will return an undefined value.

\[ \text{MFCR} \quad D[c], \text{const16} \quad (RLC) \]

\[ D[c] = CR[\text{const16}] \]

Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>Read by the instruction but not changed.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Read by the instruction but not changed.</td>
</tr>
<tr>
<td>SV</td>
<td>Read by the instruction but not changed.</td>
</tr>
<tr>
<td>AV</td>
<td>Read by the instruction but not changed.</td>
</tr>
<tr>
<td>SAV</td>
<td>Read by the instruction but not changed.</td>
</tr>
</tbody>
</table>

Examples

mfcr  d3, fe04h

See Also

MTCR
MIN
Minimum Value
MIN.U
Minimum Value Unsigned

Description
If the contents of data register D[a] are less than the contents of either data register D[b] (instruction format RR) or const9 (instruction format RC), then put the contents of D[a] in data register D[c]; otherwise put the contents of either D[b] (format RR) or const9 (format RC) in to D[c]. The operands are treated as either signed (MIN) or unsigned (MIN.U) 32-bit integers.

MIN
D[c], D[a], const9 (RC)

```
31  28 27  21 20  12 11  8  7  0
  c  18H  const9  a  8BH
D[c] = (D[a] < sign_ext(const9)) ? D[a] : sign_ext(const9);
```

MIN
D[c], D[a], D[b] (RR)

```
31  28 27  20 19 18 17 16 15  12 11  8  7  0
  c  18H  -  -  b  a  0BH
D[c] = (D[a] < D[b]) ? D[a] : D[b];
```

MIN.U
D[c], D[a], const9 (RC)

```
31  28 27  21 20  12 11  8  7  0
  c  19H  const9  a  8BH
D[c] = (D[a] < zero_ext(const9)) ? D[a] : zero_ext(const9); // unsigned
```

MIN.U
D[c], D[a], D[b] (RR)

```
31  28 27  20 19 18 17 16 15  12 11  8  7  0
  c  19H  -  -  b  a  0BH
D[c] = (D[a] < D[b]) ? D[a] : D[b]; // unsigned
```

Status Flags

C Not set by these instructions.

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
### Instruction Set

<table>
<thead>
<tr>
<th></th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by these instructions.</td>
</tr>
</tbody>
</table>

#### Examples

- `min d3, d1, d2`
- `min d3, d1, #126`
- `min.u d3, d1, d2`
- `min.u d3, d1, #126`

#### See Also

- `MAX`
- `MAX.U`

---

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
MIN.B
Minimum Value Packed Byte

MIN.BU
Minimum Value Packed Byte Unsigned

Description
Compute the minimum value of the corresponding bytes in D[a] and D[b] and put each result in the corresponding byte of D[c]. The operands are treated as either signed (MIN.B) or unsigned (MIN.BU), 8-bit integers.

MIN.B D[c], D[a], D[b] (RR)

D[c][15:8] = (D[a][15:8] < D[b][15:8]) ? D[a][15:8] : D[b][15:8];
D[c][7:0] = (D[a][7:0] < D[b][7:0]) ? D[a][7:0] : D[b][7:0];

MIN.BU D[c], D[a], D[b] (RR)

D[c][15:8] = (D[a][15:8] < D[b][15:8]) ? D[a][15:8] : D[b][15:8]; // unsigned
D[c][7:0] = (D[a][7:0] < D[b][7:0]) ? D[a][7:0] : D[b][7:0]; // unsigned

Status Flags
C Not set by these instructions.
V Not set by these instructions.
SV Not set by these instructions.
AV Not set by these instructions.
SAV Not set by these instructions.
Examples

min.b  d3, d1, d2
min.bu d3, d1, d2

See Also

MAX.B, MAX.BU, MAX.H, MAX.HU, MIN.H, MIN.HU
MIN.H
Minimum Value Packed Half-word
MIN.HU
Minimum Value Packed Half-word Unsigned

Description
Compute the minimum value of the corresponding half-words in D[a] and D[b] and put each result in the corresponding half-word of D[c]. The operands are treated as either signed (MIN.H) or unsigned (MIN.HU), 16-bit integers.

MIN.H  D[c], D[a], D[b] (RR)
\[
\begin{array}{cccccc}
c & 78_H & - & - & b & a & 0B_H \\
31 & 28 & 27 & 20 & 19 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\end{array}
\]
D[c][31:16] = (D[a][31:16] < D[b][31:16]) ? D[a][31:16] : D[b][31:16];
D[c][15:0] = (D[a][15:0] < D[b][15:0]) ? D[a][15:0] : D[b][15:0];

MIN.HU  D[c], D[a], D[b] (RR)
\[
\begin{array}{cccccc}
c & 79_H & - & - & b & a & 0B_H \\
31 & 28 & 27 & 20 & 19 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\end{array}
\]
D[c][31:16] = (D[a][31:16] < D[b][31:16]) ? D[a][31:16] : D[b][31:16]; // unsigned
D[c][15:0] = (D[a][15:0] < D[b][15:0]) ? D[a][15:0] : D[b][15:0]; // unsigned

Status Flags
C  Not set by these instructions.
V  Not set by these instructions.
SV Not set by these instructions.
AV Not set by these instructions.
SAV Not set by these instructions.

Examples
min.h  d3, d1, d2
min.hu d3, d1, d2

See Also
MAX.B, MAX.BU, MAX.H, MAX.HU, MIN.B, MIN.BU
MOV
Move

Description
Move the contents of either data register D[b] (instruction format RR) or const16 (instruction format RLC), to data register D[c]. The value const16 is sign-extended to 32-bits before it is moved.

Move the contents of either data register D[b] (instruction format SRR), const4 (instruction format SRC) or const8 (instruction format SC) to either data register D[a] (formats SRR, SRC) or D[15] (format SC). The value const4 is sign-extended before it is moved. The value const8 is zero-extended before it is moved.

MOV  D[c], const16 (RLC)

<table>
<thead>
<tr>
<th>31</th>
<th>28 27</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>const16</td>
<td>-</td>
<td>-</td>
<td>38H</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

D[c] = sign_ext(const16);

MOV  D[c], D[b] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>28 27</th>
<th>20 19 18 17 16 15</th>
<th>12 11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>1FH</td>
<td>-</td>
<td>-</td>
<td>b</td>
<td>-</td>
<td>08H</td>
</tr>
</tbody>
</table>

D[c] = D[b];

MOV  D[15], const8 (SC)

<table>
<thead>
<tr>
<th>15</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>const8</td>
<td>DAH</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

D[15] = zero_ext(const8);

MOV  D[a], const4 (SRC)

<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>const4</td>
<td>a</td>
<td>82H</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

D[a] = sign_ext(const4);
MOV  
\[ D[a], D[b] \text{ (SRR)} \]

<table>
<thead>
<tr>
<th>15</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
<td>a</td>
<td></td>
<td></td>
<td>02H</td>
</tr>
</tbody>
</table>

\[ D[a] = D[b]; \]

Status Flags

- **C**: Not set by this instruction.
- **V**: Not set by this instruction.
- **SV**: Not set by this instruction.
- **AV**: Not set by this instruction.
- **SAV**: Not set by this instruction.

Examples

- `mov d3, d1`
- `mov d3, #-30000`
- `mov d15, #126`
- `mov d1, d2`
- `mov d1, #6`
- `mov d15, #126`

See Also

MAX, MAX.U, MOV.U, MOVH
MOV.A
Move Value to Address Register

Description
Move the contents of data register $D[b]$ to address register $A[c]$.

Move the contents of either data register $D[b]$ (format SRR) or $\text{const4}$ (format SRC) to address register $A[a]$. The value $\text{const4}$ is zero-extended before it is moved.

$$\text{MOV.A } A[c], D[b] \text{ (RR)}$$

<table>
<thead>
<tr>
<th>A[c] = D[b];</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
</tr>
</tbody>
</table>

$$\text{MOV.A } A[a], \text{const4} \text{ (SRC)}$$

<table>
<thead>
<tr>
<th>A[a] = \text{zero_ext(const4)};</th>
</tr>
</thead>
<tbody>
<tr>
<td>\text{const4}</td>
</tr>
</tbody>
</table>

$$\text{MOV.A } A[a], D[b] \text{ (SRR)}$$

<table>
<thead>
<tr>
<th>A[a] = D[b];</th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
</tr>
</tbody>
</table>

Status Flags

| C | Not set by this instruction. |
| V | Not set by this instruction. |
| SV | Not set by this instruction. |
| AV | Not set by this instruction. |
| SAV | Not set by this instruction. |

Examples

```
mov.a a3, d1
```
mov.a  a4, d2
mov.a  a4, 7

See Also
LEA, MOV.AA, MOV.D, MOVH.A
**MOV.AA**
Move Address from Address Register

**Description**
Move the contents of address register A[b] to address register A[c].

**MOV.AA**
A[c], A[b] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>201918171615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>-</td>
<td>- b</td>
<td>-</td>
<td></td>
<td></td>
<td>0H</td>
</tr>
</tbody>
</table>

A[c] = A[b];

**MOV.AA**
A[a], A[b] (SRR)

<table>
<thead>
<tr>
<th>15</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
<td>a</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

A[a] = A[b];

**Status Flags**

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

**Examples**

mov.aa a3, a4

mov.aa a4, a2

**See Also**
LEA, MOVH.A, MOV.D, MOVH.A
MOV.D
Move Address to Data Register

Description
Move the contents of address register A[b] to data register D[c].

\[
\text{Move the contents of address register } A[b] \text{ to data register } D[a].
\]

**MOV.D**

<table>
<thead>
<tr>
<th>D[c], A[b] (RR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 2827 201918171615 1211 8 7 0</td>
</tr>
<tr>
<td>c 4CH - - b - 01H</td>
</tr>
<tr>
<td>D[c] = A[b];</td>
</tr>
</tbody>
</table>

**MOV.D**

<table>
<thead>
<tr>
<th>D[a], A[b] (SRR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 1211 8 7 0</td>
</tr>
<tr>
<td>b a 80H</td>
</tr>
<tr>
<td>D[a] = A[b];</td>
</tr>
</tbody>
</table>

**Status Flags**

- C: Not set by this instruction.
- V: Not set by this instruction.
- SV: Not set by this instruction.
- AV: Not set by this instruction.
- SAV: Not set by this instruction.

**Examples**

- \text{mov.d } d3, a4
- \text{mov.d } d1, a2

**See Also**

- LEA, MOV.A, MOV.AA, MOVH.A

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
**MOV.U**
Move Unsigned

**Description**
Move the zero-extended value `const16` to data register `D[c]`.

**MOV.U**

\[
\text{D}[c], \text{const16 (RLC)}
\]

```
31 28 27 12 11 8 7 0
<table>
<thead>
<tr>
<th>c</th>
<th>const16</th>
<th>-</th>
<th>BBH</th>
</tr>
</thead>
</table>
```

\[D[c] = \text{zero\_ext(const16)};\]

**Status Flags**

- **C**: Not set by this instruction.
- **V**: Not set by this instruction.
- **SV**: Not set by this instruction.
- **AV**: Not set by this instruction.
- **SAV**: Not set by this instruction.

**Examples**
```
mov.u d3, #526
```

**See Also**

- MOV
- MOVH
MOVH
Move High

Description
Move the value const16 to the most-significant half-word of data register D[c] and set the least-significant 16-bits to zero.

\[
\text{MOVH} \quad D[c], \text{const16 (RLC)}
\]

\[
\begin{array}{cccccc}
31 & 28 & 27 & 12 & 11 & 8 \quad 7 \quad 0 \\
\hline
\text{c} & \text{const16} & - & - & - & \text{78H} \\
\end{array}
\]

\[D[c] = \{\text{const16}, 16'h0000\};\]

Status Flags
- C  Not set by this instruction.
- V  Not set by this instruction.
- SV Not set by this instruction.
- AV Not set by this instruction.
- SAV Not set by this instruction.

Examples
movh d3, #526

See Also
MOV, MOV.U

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
MOVH.A
Move High to Address

Description
Move the value const16 to the most-significant half-word of address register A[c] and set
the least-significant 16-bits to zero.

MOVH.A A[c], const16 (RLC)

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>28</th>
<th>27</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>const16</td>
<td>-</td>
<td>91H</td>
</tr>
</tbody>
</table>
A[c] = {const16, 16'h0000};

Status Flags
C Not set by this instruction.
V Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples
movh.a a3, #526

See Also
LEA, MOV.A, MOV.AA, MOV.D
**MSUB**
Multiply-Subtract

**MSUBS**
Multiply-Subtract, Saturated

**Description**
Multiply two signed 32-bit integers. Subtract the product from a signed 32-bit or 64-bit integer and put the result into a 32-bit or 64-bit register. The value const9 is sign-extended before the multiplication is performed. The MSUBS result is saturated on overflow.

**MSUB**

\[ D[c], D[d], D[a], \text{const9} \text{ (RCR)} \]
\[ 32 - (32 \times \text{K9}) \rightarrow 32 \text{ signed} \]

\[
\begin{array}{ccccccc}
\text{c} & \text{d} & 01\text{H} & \text{const9} & \text{a} & \text{33}\text{H} \\
\end{array}
\]

result = \[ D[d] - (D[a] \times \text{sign_ext(const9)}) \];
\[ D[c] = \text{result}[31:0]; \]

**MSUB**

\[ E[c], E[d], D[a], \text{const9} \text{ (RCR)} \]
\[ 64 - (32 \times \text{K9}) \rightarrow 64 \text{ signed} \]

\[
\begin{array}{ccccccc}
\text{c} & \text{d} & 03\text{H} & \text{const9} & \text{a} & \text{33}\text{H} \\
\end{array}
\]

result = \[ E[d] - (D[a] \times \text{sign_ext(const9)}) \];
\[ E[c] = \text{result}[63:0]; \]

**MSUB**

\[ D[c], D[d], D[a], D[b] \text{ (RRR2)} \]
\[ 32 - (32 \times 32) \rightarrow 32 \text{ signed} \]

\[
\begin{array}{ccccccc}
\text{c} & \text{d} & 16\text{H} & 12\text{H} & \text{b} & \text{a} & \text{23}\text{H} \\
\end{array}
\]

result = \[ D[d] - (D[a] \times D[b]) \];
\[ D[c] = \text{result}[31:0]; \]

**MSUB**

\[ E[c], E[d], D[a], D[b] \text{ (RRR2)} \]
\[ 64 - (32 \times 32) \rightarrow 64 \text{ signed} \]

**See Also**
Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
result = E[d] - (D[a] * D[b]);
E[c] = result[63:0];

**MSUBS**

**D[c], D[d], D[a], const9 (RCR)**
32 - (32 * K9) --> 32 signed saturated

result = D[d] - (D[a] * sign_ext(const9));
D[c] = ssov(result, 32);

**MSUBS**

**E[c], E[d], D[a], const9 (RCR)**
64 - (32 * K9) --> 64 signed saturated

result = E[d] - (D[a] * sign_ext(const9));
E[c] = ssov(result, 64);

**MSUBS**

**D[c], D[d], D[a], D[b] (RRR2)**
32 - (32 * 32) --> 32 signed saturated

result = D[d] - (D[a] * D[b]);
D[c] = ssov(result, 32);

**MSUBS**

**E[c], E[d], D[a], D[b] (RRR2)**
64 - (32 * 32) --> 64 signed saturated

result = E[d] - (D[a] * D[b]);
E[c] = sssov(result, 64)

Status Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>V</td>
<td>32-bit result: &lt;br&gt;overflow = (result &gt; 7FFFFFFF (_h)) OR (result &lt; -80000000(_h)); &lt;br&gt;if (overflow) then PSW.V = 1 else PSW.V = 0; &lt;br&gt;64-bit result: &lt;br&gt;overflow = (result &gt; 7FFFFFFFFFFFFFFF (_h)) OR (result &lt; -8000000000000000(_h)); &lt;br&gt;if (overflow) then PSW.V = 1 else PSW.V = 0;</td>
</tr>
<tr>
<td>SV</td>
<td>if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;</td>
</tr>
<tr>
<td>AV</td>
<td>32-bit result: &lt;br&gt;advanced_overflow = result[31] ^ result[30]; &lt;br&gt;if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0; &lt;br&gt;64-bit result: &lt;br&gt;advanced_overflow = result[63] ^ result[62]; &lt;br&gt;if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;</td>
</tr>
<tr>
<td>SAV</td>
<td>if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;</td>
</tr>
</tbody>
</table>

Examples

- `msub   d0, d1, d2, d3`
- `msub   d0, d1, d2, #7`
- `msub   e0, e2, d6, d11`
- `msubs  e0, e0, d3, #80`
- `msubs  d5, d1, d2, d2`
- `msubs  d1, d1, d2, #7`
- `msubs  e0, e2, d6, d11`
- `msubs  e8, e4, d3, #80`

See Also

MUL
MSUB.H
Packed Multiply-Subtract Q Format

MSUBS.H
Packed Multiply-Subtract Q Format, Saturated

Description
Multiply two signed 16-bit (half-word) values. Subtract the product (left justified if n == 1) from a signed 32-bit value and put the result into a 32-bit register. There are four cases of half-word multiplication.

Note that n should only take the values 0 or 1, any other value returns an undefined result. If (n == 1) then $8000_{H} \times 8000_{H} = 7FFFFFFF_{H}$ (for signed 16-bit * 16-bit multiplications only).

**MSUB.H**

E[c], E[d], D[a], D[b] LL, n (RRR1)

32||32 |-| (16U * 16L || 16L * 16L) --> 32||32

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>1AH</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>A3H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>1817</td>
<td>1615</td>
<td>1211</td>
<td>8</td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == $8000_{H}$) AND (D[b][15:0] == $8000_{H}$) AND (n == 1);
sc0 = (D[a][15:0] == $8000_{H}$) AND (D[b][15:0] == $8000_{H}$) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result_word1 = E[d][63:32] - mul_res1;
result_word0 = E[d][31:0] - mul_res0;
E[c] = {result_word1[31:0], result_word0[31:0]}; // Packed fraction

**MSUB.H**

E[c], E[d], D[a], D[b] LU, n (RRR1)

32||32 |-| (16U * 16L || 16L * 16U) --> 32||32

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>1AH</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>A3H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>1817</td>
<td>1615</td>
<td>1211</td>
<td>8</td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == $8000_{H}$) AND (D[b][15:0] == $8000_{H}$) AND (n == 1);
sc0 = (D[a][15:0] == $8000_{H}$) AND (D[b][31:16] == $8000_{H}$) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_word1 = E[d][63:32] - mul_res1;
result_word0 = E[d][31:0] - mul_res0;
E[c] = {result_word1[31:0], result_word0[31:0]}; // Packed fraction

MSUB.H E[c], E[d], D[a], D[b] UL, n (RRR1)
32||32 |-| (16U * 16U || 16L * 16L) --> 32||32

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>18H</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>A3H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18</td>
<td>17</td>
<td>16</td>
<td>15</td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result_word1 = E[d][63:32] - mul_res1;
result_word0 = E[d][31:0] - mul_res0;
E[c] = {result_word1[31:0], result_word0[31:0]}; // Packed fraction

MSUB.H E[c], E[d], D[a], D[b] UU, n (RRR1)
32||32 |-| (16L * 16U || 16U * 16U) --> 32||32

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>18H</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>A3H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18</td>
<td>17</td>
<td>16</td>
<td>15</td>
</tr>
</tbody>
</table>

sc1 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result_word1 = E[d][63:32] - mul_res1;
result_word0 = E[d][31:0] - mul_res0;
E[c] = {result_word1[31:0], result_word0[31:0]}; // Packed fraction

MSUBS.H E[c], E[d], D[a], D[b] LL, n (RRR1)
32||32 |-| (16U * 16L || 16L * 16L) --> 32||32 saturated

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>3AH</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>A3H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18</td>
<td>17</td>
<td>16</td>
<td>15</td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result_word1 = E[d][63:32] - mul_res1;
result_word0 = E[d][31:0] - mul_res0;
E[c] = {ssov(result_word1, 32), ssov(result_word0, 32)}; // Packed fraction

MSUBS.H E[c], E[d], D[a], D[b] LU, n (RRR1)
32||32 -||- (16U * 16L || 16L * 16U) --> 32||32 saturated

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>39H</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>A3H</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_word1 = E[d][63:32] - mul_res1;
result_word0 = E[d][31:0] - mul_res0;
E[c] = {ssov(result_word1, 32), ssov(result_word0, 32)}; // Packed fraction

MSUBS.H E[c], E[d], D[a], D[b] UL, n (RRR1)
32||32 -||- (16U * 16U || 16L * 16L) --> 32||32 saturated

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>38H</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>A3H</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result_word1 = E[d][63:32] - mul_res1;
result_word0 = E[d][31:0] - mul_res0;
E[c] = {ssov(result_word1, 32), ssov(result_word0, 32)}; // Packed fraction

MSUBS.H E[c], E[d], D[a], D[b] UU, n (RRR1)
32||32 -||- (16L * 16U || 16U * 16U) --> 32||32 saturated

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>39H</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>A3H</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
sc1 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result_word1 = E[d][63:32] - mul_res1;
result_word0 = E[d][31:0] - mul_res0;
E[c] = (ssov(result_word1, 32), ssov(result_word0, 32)); // Packed fraction

Status Flags

| C | Not set by these instructions. |
| V | ov_word1 = (result_word1 > 7FFFFFFFH) OR (result_word1 < -80000000H); ov_word0 = (result_word0 > 7FFFFFFFH) OR (result_word0 < -80000000H); overflow = ov_word1 OR ov_word0; if (overflow) then PSW.V = 1 else PSW.V = 0; |
| SV | if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV; |
| AV | aov_word1 = result_word1[31] ^ result_word1[30]; aov_word0 = result_word0[31] ^ result_word0[30]; advanced_overflow = aov_word1 OR aov_word0; if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0; |
| SAV | if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV; |

Examples

- 

See Also

- 

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
**MSUB.Q**
Multiply-Subtract Q Format

**MSUBS.Q**
Multiply-Subtract Q Format, Saturated

**Description**

Multiply two signed 16-bit or 32-bit values, subtract the product (left justified if \( n = 1 \)) from a signed 32-bit or 64-bit value and put the result into a 32-bit or 64-bit register.

There are eight cases of 16*16 operations, eight cases of 16*32 operations and four cases of 32*32 operations.

The MSUBS.Q result is saturated on overflow.

Note that \( n \) should only take the values 0 or 1, any other value returns an undefined result. If \( (n = 1) \) then 8000\(_{16} \cdot 8000\(_{16} = 7FFFFFFF_{16} \) (for signed 16-bit * 16-bit multiplications only).

\[
\text{MSUB.Q } \quad D[c], D[d], D[a], D[b], n \text{ (RRR1)}
\]

32 - (32 * 32)Up --> 32

\[
\begin{array}{cccccccc}
31 & 2827 & 2423 & 18171615 & 1211 & 8 & 7 & 0 \\
\hline
 & c & d & 02_{16} & n & b & a & 63_{16} \\
\end{array}
\]

result = \( D[d] -\) (((\( D[a] \cdot D[b]) << n \) >> 32);

\( D[c] = \text{result}[31:0]; \) // Fraction

\[
\text{MSUB.Q } \quad E[c], E[d], D[a], D[b], n \text{ (RRR1)}
\]

64 - (32 * 32) --> 64

\[
\begin{array}{cccccccc}
31 & 2827 & 2423 & 18171615 & 1211 & 8 & 7 & 0 \\
\hline
 & c & d & 18_{16} & n & b & a & 63_{16} \\
\end{array}
\]

result = \( E[d] -\) (((\( D[a] \cdot D[b]) << n \) >> 32);

\( E[c] = \text{result}[63:0]; \) // Multi-precision fraction

\[
\text{MSUB.Q } \quad D[c], D[d], D[a], D[b] \text{ L, n (RRR1)}
\]

32 - (32 * 16L)Up --> 32

\[
\begin{array}{cccccccc}
31 & 2827 & 2423 & 18171615 & 1211 & 8 & 7 & 0 \\
\hline
 & c & d & 01_{16} & n & b & a & 63_{16} \\
\end{array}
\]

result = \( D[d] -\) (((\( D[a] \cdot D[b][15:0]) << n \) >> 16);

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
D[c] = result[31:0]; // Fraction

**MSUB.Q** E[c], E[d], D[a], D[b] L, n (RRR1)

\[ \text{64 - (32 * 16L)} \rightarrow 64 \]

\[
\begin{array}{ccccccc}
31 & 2827 & 2423 & 18171615 & 1211 & 8 & 7 & 0 \\
\end{array}
\]

\[
\begin{array}{ccccccc}
c & d & 19_H & n & b & a & 63_H \\
\end{array}
\]

result = E[d] - ((D[a] * D[b][15:0]) << n);
E[c] = result[63:0]; // Multi-precision accumulator

**MSUB.Q** D[c], D[d], D[a], D[b] U, n (RRR1)

\[ \text{32 - (32 * 16U)} \rightarrow 32 \]

\[
\begin{array}{ccccccc}
31 & 2827 & 2423 & 18171615 & 1211 & 8 & 7 & 0 \\
\end{array}
\]

\[
\begin{array}{ccccccc}
c & d & 00_H & n & b & a & 63_H \\
\end{array}
\]

result = D[d] - (((D[a] * D[b][31:16]) << n) >> 16);
D[c] = result[31:0]; // Fraction

**MSUB.Q** E[c], E[d], D[a], D[b] U, n (RRR1)

\[ \text{64 - (32 * 16U)} \rightarrow 64 \]

\[
\begin{array}{ccccccc}
31 & 2827 & 2423 & 18171615 & 1211 & 8 & 7 & 0 \\
\end{array}
\]

\[
\begin{array}{ccccccc}
c & d & 18_H & n & b & a & 63_H \\
\end{array}
\]

result = E[d] - ((D[a] * D[b][31:16]) << n);
E[c] = result[63:0]; // Multi-precision accumulator

**MSUB.Q** D[c], D[d], D[a] L, D[b] L, n (RRR1)

\[ \text{32 - (16L * 16L)} \rightarrow 32 \]

\[
\begin{array}{ccccccc}
31 & 2827 & 2423 & 18171615 & 1211 & 8 & 7 & 0 \\
\end{array}
\]

\[
\begin{array}{ccccccc}
c & d & 05_H & n & b & a & 63_H \\
\end{array}
\]

sc = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res = sc ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result = D[d] - mul_res;
D[c] = result[31:0]; // Fraction

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
MSUB.Q E[c], E[d], D[a] L, D[b] L, n (RRR1)
64 - (16L * 16L) --> 64

```
<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>1DH</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>63H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18171615</td>
<td>1211</td>
<td>8</td>
<td>7</td>
</tr>
</tbody>
</table>
```

\[ \text{sc} = (D[a][15:0] == 8000_{16}) \text{ AND } (D[b][15:0] == 8000_{16}) \text{ AND } (n == 1); \]
\[ \text{mul_res} = \text{sc} ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n); \]
\[ \text{result} = E[d] - (\text{mul_res} << 16); \]
\[ E[c] = \text{result}[63:0]; // Multi-precision accumulator \]

MSUB.Q D[c], D[d], D[a] U, D[b] U, n (RRR1)
32 - (16U * 16U) --> 32

```
<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>04H</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>63H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18171615</td>
<td>1211</td>
<td>8</td>
<td>7</td>
</tr>
</tbody>
</table>
```

\[ \text{sc} = (D[a][31:16] == 8000_{16}) \text{ AND } (D[b][31:16] == 8000_{16}) \text{ AND } (n == 1); \]
\[ \text{mul_res} = \text{sc} ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n); \]
\[ \text{result} = D[d] - \text{mul_res}; \]
\[ D[c] = \text{result}[31:0]; // Fraction \]

MSUB.Q E[c], E[d], D[a] U, D[b] U, n (RRR1)
64 - (16U * 16U) --> 64

```
<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>1CH</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>63H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18171615</td>
<td>1211</td>
<td>8</td>
<td>7</td>
</tr>
</tbody>
</table>
```

\[ \text{sc} = (D[a][31:16] == 8000_{16}) \text{ AND } (D[b][31:16] == 8000_{16}) \text{ AND } (n == 1); \]
\[ \text{mul_res} = \text{sc} ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n); \]
\[ \text{result} = E[d] - (\text{mul_res} << 16); \]
\[ E[c] = \text{result}[63:0]; // Multi-precision accumulator \]

MSUBS.Q D[c], D[d], D[a], D[b], n (RRR1)
32 - (32 * 32)Up --> 32 saturated

```
<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>22H</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>63H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18171615</td>
<td>1211</td>
<td>8</td>
<td>7</td>
</tr>
</tbody>
</table>
```

\[ \text{result} = D[d] - (((D[a] * D[b]) << n) >> 32); \]
D[c] = ssov(result, 32); // Fraction

MSUBS.Q E[c], E[d], D[a], D[b], n (RRR1)

64 - (32 * 32) --> 64 saturated

\[
\begin{array}{cccccc}
31 & 28 & 27 & 24 & 23 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 63_H \\
c & d & 3B_H & n & b & a \\
\end{array}
\]

result = E[d] - ((D[a] * D[b]) << n);
E[c] = ssov(result, 64); // Multi-precision fraction

MSUBS.Q D[c], D[d], D[a], D[b] L, n (RRR1)

32 - (32 * 16L)Up --> 32 saturated

\[
\begin{array}{cccccc}
31 & 28 & 27 & 24 & 23 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 63_H \\
c & d & 21_H & n & b & a \\
\end{array}
\]

result = D[d] - (((D[a] * D[b][15:0]) << n) >> 16);
D[c] = ssov(result, 32); // Fraction

MSUBS.Q E[c], E[d], D[a], D[b] L, n (RRR1)

64 - (32 * 16L) --> 64 saturated

\[
\begin{array}{cccccc}
31 & 28 & 27 & 24 & 23 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 63_H \\
c & d & 39_H & n & b & a \\
\end{array}
\]

result = E[d] - ((D[a] * D[b][15:0]) << n);
E[c] = ssov(result, 64); // Multi-precision accumulator

MSUBS.Q D[c], D[d], D[a], D[b] U, n (RRR1)

32 - (32 * 16U)Up --> 32 saturated

\[
\begin{array}{cccccc}
31 & 28 & 27 & 24 & 23 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 63_H \\
c & d & 20_H & n & b & a \\
\end{array}
\]

result = D[d] - (((D[a] * D[b][31:16]) << n) >> 16);
D[c] = ssov(result, 32); // Fraction

MSUBS.Q E[c], E[d], D[a], D[b] U, n (RRR1)

64 - (32 * 16U) --> 64 saturated

\[
\begin{array}{cccccc}
31 & 28 & 27 & 24 & 23 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 63_H \\
c & d & 14_H & n & b & a \\
\end{array}
\]
result = E[d] - ((D[a] * D[b][31:16]) << n);
E[c] = ssov(result, 64); // Multi-precision accumulator

**MSUBS.Q**

D[c], D[d], D[a] L, D[b] L, n (RRR1)

32 - (16L * 16L) --> 32 saturated

sc = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res = sc ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result = D[d] - mul_res;
D[c] = ssov(result, 32); // Fraction

**MSUBS.Q**

E[c], E[d], D[a] L, D[b] L, n (RRR1)

64 - (16L * 16L) --> 64 saturated

sc = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res = sc ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result = E[d] - (mul_res << 16);
E[c] = ssov(result, 64); // Multi-precision accumulator

**MSUBS.Q**

D[c], D[d], D[a] U, D[b] U, n (RRR1)

32 - (16U * 16U) --> 32 saturated

sc = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res = sc ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result = D[d] - mul_res;
D[c] = ssov(result, 32); // Fraction
MSUBS.Q E[c], E[d], D[a] U, D[b] U, n (RRR1)
64 - (16U * 16U) --> 64 saturated

63H 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>3Ch</th>
<th>n</th>
<th>b</th>
<th>a</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>28</td>
<td>27</td>
<td>24</td>
<td>23</td>
<td>18</td>
</tr>
</tbody>
</table>

sc = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res = sc ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result = E[d] - (mul_res << 16);
E[c] = ssov(result, 64); // Multi-precision accumulator

Status Flags

C Not set by these instructions.

V 32-bit result:
overflow = (result > 7FFFFFFFH) OR (result < -80000000H)
if (overflow) then PSW.V = 1 else PSW.V = 0;
64-bit result:
overflow = (result > 7FFFFFFFFFFFFFH) OR (result < -8000000000000000H);
if (overflow) then PSW.V = 1 else PSW.V = 0;

SV if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;

AV 32-bit result:
advanced_overflow = result[31] ^ result[30];
if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;
64-bit result:
advanced_overflow = result[63] ^ result[62];
if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;

SAV if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

Examples

msub.q d0, d1, d2, d3, #1
msub.q d0, d1, d2, d6U, #1
msub.q d0, d2, d1, d3L, #1
msub.q d2, d0, d3U, d4U, #1
msub.q d2, d0, d4L, d4L, #1
msub.q e2, e2, d3, d7, #1
msub.q e2, e2, d4, d6U, #1
msub.q e2, e2, d5, d6L, #1
msub.q e2, e2, d6U, d7U, #1
msub.q e2, e2, d8L, d0L, #1
msubs.q d0, d1, d2, d3, #1
msubs.q d0, d1, d2, d6U, #1
msubs.q d0, d2, d1, d3L, #1
msubs.q d2, d0, d3U, d4U, #1
msubs.q d2, d0, d4L, d4L, #1
msubs.q e2, e2, d3, d7, #1
msubs.q e2, e2, d4, d6U, #1
msubs.q e2, e2, d5, d6L, #1
msubs.q e2, e2, d6U, d7U, #1
msubs.q e2, e0, d11L, d4L, #1

See Also

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
MSUB.U
Multiply-Subtract Unsigned

MSUBS.U
Multiply-Subtract Unsigned, Saturated

Description
Multiply two unsigned 32-bit integers. Subtract the product from an unsigned 32-bit or 64-bit integer and put the result into a 32-bit or 64-bit register. The value const9 is zero-extended before the multiplication is performed. The MSUBS.U results are saturated on overflow.

MSUB.U E[c], E[d], D[a], const9 (RCR)
64 - (32 * K9) --> 64 unsigned

\[
\begin{array}{ccccccc}
31 & 2827 & 2423 & 2120 & 1211 & 8 & 7 & 0 \\
\hline
c & d & 02_H & \text{const9} & a & & & \\
\end{array}
\]

result = E[d] - (D[a] * zero_ext(const9)); // unsigned operators
E[c] = result[63:0];

MSUB.U E[c], E[d], D[a], D[b] (RRR2)
64 - (32 * 32) --> 64 unsigned

\[
\begin{array}{ccccccc}
31 & 2827 & 2423 & 1615 & 1211 & 8 & 7 & 0 \\
\hline
c & d & 68_H & b & a & & & \\
\end{array}
\]

result = E[d] - (D[a] * D[b]); // unsigned operators
E[c] = result[63:0];

MSUBS.U D[c], D[d], D[a], const9 (RCR)
32 - (32 * K9) --> 32 unsigned saturated

\[
\begin{array}{ccccccc}
31 & 2827 & 2423 & 2120 & 1211 & 8 & 7 & 0 \\
\hline
c & d & 04_H & \text{const9} & a & & & \\
\end{array}
\]

result = D[d] - (D[a] * zero_ext(const9)); // unsigned operators
D[c] = suov(result, 32);

MSUBS.U E[c], E[d], D[a], const9 (RCR)
64 - (32 * K9) --> 64 unsigned saturated

\[
\begin{array}{ccccccc}
31 & 2827 & 2423 & 2120 & 1211 & 8 & 7 & 0 \\
\hline
c & d & 04_H & \text{const9} & a & & & \\
\end{array}
\]
result = \(E[d] - (D[a] \times \text{zero_ext(const9)})\); // unsigned operators
\[E[c] = \text{suov}(\text{result}, 64);\]

**MSUBS.U**  
\(D[c], D[d], D[a], D[b] \text{ (RRR2)}\)
32 - (32 * 32) \(\rightarrow\) 32 unsigned saturated

result = \(D[d] - (D[a] \times D[b])\); // unsigned operators
\[D[c] = \text{suov}(\text{result}, 32);\]

**MSUBS.U**  
\(E[c], E[d], D[a], D[b] \text{ (RRR2)}\)
64 - (32 * 32) \(\rightarrow\) 64 unsigned saturated

result = \(E[d] - (D[a] \times D[b])\); // unsigned operators
\[E[c] = \text{suov}(\text{result}, 64);\]

**Status Flags**

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by these instructions.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>32-bit result:</td>
</tr>
<tr>
<td></td>
<td>overflow = (result &gt; FFFFFFFF\text{H}) OR (result &lt; 00000000\text{H});</td>
</tr>
<tr>
<td></td>
<td>if (overflow) then PSW.V = 1 else PSW.V = 0;</td>
</tr>
<tr>
<td></td>
<td>64-bit result:</td>
</tr>
<tr>
<td></td>
<td>overflow = (result &gt; FFFFFFFFFFFFFFF\text{H}) OR (result &lt; 0000000000000000\text{H});</td>
</tr>
<tr>
<td></td>
<td>if (overflow) then PSW.V = 1 else PSW.V = 0;</td>
</tr>
<tr>
<td>SV</td>
<td>if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;</td>
</tr>
</tbody>
</table>
AV
32-bit result:
advanced_overflow = result[31] ^ result[30];
if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;
64-bit result:
advanced_overflow = result[63] ^ result[62];
if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;

SAV
if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

Examples
msub.u e0, e2, d6, d11
msub.u e0, e0, d3, #80
msubs.u d5, d1, d2, d2
msubs.u d1, d1, d2, #7
msubs.u e0, e2, d6, d11
msubs.u e8, e4, d3, #80

See Also
-
**MSUBAD.H**

Packed Multiply-Subtract/Add Q Format

**MSUBADS.H**

Packed Multiply-Subtract/Add Q Format, Saturated

**Description**

Multiply two signed 16-bit (half-word) values. Subtract (or add) the product (left justified if \( n = 1 \)) from a signed 32-bit value and put the result into a 32-bit register. There are four cases of half-word multiplication:

- \( 16U \times 16U, 16L \times 16L \)
- \( 16U \times 16L, 16L \times 16U \)
- \( 16U \times 16L, 16L \times 16L \)
- \( 16L \times 16U, 16U \times 16U \)

On overflow each MSUBADS.H result is independently saturated.

Note that \( n \) should only take the values 0 or 1, any other value returns an undefined result. If \( (n = 1) \) then \( 8000H \times 8000H = \text{7FFFFFFFH} \) (for signed 16-bit \* 16-bit multiplications only).

**MSUBAD.H**

\[ E[c], E[d], D[a], D[b] \ LM, n \ (RRR1) \]

\[ 32||32 -||+ (16U \times 16L \| 16L \times 16U) \rightarrow 32||32 \]

\[
\begin{array}{cccccc}
31 & 28 & 27 & 24 & 23 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
c & d & \text{1AH} & n & b & a & E3H \\
\end{array}
\]

\[
sc1 = (D[a][31:16] == 8000H) \text{ AND } (D[b][15:0] == 8000H) \text{ AND } (n == 1); \\
sc0 = (D[a][15:0] == 8000H) \text{ AND } (D[b][15:0] == 8000H) \text{ AND } (n == 1); \\
mul_res1 = sc1 ? \text{7FFFFFFFH} : ((D[a][31:16] \times D[b][15:0]) << n); \\
mul_res0 = sc0 ? \text{7FFFFFFFH} : ((D[a][15:0] \times D[b][15:0]) << n); \\
result_word1 = E[d][63:32] - mul_res1; \\
result_word0 = E[d][31:0] + mul_res0; \\
E[c] = \{\text{result_word1}[31:0], \text{result_word0}[31:0]\}; // Packed fraction
\]

**MSUBAD.H**

\[ E[c], E[d], D[a], D[b] \ LU, n \ (RRR1) \]

\[ 32||32 -||+ (16U \times 16L \| 16L \times 16U) \rightarrow 32||32 \]

\[
\begin{array}{cccccc}
31 & 28 & 27 & 24 & 23 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
c & d & \text{19H} & n & b & a & E3H \\
\end{array}
\]

\[
sc1 = (D[a][31:16] == 8000H) \text{ AND } (D[b][15:0] == 8000H) \text{ AND } (n == 1); 
\]

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_word1 = E[d][63:32] - mul_res1;
result_word0 = E[d][31:0] + mul_res0;
E[c] = {result_word1[31:0], result_word0[31:0]}; // Packed fraction

MSUBAD.H E[c], E[d], D[a], D[b] UL, n (RRR1)
32||32 -||+ (16U * 16U || 16L * 16L) --> 32||32

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>18H</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>E3H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>24</td>
<td>23</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_word1 = E[d][63:32] - mul_res1;
result_word0 = E[d][31:0] + mul_res0;
E[c] = {result_word1[31:0], result_word0[31:0]}; // Packed fraction

MSUBAD.H E[c], E[d], D[a], D[b] UU, n (RRR1)
32||32 -||+ (16U * 16U || 16L * 16U) --> 32||32

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>18H</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>E3H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>24</td>
<td>23</td>
<td>18</td>
<td>17</td>
<td>16</td>
</tr>
</tbody>
</table>

sc1 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_word1 = E[d][63:32] - mul_res1;
result_word0 = E[d][31:0] + mul_res0;
E[c] = {result_word1[31:0], result_word0[31:0]}; // Packed fraction

MSUBADS.H E[c], E[d], D[a], D[b] LL, n (RRR1)
32||32 -||+ (16U * 16L || 16L * 16L) --> 32||32 saturated
sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result_word1 = E[d][63:32] - mul_res1;
result_word0 = E[d][31:0] + mul_res0;
E[c] = {ssov(result_word1, 32), ssov(result_word0, 32)}; // Packed fraction

MSUBADS.H E[c], E[d], D[a], D[b] LU, n (RRR1)
32|32 |+ (16U * 16L || 16L * 16U) --> 32|32 saturated

sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_word1 = E[d][63:32] - mul_res1;
result_word0 = E[d][31:0] + mul_res0;
E[c] = {ssov(result_word1, 32), ssov(result_word0, 32)}; // Packed fraction

MSUBADS.H E[c], E[d], D[a], D[b] UL, n (RRR1)
32|32 |+ (16U * 16U || 16L * 16L) --> 32|32 saturated

sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_word1 = E[d][63:32] - mul_res1;
result_word0 = E[d][31:0] + mul_res0;
E[c] = {ssov(result_word1, 32), ssov(result_word0, 32)}; // Packed fraction

MSUBADS.H E[c], E[d], D[a], D[b] UU, n (RRR1)
32||32 -||+ (16L * 16U || 16U * 16U) --> 32||32 saturated

sc1 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
s0 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);

mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result_word1 = E[d][63:32] - mul_res1;
result_word0 = E[d][31:0] + mul_res0;
E[c] = {ssov(result_word1, 32), ssov(result_word0, 32)}; // Packed fraction

Status Flags

<p>| | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>d</td>
<td>3B_H</td>
<td>n</td>
<td>b</td>
<td>a</td>
<td>E3_H</td>
</tr>
</tbody>
</table>

C Not set by these instructions.

V ov_word1 = (result_word1 > 7FFFFFFFH) OR (result_word1 < -80000000H);
OV_word0 = (result_word0 > 7FFFFFFFH) OR (result_word0 < -80000000H);
overflow = ov_word1 OR ov_word0;
if (overflow) then PSW.V = 1 else PSW.V = 0;

SV if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;

AV aov_word1 = result_word1[31] ^ result_word1[30];
aov_word0 = result_word0[31] ^ result_word0[30];
advanced_overflow = aov_word1 OR aov_word0;
if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;

SAV if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

Examples

See Also

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
MSUBADM.H
Packed Multiply-Subtract/Add Q Format-Multi-precision

MSUBADMS.H
Packed Multiply-Subtract/Add Q Format-Multi-precision, Saturated

Description
Perform two multiplications of two signed 16-bit (half-word) values. Subtract one product
and add the other product (left justified if n == 1) left-shifted by 16, from/to a signed 64-bit
value and put the result in a 64-bit register. There are four cases of half-word multiplication:

• 16U * 16U, 16L * 16L
• 16U * 16L, 16L * 16U
• 16U * 16L, 16L * 16L
• 16L * 16U, 16U * 16U

On overflow the MSUBADMS.H result is saturated.

Note that n should only take the values 0 or 1, any other value returns an undefined
result. If (n == 1) then $8000_{H} * 8000_{H} = 7FFFFFFF_{H}$ (for signed 16-bit * 16-bit
multiplications only).

MSUBADM.H $E[c], E[d], D[a], D[b] LL, n (RRR1)$
64 - (16U * 16L) + (16L * 16L) $\rightarrow$ 64

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>2423</th>
<th>1817</th>
<th>1615</th>
<th>1211</th>
<th>87</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>d</td>
<td>1E_H</td>
<td>n</td>
<td>b</td>
<td>a</td>
<td>E3_H</td>
<td></td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] $\equiv$ 8000_H) AND (D[b][15:0] $\equiv$ 8000_H) AND (n == 1);
sc0 = (D[a][15:0] $\equiv$ 8000_H) AND (D[b][15:0] $\equiv$ 8000_H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFF_H : ((D[a][31:16] * D[b][15:0]) $\ll$ n);
result_word0 = sc0 ? 7FFFFFFF_H : ((D[a][15:0] * D[b][15:0]) $\ll$ n);
result = E[d] - ((result_word1 - result_word0) $\ll$ 16);
E[c] = result[63:0]; // Multi-precision accumulator

MSUBADM.H $E[c], E[d], D[a], D[b] LU, n (RRR1)$
64 - (16U * 16L) + (16L * 16U) $\rightarrow$ 64

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>2423</th>
<th>1817</th>
<th>1615</th>
<th>1211</th>
<th>87</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>d</td>
<td>1D_H</td>
<td>n</td>
<td>b</td>
<td>a</td>
<td>E3_H</td>
<td></td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] $\equiv$ 8000_H) AND (D[b][15:0] $\equiv$ 8000_H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result = E[d] - ((result_word1 - result_word0) << 16);
E[c] = result[63:0]; // Multi-precision accumulator

MSUBADM.H  E[c], E[d], D[a], D[b] UL, n (RRR1)
64 - (16U * 16U) + (16L * 16L) --> 64

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>7</th>
<th>8</th>
<th>12</th>
<th>15</th>
<th>16</th>
<th>18</th>
<th>21</th>
<th>24</th>
<th>27</th>
<th>30</th>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>d</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1C_H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>b</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>a</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E3H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result = E[d] - ((result_word1 - result_word0) << 16);
E[c] = result[63:0]; // Multi-precision accumulator

MSUBADM.H  E[c], E[d], D[a], D[b] UU, n (RRR1)
64 - (16L * 16U) + (16L * 16U) --> 64

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>7</th>
<th>8</th>
<th>12</th>
<th>15</th>
<th>16</th>
<th>18</th>
<th>21</th>
<th>24</th>
<th>27</th>
<th>30</th>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>d</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1F_H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>b</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>a</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E3H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

sc1 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result = E[d] - ((result_word1 - result_word0) << 16);
E[c] = result[63:0]; // Multi-precision accumulator

MSUBADMS.H  E[c], E[d], D[a], D[b] LL, n (RRR1)
64 - (16U * 16L) + (16L * 16L) --> 64 saturated

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>7</th>
<th>8</th>
<th>12</th>
<th>15</th>
<th>16</th>
<th>18</th>
<th>21</th>
<th>24</th>
<th>27</th>
<th>30</th>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>d</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3E_H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>b</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>a</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E3H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result = E[d] - ((result_word1 - result_word0) << 16);
E[c] = ssov(result, 64); // Multi-precision accumulator

MSUBADMS.H E[c], E[d], D[a], D[b] LU, n (RRR1)
64 - (16U * 16L) + (16L * 16U) --> 64 saturated

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>d</td>
<td>3D_H</td>
<td>n</td>
<td>b</td>
<td>a</td>
<td>E3_H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result = E[d] - ((result_word1 - result_word0) << 16);
E[c] = ssov(result, 64); // Multi-precision accumulator

MSUBADMS.H E[c], E[d], D[a], D[b] UL, n (RRR1)
64 - (16U * 16L) + (16L * 16U) --> 64 saturated

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>d</td>
<td>3C_H</td>
<td>n</td>
<td>b</td>
<td>a</td>
<td>E3_H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result = E[d] - ((result_word1 - result_word0) << 16);
E[c] = ssov(result, 64); // Multi-precision accumulator

MSUBADMS.H E[c], E[d], D[a], D[b] UU, n (RRR1)
64 - (16L * 16U) + (16U * 16U) --> 64 saturated

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
\[
\text{sc1} = (D[a][15:0] == 8000H) \text{ AND } (D[b][31:16] == 8000H) \text{ AND } (n == 1);
\]
\[
\text{sc0} = (D[a][31:16] == 8000H) \text{ AND } (D[b][31:16] == 8000H) \text{ AND } (n == 1);
\]
\[
\text{result}_{\text{word1}} = \text{sc1} \ ? \ 7FFFFFFFH : ((D[a][15:0] \ast D[b][31:16]) \ll n);
\]
\[
\text{result}_{\text{word0}} = \text{sc0} \ ? \ 7FFFFFFFH : ((D[a][31:16] \ast D[b][31:16]) \ll n);
\]
\[
\text{result} = E[d] - ((\text{result}_{\text{word1}} - \text{result}_{\text{word0}}) \ll 16);
\]
\[
E[c] = \text{ssov(result, 64)}; // \text{Multi-precision accumulator}
\]

**Status Flags**

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by these instructions.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>overflow = (result &gt; 7FFFFFFFFFFFFH) OR (result &lt; -8000000000000000H); if (overflow) then PSW.V = 1 else PSW.V = 0;</td>
</tr>
<tr>
<td>SV</td>
<td>if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;</td>
</tr>
<tr>
<td>AV</td>
<td>advanced_overflow = result[63] ^ result[62]; if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;</td>
</tr>
<tr>
<td>SAV</td>
<td>if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;</td>
</tr>
</tbody>
</table>

**Examples**

- 

**See Also**

-
**MSUBADR.H**
Packed Multiply-Subtract/Add Q Format with Rounding

**MSUBADRS.H**
Packed Multiply-Subtract/Add Q Format with Rounding, Saturated

**Description**
Multiply two signed 16-bit (half-word) values. Subtract (or add) the product (left justified if \( n == 1 \)) from (to) a signed 16-bit value and put the rounded result into half of a 32-bit register (Note that since there are two results the two register halves are used). There are four cases of half-word multiplication:

- \( 16U * 16U, 16L * 16L \)
- \( 16U * 16L, 16L * 16U \)
- \( 16L * 16U, 16U * 16U \)
- \( 16L * 16L \)

Note that \( n \) should only take the values 0 or 1, any other value returns an undefined result. If \( (n == 1) \) then \( 8000H * 8000H = 7FFFFFFFH \) (for signed 16-bit * 16-bit multiplications only).

**MSUBADR.H**
\[ D[c], D[d], D[a], D[b] \text{ LL, n (RRR1)} \]
\[ 16U || 16L -||+ (16U * 16L || 16L * 16L) \text{ rounded} \rightarrow 16 || 16 \]

\[
\begin{array}{cccccc}
31 & 28 & 27 & 24 & 23 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\hline
\text{c} & \text{d} & \text{OE}_H & \text{n} & \text{b} & \text{a} & \text{E3}_H \\
\hline
\end{array}
\]

\[
\begin{align*}
\text{sc1} &= (D[a][31:16] == 8000H) \text{ AND } (D[b][15:0] == 8000H) \text{ AND } (n == 1); \\
\text{sc0} &= (D[a][15:0] == 8000H) \text{ AND } (D[b][15:0] == 8000H) \text{ AND } (n == 1); \\
\text{mul\_res1} &= \text{sc1} ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) \ll n); \\
\text{mul\_res0} &= \text{sc0} ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) \ll n); \\
\text{result\_halfword1} &= \text{D}[d][31:16], 16'b0) + \text{mul\_res1} + 8000H; \\
\text{result\_halfword0} &= \text{D}[d][15:0], 16'b0) + \text{mul\_res0} + 8000H; \\
\text{D}[c] &= \{\text{result\_halfword1}[31:16], \text{result\_halfword0}[31:16] \}; // Packed short fraction
\end{align*}
\]

**MSUBADR.H**
\[ D[c], D[d], D[a], D[b] \text{ LU, n (RRR1)} \]
\[ 16U || 16L -||+ (16U * 16L || 16L * 16U) \text{ rounded} \rightarrow 16 || 16 \]

\[
\begin{array}{cccccc}
31 & 28 & 27 & 24 & 23 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\hline
\text{c} & \text{d} & \text{OD}_H & \text{n} & \text{b} & \text{a} & \text{E3}_H \\
\hline
\end{array}
\]

\[
\begin{align*}
\text{sc1} &= (D[a][31:16] == 8000H) \text{ AND } (D[b][15:0] == 8000H) \text{ AND } (n == 1); \\
\end{align*}
\]

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_halfword1 = (D[d][31:16], 16'b0) - mul_res1 + 8000H;
result_halfword0 = (D[d][15:0], 16'b0) + mul_res0 + 8000H;
D[c] = {result_halfword1[31:16], result_halfword0[31:16]}; // Packed short fraction

MSUBADR.H  D[c], D[d], D[a], D[b] UL, n (RRR1)
16U||16L -||+ (16U * 16U || 16L * 16L) rounded --> 16||16

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>d</td>
<td>0C_H</td>
<td>n</td>
<td>b</td>
<td>a</td>
<td>E3_H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_halfword1 = (D[d][31:16], 16'b0) - mul_res1 + 8000H;
result_halfword0 = (D[d][15:0], 16'b0) + mul_res0 + 8000H;
D[c] = {result_halfword1[31:16], result_halfword0[31:16]}; // Packed short fraction

MSUBADR.H  D[c], D[d], D[a], D[b] UU, n (RRR1)
16U || 16L -||+ (16U * 16U || 16L * 16L) rounded --> 16||16

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>d</td>
<td>0F_H</td>
<td>n</td>
<td>b</td>
<td>a</td>
<td>E3_H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

sc1 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
result_halfword1 = (D[d][31:16], 16'b0) - mul_res1 + 8000H;
result_halfword0 = (D[d][15:0], 16'b0) + mul_res0 + 8000H;
D[c] = {result_halfword1[31:16], result_halfword0[31:16]}; // Packed short fraction

MSUBADRS.H  D[c], D[d], D[a], D[b] LL, n (RRR1)
16U || 16L -||+ (16U * 16U || 16L * 16L) rounded --> 16||16 saturated

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result_halfword1 = (D[d][31:16], 16'b0) - mul_res1 + 8000H;
result_halfword0 = (D[d][15:0], 16'b0) + mul_res0 + 8000H;
D[c] = (ssov(result_halfword1, 32)[31:16], ssov(result_halfword0, 32)[31:16]);
// Packed short fraction result

MSUBADRS.H D[c], D[d], D[a], D[b] LU, n (RRR1)
16U || 16L -||+ (16U * 16L || 16L * 16U) rounded --> 16||16 saturated

sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result_halfword1 = (D[d][31:16], 16'b0) - mul_res1 + 8000H;
result_halfword0 = (D[d][15:0], 16'b0) + mul_res0 + 8000H;
D[c] = (ssov(result_halfword1, 32)[31:16], ssov(result_halfword0, 32)[31:16]);
// Packed short fraction result

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
result_halfword1 = (D[d][31:16], 16'b0) - mul_res1 + 8000H;
result_halfword0 = (D[d][15:0], 16'b0) + mul_res0 + 8000H;
D[c] = {ssov(result_halfword1, 32)[31:16], ssov(result_halfword0, 32)[31:16]};
// Packed short fraction result

MSUBADRS.H D[c], D[d], D[a], D[b] UU, n (RRR1)
16U || 16L -||+ (16L * 16U || 16U * 16U) rounded > 16||16 saturated

result_halfword1 = {D[d][31:16], 16'b0} - mul_res1 + 8000H;
result_halfword0 = {D[d][15:0], 16'b0} + mul_res0 + 8000H;
D[c] = {ssov(result_halfword1, 32)[31:16], ssov(result_halfword0, 32)[31:16]};
// Packed short fraction result

Status Flags

C Not set by these instructions.
V ov_halfword1 = (result_halfword1 > 7FFFFFFFH) OR (result_halfword1 < -80000000H);
ov_halfword0 = (result_halfword0 > 7FFFFFFFH) OR (result_halfword0 < -80000000H);
overflow = ov_halfword1 OR ov_halfword0;
if (overflow) then PSW.V = 1 else PSW.V = 0;
SV if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;
AV aov_halfword1 = result_halfword1[31] ^ result_halfword1[30];
aov_halfword0 = result_halfword0[31] ^ result_halfword0[30];
advanced_overflow = aov_halfword1 OR aov_halfword0;
if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;
SAV if (advanced_overflow) then PSW.SAV = 1; else PSW.SAV = PSW.SAV;

Examples

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
See Also

-
### MSUBM.H
Packed Multiply-Subtract Q Format-Multi-precision

### MSUBMS.H
Packed Multiply-Subtract Q Format-Multi-precision, Saturated

#### Description
Perform two multiplications of two signed 16-bit (half-word) values. Subtract the two products (left justified if \( n = 1 \)) left-shifted by 16, from a signed 64-bit value and put the result in a 64-bit register. There are four cases of half-word multiplication:

- \( 16U \times 16U, 16L \times 16L \)
- \( 16U \times 16L, 16L \times 16U \)
- \( 16U \times 16L, 16L \times 16L \)
- \( 16L \times 16U, 16U \times 16U \)

Note that \( n \) should only take the values 0 or 1, any other value returns an undefined result. If \( n = 1 \) then \( 8000H \times 8000H = 7FFFFFFFH \) (for signed 16-bit * 16-bit multiplications only).

#### Example

**MSUBM.H**

\[ E[c], E[d], D[a], D[b] \]
\[ LL, n (RRR1) \]
\[ 64 - (16U \times 16L) - (16L \times 16L) \rightarrow 64 \]

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>( H )</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18</td>
<td>17</td>
<td>16</td>
<td>15</td>
</tr>
</tbody>
</table>

\[ sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1); \]
\[ sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1); \]
\[ \text{result\_word1} = sc1 ? 7FFFFFFFH : ((D[a][31:16] \times D[b][15:0]) \ll n); \]
\[ \text{result\_word0} = sc0 ? 7FFFFFFFH : ((D[a][15:0] \times D[b][15:0]) \ll n); \]
\[ \text{result} = E[d] - ((\text{result\_word1} + \text{result\_word0}) \ll 16); \]
\[ E[c] = \text{result}[63:0]; // \text{Multi-precision accumulator} \]

**MSUBM.H**

\[ E[c], E[d], D[a], D[b] \]
\[ LU, n (RRR1) \]
\[ 64 - (16U \times 16L) - (16L \times 16U) \rightarrow 64 \]

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>( H )</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18</td>
<td>17</td>
<td>16</td>
<td>15</td>
</tr>
</tbody>
</table>

\[ sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1); \]
\[ sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1); \]
\[ \text{result\_word1} = sc1 ? 7FFFFFFFH : ((D[a][31:16] \times D[b][15:0]) \ll n); \]

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result = E[d] - ((result_word1 + result_word0) << 16);
E[c] = result[63:0]; // Multi-precision accumulator

**MSUBM.H**  
**E[c], E[d], D[a], D[b] UL, n (RRR1)**  
64 - (16U * 16U) - (16L * 16L) --> 64

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>fC_H</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>A3_H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18 17 16 15</td>
<td>1211</td>
<td>8</td>
<td>7</td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result = E[d] - ((result_word1 + result_word0) << 16);
E[c] = result[63:0]; // Multi-precision accumulator

**MSUBM.H**  
**E[c], E[d], D[a], D[b] UU, n (RRR1)**  
64 - (16L * 16U) - (16U * 16L) --> 64

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>fC_H</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>A3_H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18 17 16 15</td>
<td>1211</td>
<td>8</td>
<td>7</td>
</tr>
</tbody>
</table>

sc1 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result = E[d] - ((result_word1 + result_word0) << 16);
E[c] = result[63:0]; // Multi-precision accumulator

**MSUBMS.H**  
**E[c], E[d], D[a], D[b] LL, n (RRR1)**  
64 - (16U * 16L) - (16L * 16L) --> 64 saturated

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>fE_H</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>A3_H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18 17 16 15</td>
<td>1211</td>
<td>8</td>
<td>7</td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result = E[d] - ((result_word1 + result_word0) << 16);
E[c] = ssov(result, 64); // Multi-precision accumulator

MSUBMS.H E[c], E[d], D[a], D[b] LU, n (RRR1)
64 - (16U * 16L) - (16L * 16U) --> saturated

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>3DH</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>A3H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18171615</td>
<td>1211</td>
<td>8</td>
<td>7</td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result = E[d] - ((result_word1 + result_word0) << 16);
E[c] = ssov(result, 64); // Multi-precision accumulator

MSUBMS.H E[c], E[d], D[a], D[b] UL, n (RRR1)
64 - (16U * 16U) - (16L * 16L) > 64 saturated

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>3CH</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>A3H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18171615</td>
<td>1211</td>
<td>8</td>
<td>7</td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result = E[d] - ((result_word1 + result_word0) << 16);
E[c] = ssov(result, 64); // Multi-precision accumulator

MSUBMS.H E[c], E[d], D[a], D[b] UU, n (RRR1)
64 - (16L * 16U) - (16U * 16U) --> 64 saturated

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>3FH</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>A3H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>18171615</td>
<td>1211</td>
<td>8</td>
<td>7</td>
</tr>
</tbody>
</table>

sc1 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result = E[d] - ((result_word1 + result_word0) << 16);
E[c] = ss0v(result, 64); // Multi-precision accumulator

**Status Flags**

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by these instructions.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>overflow = (result &gt; 7FFFFFFFFFFFFFFFh) OR (result &lt; -8000000000000000h); if (overflow) then PSW.V = 1 else PSW.V = 0;</td>
</tr>
<tr>
<td>SV</td>
<td>if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;</td>
</tr>
<tr>
<td>AV</td>
<td>advanced_overflow = result[63] ^ result[62]; if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;</td>
</tr>
<tr>
<td>SAV</td>
<td>if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;</td>
</tr>
</tbody>
</table>

**Examples**

- 

**See Also**

-
MSUBR.H
Packed Multiply-Subtract Q Format with Rounding

MSUBRS.H
Packed Multiply-Subtract Q Format with Rounding, Saturated

Description
Multiply two signed 16-bit (half-word) values. Subtract the product (left justified if n == 1) from a signed 16-bit or 32-bit value and put the rounded result into half of a 32-bit register. Note that since there are two results the two register halves are used. There are four cases of half-word multiplication:

• 16U * 16U, 16L * 16L
• 16U * 16L, 16L * 16U
• 16L * 16L
• 16L * 16L

Note that n should only take the values 0 or 1. Any other value returns an undefined result. If (n == 1) then 8000H * 8000H = 7FFFFFFF H (for signed 16-bit * 16-bit multiplications only).

MSUBR.H  D[c], D[d], D[a], D[b] LL, n (RRR1)
16U || 16L -||- (16U * 16L || 16L * 16L) rounded --> 16||16

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>d</td>
<td>0E_H</td>
<td>n</td>
<td>b</td>
<td>a</td>
<td>16</td>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>8</td>
<td>7</td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);  
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);  
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);  
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);  
result_halfword1 = [D[d][31:16], 16'b0] - mul_res1 + 8000H;  
result_halfword0 = [D[d][15:0], 16'b0] - mul_res0 + 8000H;  
D[c] = {result_halfword1[31:16], result_halfword0[31:16]}; // Packed short fraction

MSUBR.H  D[c], D[d], D[a], D[b] LU, n (RRR1)
16U || 16L -||- (16U * 16L || 16L * 16U) rounded --> 16||16

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>d</td>
<td>0D_H</td>
<td>n</td>
<td>b</td>
<td>a</td>
<td>16</td>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>8</td>
<td>7</td>
<td>0</td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);  

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_halfword1 = (D[d][31:16], 16'b0) - mul_res1 + 8000H;
result_halfword0 = (D[d][15:0], 16'b0) - mul_res0 + 8000H;
D[c] = {result_halfword1[31:16], result_halfword0[31:16]}; // Packed short fraction

MSUBR.H D[c], D[d], D[a], D[b] UL, n (RRR1)
16U || 16L -||- (16U * 16U || 16L * 16L) rounded --> 16||16

MSUBR.H D[c], E[d], D[a], D[b] UL, n (RRR1)
32 || 32 -||- (16U * 16U || 16L * 16L) rounded > 16 || 16

MSUBR.H D[c], D[d], D[a], D[b] UU, n (RRR1)
16U || 16L -||- (16L * 16U || 16U * 16L) rounded --> 16||16
sc1 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result_halfword1 = [D[d][31:16], 16'b0] - mul_res1 + 8000H;
result_halfword0 = [D[d][15:0], 16'b0] - mul_res0 + 8000H;
D[c] = [result_halfword1[31:16], result_halfword0[31:16]]; // Packed short fraction

MSUBRS.H D[c], D[d], D[a], D[b] LL, n (RRR1)
16U || 16L -||- (16U * 16L || 16L * 16L) rounded --> 16||16 saturated

sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result_halfword1 = [D[d][31:16], 16'b0] - mul_res1 + 8000H;
result_halfword0 = [D[d][15:0], 16'b0] - mul_res0 + 8000H;
D[c] = [ssov(result_halfword1, 32)[31:16], ssov(result_halfword0, 32)[31:16]]; // Packed short fraction result

MSUBRS.H D[c], D[d], D[a], D[b] LU, n (RRR1)
16U || 16L -||- (16U * 16L || 16L * 16U) rounded --> 16||16 saturated

sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_halfword1 = [D[d][31:16], 16'b0] - mul_res1 + 8000H;
result_halfword0 = (D[d][15:0], 16'b0) - mul_res0 + 8000H;
D[c] = {ssov(result_halfword1, 32)[31:16], ssov(result_halfword0, 32)[31:16]};

// Packed short fraction result

MSUBRS.H D[c], D[d], D[a], D[b] UL, n (RRR1)
16U || 16L -||- (16U * 16U || 16L * 16L) rounded --> 16||16 saturated

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>2423</th>
<th>18171615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>d</td>
<td>2C_H</td>
<td>n</td>
<td>b</td>
<td>a</td>
<td>A3_H</td>
<td></td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result_halfword1 = (D[d][31:16], 16'b0) - mul_res1 + 8000H;
result_halfword0 = (D[d][15:0], 16'b0) - mul_res0 + 8000H;
D[c] = {ssov(result_halfword1, 32)[31:16], ssov(result_halfword0, 32)[31:16]};

// Packed short fraction result

MSUBRS.H D[c], E[d], D[a], D[b] UL, n (RRR1)
32||32 -||- (16U * 16U || 16L * 16L) rounded --> 16||16 saturated

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>2423</th>
<th>18171615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>d</td>
<td>3E_H</td>
<td>n</td>
<td>b</td>
<td>a</td>
<td>63_H</td>
<td></td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result_halfword1 = E[d][63:32] - mul_res1 + 8000H;
result_halfword0 = E[d][31:0] - mul_res0 + 8000H;
D[c] = {ssov(result_halfword1, 32)[31:16], ssov(result_halfword0, 32)[31:16]};

// Packed short fraction result

MSUBRS.H D[c], D[d], D[a], D[b] UU, n (RRR1)
16U || 16L -||- (16U * 16U || 16U * 16U) rounded --> 16||16 saturated

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
sc1 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res1 = sc1 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
mul_res0 = sc0 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result_halfword1 = (D[d][31:16], 16'b0) - mul_res1 + 8000H;
result_halfword0 = (D[d][15:0], 16'b0) - mul_res0 + 8000H;
D[c] = (ssov(result_halfword1, 32)[31:16], ssov(result_halfword0, 32)[31:16]);
// Packed short fraction result

Status Flags

C Not set by these instructions.

V ov_halfword1 = (result_halfword1 > 7FFFFFFFH) OR (result_halfword1 < -80000000H);
 ov_halfword0 = (result_halfword0 > 7FFFFFFFH) OR (result_halfword0 < -80000000H);
overflow = ov_halfword1 OR ov_halfword0;
if (overflow) then PSW.V = 1 else PSW.V = 0;

SV if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;

AV aov_overflow1 = result_halfword1[31] ^ result_halfword1[30];
aov_overflow0 = result_halfword0[31] ^ result_halfword0[30];
advanced_overflow = aov_overflow1 OR aov_overflow0;
if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;

SAV if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

Examples

See Also

Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
MSUBR.Q
Multiply-Subtract Q Format with Rounding

MSUBRS.Q
Multiply-Subtract Q Format with Rounding, Saturated

Description
Multiply two signed 16-bit (half-word) values. Subtract the product (left justified if n == 1) from a 32-bit signed value, and put the rounded result in a 32-bit register. The lower half-word is cleared. Overflow and advanced overflow are calculated on the final results.

Note that n should only take the values 0 or 1, any other value returns an undefined result. If (n == 1) then 8000H * 8000H = 7FFFFFFFH (for signed 16-bit * 16-bit multiplications only).

MSUBR.Q  D[c], D[d], D[a] L, D[b] L, n (RRR1)
32 - (16L * 16L) rounded → 32

31  28 27  24 23  18 17 16  15  12 11  8  7  0
   c  d  24 23   07H  n  b  a  63H

sc = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res = sc ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result = D[d] - mul_res + 8000H;
D[c] = {result[31:16], 16'b0}; // Short fraction

MSUBR.Q  D[c], D[d], D[a] U, D[b] U, n (RRR1)
32 - (16U * 16U) rounded → 32

31  28 27  24 23  18 17 16  15  12 11  8  7  0
   c  d  06H  n  b  a  63H

sc = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res = sc ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result = D[d] - mul_res + 8000H;
D[c] = {result[31:16], 16'b0}; // Short fraction

MSUBRS.Q  D[c], D[d], D[a] L, D[b] L, n (RRR1)
32 - (16L * 16L) rounded → 32 saturated
sc = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
mul_res = sc ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
result = D[d] - mul_res + 8000H;
D[c] = {ssov(result,32)[31:16]}, 16'b0; // Short fraction

**MSUBRS.Q**
D[c], D[d], D[a] U, D[b] U, n (RRR1)
32 - (16U * 16U) rounded --> 32 saturated

sc = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
mul_res = sc ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result = D[d] - mul_res + 8000H;
D[c] = {ssov(result,32)[31:16]}, 16'b0; // Short fraction

**Status Flags**

| C | Not set by these instructions. |
| V | overflow = (result > 7FFFFFFFH) OR (result < -80000000H); if (overflow) then PSW.V = 1 else PSW.V = 0; |
| SV | if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV; |
| AV | advanced_overflow = result[31] ^ result[30]; if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0; |
| SAV | if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV; |

**Examples**

- 

**See Also**

- 

---

TriCore® 1 (V1.3 & V1.3.1)
32-bit Unified Processor Core

Instruction Set

<table>
<thead>
<tr>
<th>31</th>
<th>28 27</th>
<th>24 23</th>
<th>18 17 16 15</th>
<th>12 11</th>
<th>8 7</th>
<th>63</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>d</td>
<td>27H</td>
<td>n</td>
<td>b</td>
<td>a</td>
<td>63H</td>
</tr>
</tbody>
</table>

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
### MTCR
**Move To Core Register**

**Description**

*Note: This instruction can only be executed in Supervisor mode.*

Move the value in data register D[a] to the Core Special Function Register (CSFR) selected by the value `const16`. The CSFR address is a `const16` byte offset from the CSFR base address. It must be word-aligned (the least-significant two bits are zero). Non-aligned address have an undefined effect.

The MTCR instruction cannot be used to access GPRs. Attempting to update a GPR with this instruction will have no effect.

An MTCR instruction should be followed by an ISYNC instruction. This ensures that all instructions following the MTCR see the effects of the CSFR update.

**MTCR**

<table>
<thead>
<tr>
<th>const16, D[a] (RLC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31  28 27</td>
</tr>
</tbody>
</table>

| CR[const16] = D[a]; |

**Status Flags**

- **C** if `(const16 == FE04H)` then `PSW.C = D[a][31];`
- **V** if `(const16 == FE04H)` then `PSW.V = D[a][30];`
- **SV** if `(const16 == FE04H)` then `PSW.SV = D[a][29];`
- **AV** if `(const16 == FE04H)` then `PSW.AV = D[a][28];`
- **SAV** if `(const16 == FE04H)` then `PSW.SAV = D[a][27];`

**Examples**

```c
mtcr 4, d1
```

**See Also**

- MFCR, RSTV
**MUL**
Multiply

**MULS**
Multiply, Saturated

**Description**
Multiply two signed 32-bit integers and put the product into a 32-bit or 64-bit register. The value const9 is sign-extended before the multiplication is performed. The MULS result is saturated on overflow.

Multiply D[a] by D[b] (two signed 32-bit integers) and put the product into D[a].

**MUL** \(D[c], D[a], \text{const9} \) (RC)

\((32 \times \text{K9}) \rightarrow 32 \text{ signed}\)

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>2120</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>01H</td>
<td>const9</td>
<td>a</td>
<td>53H</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

result = \(D[a] \times \text{sign_ext(const9)}\);
\(D[c] = \text{result}[31:0]\);

**MUL** \(E[c], D[a], \text{const9} \) (RC)

\((32 \times \text{K9}) \rightarrow 64 \text{ signed}\)

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>2120</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>03H</td>
<td>const9</td>
<td>a</td>
<td>53H</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

result = \(D[a] \times \text{sign_ext(const9)}\);
\(E[c] = \text{result}[63:0]\);

**MUL** \(D[c], D[a], D[b] \) (RR2)

\((32 \times 32) \rightarrow 32 \text{ signed}\)

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>1615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>0AH</td>
<td>b</td>
<td>a</td>
<td>73H</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

result = \(D[a] \times D[b]\);
\(D[c] = \text{result}[31:0]\);

**MUL** \(E[c], D[a], D[b] \) (RR2)

\((32 \times 32) \rightarrow 64 \text{ signed}\)
result = D[a] * D[b];
E[c] = result[63:0];

MUL
D[a], D[b] (SRR)
(32 * 32) --> 32 signed

result = D[a] * D[b];
D[a] = result[31:0];

MULS
D[c], D[a], const9 (RC)
(32 * K9) --> 32 signed saturated

result = D[a] * sign_ext(const9);
D[c] = ssov(result, 32);

MULS
D[c], D[a], D[b] (RR2)
(32 * 32) --> 32 signed saturated

result = D[a] * D[b];
D[c] = ssov(result, 32);

Status Flags
C Not set by these instructions.
### Instruction Set

| V | 32-bit result:  
|   | overflow = (result > 7FFFFFFFH) OR (result < -80000000H);  
|   | if (overflow) then PSW.V = 1 else PSW.V = 0;  
|   | 64-bit result:  
|   | It is mathematically impossible to generate an overflow when multiplying two 32-bit numbers and storing the result in a 64-bit register.  
| SV | if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;  
| AV | 32-bit result:  
|   | advanced_overflow = result[31] ^ result[30];  
|   | if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;  
|   | 64-bit result:  
|   | advanced_overflow = result[63] ^ result[62];  
|   | if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;  
| SAV | if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;  

### Examples

- `mul   d3, d1, d2`
- `mul   d2, d4, #21H`
- `mul   e2, d5, d1`
- `muls  d2, d0, d0`
- `mul   d3, d11`

### See Also

- `MUL.U`, `MADD`, `MSUB`
MUL.H
Packed Multiply Q Format

Description
Multiply two signed 16-bit (half-word) values and put the product (left justified if n == 1) into a 32-bit register. Note that since there are two results both halves of an extended data register are used. There are four cases of half-word multiplication:

- 16U * 16U, 16L * 16L
- 16U * 16L, 16L * 16U
- 16U * 16L, 16L * 16L
- 16L * 16U, 16U * 16U

Note that n should only take the values 0 or 1, any other value returns an undefined result. If (n == 1) then 8000H * 8000H = 7FFFFFFFH (for signed 16-bit * 16-bit multiplications only).

MUL.H E[c], D[a], D[b] LL, n (RR1)
(16U * 16L || 16L * 16L) --> 32\||32

sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
E[c] = {result_word1[31:0], result_word0[31:0]}; // Packed fraction

MUL.H E[c], D[a], D[b] LU, n (RR1)
(16U * 16L || 16L * 16U) --> 32\||32

sc1 = (D[a][31:16] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][15:0]) << n);
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
E[c] = {result_word1[31:0], result_word0[31:0]}; // Packed fraction
MUL.H  E[c], D[a], D[b] UL, n (RR1)
(16U * 16U || 16L * 16L) --> 32||32

sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);
E[c] = {result_word1[31:0], result_word0[31:0]}; // Packed fraction

MUL.H  E[c], D[a], D[b] UU, n (RR1)
(16L * 16U || 16U * 16U) --> 32||32

sc1 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
E[c] = {result_word1[31:0], result_word0[31:0]}; // Packed fraction

Status Flags

C  Not set by this instruction.
V  The PSW.V status bit is cleared.
SV Not set by this instruction.
AV  aov_word1 = result_word1[31] ^ result_word1[30];
    aov_word0 = result_word0[31] ^ result_word0[30];
    advanced_overflow = aov_word1 OR aov_word0;
    if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;
SAV if (advanced_overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;

Examples

See Also: Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
See Also

-
MUL.Q
Multiply Q Format

Description
Multiply two signed 16-bit or 32-bit values and put the product (left justified if \( n = 1 \)) into a 32-bit or 64-bit register. There are two cases of 16*16 operations, four cases of 16*32 operations and two cases of 32*32 operations.

Note that \( n \) should only take the values 0 or 1, any other value returns an undefined result. If \( n = 1 \) then \( 8000_{\text{H}} \times 8000_{\text{H}} = 7FFFFFFF_{\text{H}} \) (for signed 16-bit * 16-bit multiplications only).

\[
\text{MUL.Q D[c], D[a], D[b], n (RR1)}
\]

(32 * 32) Up --> 32

\[
\begin{array}{cccccc}
31 & 2827 & 18171615 & 1211 & 8 & 7 & 0 \\
\hline
\text{c} & 02_{\text{H}} & \text{n} & \text{b} & \text{a} & 93_{\text{H}} \\
\end{array}
\]

result = \(((D[a] \times D[b]) << \text{n}) >> 32;\)
\[D[c] = \text{result}[31:0]; \text{// Fraction}\]

\[
\text{MUL.Q E[c], D[a], D[b], n (RR1)}
\]

(32 * 32) --> 64

\[
\begin{array}{cccccc}
31 & 2827 & 18171615 & 1211 & 8 & 7 & 0 \\
\hline
\text{c} & 1B_{\text{H}} & \text{n} & \text{b} & \text{a} & 93_{\text{H}} \\
\end{array}
\]

result = \((D[a] \times D[b]) << n;\)
\[E[c] = \text{result}[63:0]; \text{// Multi-precision fraction}\]

\[
\text{MUL.Q D[c], D[a], D[b] L, n (RR1)}
\]

(32 * 16L) Up --> 32

\[
\begin{array}{cccccc}
31 & 2827 & 18171615 & 1211 & 8 & 7 & 0 \\
\hline
\text{c} & 01_{\text{H}} & \text{n} & \text{b} & \text{a} & 93_{\text{H}} \\
\end{array}
\]

result = \(((D[a] \times D[b][15:0]) << \text{n}) >> 16;\)
\[D[c] = \text{result}[31:0]; \text{// Fraction}\]

\[
\text{MUL.Q E[c], D[a], D[b] L, n (RR1)}
\]

(32 * 16L) --> 64

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
result = (D[a] * D[b][15:0]) << n;
E[c] = result[63:0]; // Multi-precision accumulator

**MUL.Q**  
D[c], D[a], D[b] U, n (RR1)

(32 * 16U)Up → 32

\[
\begin{array}{cccc|c}
31 & 2827 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\hline
c & 19_H & n & b & a & 93_H \\
\end{array}
\]

result = (D[a] * D[b][15:0]) << n;
D[c] = result[31:0];// Fraction

\[
\begin{array}{cccc|c}
31 & 2827 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\hline
c & 00_H & n & b & a & 93_H \\
\end{array}
\]

result = ((D[a] * D[b][31:16]) << n) >> 16;
E[c] = result[63:0]; // Multi-precision accumulator

**MUL.Q**  
E[c], D[a], D[b] U, n (RR1)

(32 * 16U) → 64

\[
\begin{array}{cccc|c}
31 & 2827 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\hline
c & 18_H & n & b & a & 93_H \\
\end{array}
\]

result = (D[a] * D[b][31:16]) << n;
E[c] = result[63:0]; // Multi-precision accumulator

**MUL.Q**  
D[c], D[a] L, D[b] L, n (RR1)

(16L * 16L) → 32

\[
\begin{array}{cccc|c}
31 & 2827 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\hline
c & 05_H & n & b & a & 93_H \\
\end{array}
\]

sc = (D[a][15:0] == 8000_H) AND (D[b][15:0] == 8000_H) AND (n == 1);
result = sc ? 7FFFFFFF_H : ((D[a][15:0] * D[b][15:0]) << n);
D[c] = result[31:0]; // Fraction

**MUL.Q**  
D[c], D[a] U, D[b] U, n (RR1)

(16U * 16U) → 32

\[
\begin{array}{cccc|c}
31 & 2827 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\hline
c & 04_H & n & b & a & 93_H \\
\end{array}
\]
sc = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
result = sc ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);
D[c] = result[31:0]; // Fraction

### Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>32-bit result:</td>
</tr>
<tr>
<td></td>
<td>overflow = (result &gt; 7FFFFFFFH) OR (result &lt; -80000000H);</td>
</tr>
<tr>
<td></td>
<td>if (overflow) then PSW.V = 1 else PSW.V = 0;</td>
</tr>
<tr>
<td></td>
<td>64-bit result:</td>
</tr>
<tr>
<td></td>
<td>overflow = (result &gt; 7FFFFFFFFFFFFFFFH) OR (result &lt; -8000000000000000H);</td>
</tr>
<tr>
<td></td>
<td>if (overflow) then PSW.V = 1 else PSW.V = 0;</td>
</tr>
<tr>
<td>SV</td>
<td>if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;</td>
</tr>
<tr>
<td>AV</td>
<td>32-bit result:</td>
</tr>
<tr>
<td></td>
<td>advanced_overflow = result[31] ^ result[30];</td>
</tr>
<tr>
<td></td>
<td>if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;</td>
</tr>
<tr>
<td></td>
<td>64-bit result:</td>
</tr>
<tr>
<td></td>
<td>advanced_overflow = result[63] ^ result[62];</td>
</tr>
<tr>
<td></td>
<td>if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;</td>
</tr>
<tr>
<td>SAV</td>
<td>if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;</td>
</tr>
</tbody>
</table>

### Examples

mul.q d3, d1U, d2U, #1
mul.q d3, d1L, d2L, #1
mul.q d3, d1, d2U, #0
mul.q d3, d1, d2L, #1
mul.q d2, d1, d2, #1
mul.q e2, d1, d0U, #1
mul.q e2, d1, d0L, #1
mul.q e2, d1, d7, #1

### See Also
- Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
MUL.U
Multiply Unsigned

MULS.U
Multiply Unsigned, Saturated

Description
Multiply two unsigned 32-bit integers and put the product into a 32-bit or 64-bit register.
The value const9 (instruction format RC) is zero-extended before the multiplication is
performed. The MULS.U result is saturated on overflow.

MUL.U  E[c], D[a], const9 (RC)
(32 * K9) --> 64 unsigned

\[
\begin{array}{cccccc}
31 & 2827 & 2120 & 1211 & 8 & 7 & 0 \\
c & 02H & const9 & a & 53H \\
\end{array}
\]
result = D[a] * zero_ext(const9); // unsigned
E[c] = result[63:0];

MUL.U  E[c], D[a], D[b] (RR2)
(32 * 32) --> 64 unsigned

\[
\begin{array}{cccccc}
31 & 2827 & 1615 & 1211 & 8 & 7 & 0 \\
c & 68H & b & a & 73H \\
\end{array}
\]
result = D[a] * D[b]; // unsigned
E[c] = result[63:0];

MULS.U  D[c], D[a], const9 (RC)
(32 * K9) --> 32 unsigned saturated

\[
\begin{array}{cccccc}
31 & 2827 & 2120 & 1211 & 8 & 7 & 0 \\
c & 04H & const9 & a & 53H \\
\end{array}
\]
result = D[a] * zero_ext(const9); // unsigned
D[c] = suov(result, 32);

MULS.U  D[c], D[a], D[b] (RR2)
(32 * 32) --> 32 unsigned saturated

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
result = D[a] * D[b]; // unsigned
D[c] = suov(result, 32);

**Status Flags**

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>32-bit result:</td>
</tr>
<tr>
<td></td>
<td>overflow = (result &gt; FFFFFFFFH) OR (result &lt; 00000000H);</td>
</tr>
<tr>
<td></td>
<td>if (overflow) then PSW.V = 1 else PSW.V = 0;</td>
</tr>
<tr>
<td></td>
<td>64-bit result:</td>
</tr>
<tr>
<td></td>
<td>It is mathematically impossible to generate an overflow when multiplying two</td>
</tr>
<tr>
<td></td>
<td>32-bit numbers and storing the result in a 64-bit register.</td>
</tr>
<tr>
<td>SV</td>
<td>if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;</td>
</tr>
<tr>
<td>AV</td>
<td>32-bit result:</td>
</tr>
<tr>
<td></td>
<td>advanced_overflow = result[31] ^ result[30];</td>
</tr>
<tr>
<td></td>
<td>if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;</td>
</tr>
<tr>
<td></td>
<td>64-bit result:</td>
</tr>
<tr>
<td></td>
<td>advanced_overflow = result[63] ^ result[62];</td>
</tr>
<tr>
<td></td>
<td>if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;</td>
</tr>
<tr>
<td>SAV</td>
<td>if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;</td>
</tr>
</tbody>
</table>

**Examples**

mul.u e0, d2, d3
mul.s.u d3, d5, d9

See Also

MUL
MULM.H
Packed Multiply Q Format-Multi-precision

Description
Perform two multiplications of two signed 16-bit (half-word) values. Add the two products (left justified if n == 1) left-shifted by 16, in a 64-bit register. There are four cases of half-word multiplication:
- 16U * 16U, 16L * 16L
- 16U * 16L, 16L * 16U
- 16U * 16L, 16L * 16L
- 16L * 16U, 16U * 16U

Note that n should only take the values 0 or 1, any other value returns an undefined result. If (n == 1) then 8000_H * 8000_H = 7FFFFFFF_H (for signed 16-bit * 16-bit multiplications only).

MULM.H E[c], D[a], D[b] LL, n (RR1)
16U * 16L + 16L * 16L --> 64

\[
\begin{array}{ccccccc}
31 & 2827 & 18 & 17 & 16 & 15 & 1211 & 8 & 7 & 0 \\
\hline
& & & & \hline
\end{array}
\]

sc1 = (D[a][31:16] == 8000_H) AND (D[b][15:0] == 8000_H) AND (n == 1);
sc0 = (D[a][15:0] == 8000_H) AND (D[b][15:0] == 8000_H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFF_H : ((D[a][31:16] * D[b][15:0]) << n);
result_word0 = sc0 ? 7FFFFFFF_H : ((D[a][15:0] * D[b][15:0]) << n);
result = (result_word1 + result_word0) << 16;
E[c] = result[63:0]; // Multi-precision accumulator

MULM.H E[c], D[a], D[b] LU, n (RR1)
16U * 16L + 16L * 16U --> 64

\[
\begin{array}{ccccccc}
31 & 2827 & 18 & 17 & 16 & 15 & 1211 & 8 & 7 & 0 \\
\hline
& & & & \hline
\end{array}
\]

sc1 = (D[a][31:16] == 8000_H) AND (D[b][15:0] == 8000_H) AND (n == 1);
sc0 = (D[a][15:0] == 8000_H) AND (D[b][31:16] == 8000_H) AND (n == 1);
result_word1 = sc1 ? 7FFFFFFF_H : ((D[a][31:16] * D[b][15:0]) << n);
result_word0 = sc0 ? 7FFFFFFF_H : ((D[a][15:0] * D[b][31:16]) << n);
result = (result_word1 + result_word0) << 16;
E[c] = result[63:0]; // Multi-precision accumulator

**MULM.H**  
E[c], D[a], D[b] UL, n (RR1)  
16U * 16L + 16L * 16U → 64

<table>
<thead>
<tr>
<th>c</th>
<th>1C_H</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>B3_H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>18</td>
<td>16</td>
<td>15</td>
<td>12</td>
</tr>
</tbody>
</table>

sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);  
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);  
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);  
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][15:0] * D[b][15:0]) << n);  
result = (result_word1 + result_word0) << 16;  
E[c] = result[63:0]; // Multi-precision accumulator

**MULM.H**  
E[c], D[a], D[b] UU, n (RR1)  
16L * 16U + 16U * 16U → 64

<table>
<thead>
<tr>
<th>c</th>
<th>1F_H</th>
<th>n</th>
<th>b</th>
<th>a</th>
<th>B3_H</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>18</td>
<td>16</td>
<td>15</td>
<td>12</td>
</tr>
</tbody>
</table>

sc1 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);  
sc0 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);  
result_word1 = sc1 ? 7FFFFFFFH : ((D[a][15:0] * D[b][31:16]) << n);  
result_word0 = sc0 ? 7FFFFFFFH : ((D[a][31:16] * D[b][31:16]) << n);  
result = (result_word1 + result_word0) << 16;  
E[c] = result[63:0]; // Multi-precision accumulator

**Status Flags**

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>The PSW.V status bit is cleared.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>The PSW.AV status bit is cleared.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

**Examples**

---
See Also

- See Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
MULR.H
Packed Multiply Q Format with Rounding

Description
Multiply two signed 16-bit (half-word) values. Add the product (left justified if n == 1) to a signed 16-bit value and put the rounded result into half of a 32-bit register. Note that since there are two results the two register halves are used. There are four cases of half-word multiplication:

- 16U * 16U, 16L * 16L
- 16U * 16L, 16L * 16U
- 16U * 16L, 16L * 16L
- 16L * 16U, 16U * 16U

Note that n should only take the values 0 or 1, any other value returns an undefined result. If (n == 1) then 8000H * 8000H = 7FFFFFFFH (for signed 16-bit * 16-bit multiplications only).

MULR.H  D[c], D[a], D[b] LL, n (RR1)
(16U * 16L || 16L * 16L) rounded --> 16||16

31  28  27  18  17  16  15  12  11  8  7  0

| c | 0EH | n | b | a | B3_H |

sc1 = (D[a][31:16] == 8000_H) AND (D[b][15:0] == 8000_H) AND (n == 1);
sc0 = (D[a][15:0] == 8000_H) AND (D[b][15:0] == 8000_H) AND (n == 1);
result_halfword1 = sc1 ? 7FFFFFFFH : (((D[a][31:16] * D[b][15:0]) << n) + 8000_H);
result_halfword0 = sc0 ? 7FFFFFFFH : (((D[a][15:0] * D[b][15:0]) << n) + 8000_H);
D[c] = {result_halfword1[31:16], result_halfword0[31:16]}; // Packed short fraction

MULR.H  D[c], D[a], D[b] LU, n (RR1)
(16U * 16L || 16L * 16U) rounded --> 16||16

31  28  27  18  17  16  15  12  11  8  7  0

| c | 0DH | n | b | a | B3_H |

sc1 = (D[a][31:16] == 8000_H) AND (D[b][15:0] == 8000_H) AND (n == 1);
sc0 = (D[a][15:0] == 8000_H) AND (D[b][31:16] == 8000_H) AND (n == 1);
result_halfword1 = sc1 ? 7FFFFFFFH : (((D[a][31:16] * D[b][15:0]) << n) + 8000_H);
result_halfword0 = sc0 ? 7FFFFFFFH : (((D[a][15:0] * D[b][31:16]) << n) + 8000_H);
D[c] = {result_halfword1[31:16], result_halfword0[31:16]}; // Packed short fraction

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
MULR.H D[c], D[a], D[b] UL, n (RR1)
(16U * 16U || 16L * 16L) rounded --> 16||16

```
sc1 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
result_halfword1 = sc1 ? 7FFFFFFFH : (((D[a][31:16] * D[b][31:16]) << n) + 8000H);
result_halfword0 = sc0 ? 7FFFFFFFH : (((D[a][15:0] * D[b][31:16]) << n) + 8000H);
D[c] = {result_halfword1[31:16], result_halfword0[31:16]}; // Packed short fraction
```

MULR.H D[c], D[a], D[b] UU, n (RR1)
(16L * 16U || 16U * 16U) rounded --> 16||16

```
sc1 = (D[a][15:0] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
sc0 = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
result_halfword1 = sc1 ? 7FFFFFFFH : (((D[a][15:0] * D[b][31:16]) << n) + 8000H);
result_halfword0 = sc0 ? 7FFFFFFFH : (((D[a][31:16] * D[b][31:16]) << n) + 8000H);
D[c] = {result_halfword1[31:16], result_halfword0[31:16]}; // Packed short fraction
```

### Status Flags

- **C**: Not set by this instruction.
- **V**: The PSW.V status bit is cleared.
- **SV**: Not set by this instruction.
- **AV**: Not set by this instruction.
  
  aov_halfword1 = result_halfword1[31] ^ result_halfword1[30];
  aov_halfword0 = result_halfword0[31] ^ result_halfword0[30];
  advanced_overflow = aov_halfword1 OR aov_halfword0;
  if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;
  
  **SAV**: Not set by this instruction.
  
  if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

### Examples

-
**MULR.Q**
 Multiply Q Format with Rounding

**Description**
Multiply two signed 16-bit (half-word) values and put the rounded result (left justified if n == 1) into a 32-bit register. The lower half-word is cleared.
Note that n should only take the values 0 or 1, any other value returns an undefined result. If (n == 1) then 8000H * 8000H = 7FFFFFFFH (for signed 16-bit * 16-bit multiplications only).

**MULR.Q**
D[c], D[a] L, D[b] L, n (RR1)
(16L * 16L) rounded --> 32

<table>
<thead>
<tr>
<th>c</th>
<th>2827</th>
<th>18 17 16 15</th>
<th>12 11</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>sc</td>
<td>07H</td>
<td>n</td>
<td>b</td>
<td>a</td>
<td>93H</td>
</tr>
</tbody>
</table>

sc = (D[a][15:0] == 8000H) AND (D[b][15:0] == 8000H) AND (n == 1);
result = sc ? 7FFFFFFFH : (((D[a][15:0] * D[b][15:0]) << n) + 8000H);
D[c] = {result[31:16], 16'b0}; // Short fraction

**MULR.Q**
D[c], D[a] U, D[b] U, n (RR1)
(16U * 16U) rounded --> 32

<table>
<thead>
<tr>
<th>c</th>
<th>2827</th>
<th>18 17 16 15</th>
<th>12 11</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>sc</td>
<td>08H</td>
<td>n</td>
<td>b</td>
<td>a</td>
<td>93H</td>
</tr>
</tbody>
</table>

sc = (D[a][31:16] == 8000H) AND (D[b][31:16] == 8000H) AND (n == 1);
result = sc ? 7FFFFFFFH : (((D[a][31:16] * D[b][31:16]) << n) + 8000H);
D[c] = {result[31:16], 16'b0}; // Short fraction

**Status Flags**

- **C** Not set by this instruction.
- **V** The PSW.V status bit is cleared.
- **SV** Not set by this instruction.
- **AV** advanced_overflow = result[31] ^ result[30];
  if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;
- **SAV** if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV.
Examples
-

See Also
-

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
**NAND**

**Bitwise NAND**

**Description**

Compute the bitwise NAND of the contents of data register D[a] and either data register D[b] (instruction format RR) or const9 (instruction format RC). Put the result in data register D[c]. The const9 value is zero-extended.

**NAND**

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>21</th>
<th>20</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>09H</td>
<td>const9</td>
<td>a</td>
<td>8FH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[ D[c] = \neg(D[a] \& \text{zero\	extunderscore ext(const9)}) \]

**NAND**

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>09H</td>
<td>-</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>0FH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[ D[c] = \neg(D[a] \& D[b]) \]

**Status Flags**

- C Not set by this instruction.
- V Not set by this instruction.
- SV Not set by this instruction.
- AV Not set by this instruction.
- SAV Not set by this instruction.

**Examples**

nand d3, d1, d2
nand d3, d1, #126

**See Also**

AND, ANDN, NOR, NOT (16-bit), OR, ORN, XNOR, XOR
NAND.T
Bit Logical NAND

Description
Compute the logical NAND of bit pos1 of data register D[a], and bit pos2 of data register D[b]. Put the result in the least-significant bit of data register D[c] and clear the remaining bits of D[c] to zero.

\[
\text{result} = \neg (D[a][\text{pos1}] \text{ AND } D[b][\text{pos2}])
\]
\[
D[c] = \text{zero\_ext(result)};
\]

Status Flags
- C Not set by this instruction.
- V Not set by this instruction.
- SV Not set by this instruction.
- AV Not set by this instruction.
- SAV Not set by this instruction.

Examples
\[
nand.t \; d3, \; d1, \; 2, \; d2, \; #4
\]

See Also
- AND.T, ANDN.T, OR.T, ORN.T, XNOR.T, XOR.T
NE
Not Equal

Description
If the contents of data register D[a] are not equal to the contents of either data register D[b] (instruction format RR) or const9 (instruction format RC), set the least-significant bit of D[c] to one and clear the remaining bits to zero; otherwise clear all bits in D[c]. The const9 value is sign-extended.

NE D[c], D[a], const9 (RC)
result = (D[a] != sign_ext(const9));
D[c] = zero_ext(result);

NE D[c], D[a], D[b] (RR)
result = (D[a] != D[b]);
D[c] = zero_ext(result);

Status Flags
C  Not set by this instruction.
V  Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples
ne d3, d1, d2
ne d3, d1, #126

See Also
EQ, GE, GE.U, LT, LT.U, EQANY.B, EQANY.H, NEZ.A
NE.A
Not Equal Address

Description
If the contents of address registers A[a] and A[b] are not equal, set the least-significant
bit of D[c] to one and clear the remaining bits to zero; otherwise clear all bits in D[c].

NE.A  D[c], A[a], A[b] (RR)

| c | 41H | - | - | b | a | 01H |


Status Flags

C  Not set by this instruction.
V  Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples
ne.a  d3, a4, a2

See Also
EQ.A, EQZ.A, GE.A, LT.A, NEZ.A
NEZ.A
Not Equal Zero Address

Description
If the contents of address register A[a] are not equal to zero, set the least significant bit of D[c] to one and clear the remaining bits to zero; otherwise clear all bits in D[c].

\[D[c] = (A[a] \neq 0);\]

Status Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

nez.a d3, a4

See Also
EQ.A, EQZ.A, GE.A, LT.A, NE
NOP
No Operation

Description
Used to implement efficient low-power, non-operational instructions.

NOP (SR)

<table>
<thead>
<tr>
<th>15</th>
<th>1211</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>00H</td>
<td>-</td>
<td>00H</td>
<td></td>
</tr>
</tbody>
</table>

No operation.

NOP (SYS)

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>2221</th>
<th>1211</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>00H</td>
<td>-</td>
<td>-</td>
<td>0D</td>
<td></td>
</tr>
</tbody>
</table>

No operation.

Status Flags

C Not set by this instruction.
V Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples

nop

See Also

-
NOR
Bitwise NOR

Description
Compute the bitwise NOR of the contents of data register D[a] and the contents of either
data register D[b] (instruction format RR) or const9 (instruction format RC) and put the
result in data register D[c]. The const9 value is zero-extended.

\[
\text{NOR D}[c], D[a], \text{const9 (RC)} \\
D[c] = \sim(D[a] \mid \text{zero}_\text{ext}(\text{const9}));
\]

\[
\text{NOR D}[c], D[a], D[b] (RR) \\
D[c] = \sim(D[a] \mid D[b]);
\]

Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

nor d3, d1, d2
nor d3, d1, #126

See Also
AND, ANDN, NAND, NOT (16-bit), OR, ORN, XNOR, XOR
NOR.T
Bit Logical NOR

Description
Compute the logical NOR of bit pos1 of data register D[a] and bit pos2 of data register D[b]. Put the result in the least-significant bit of data register D[c] and clear the remaining bits of D[c] to zero.

NOR.T D[c], D[a], pos1, D[b], pos2 (BIT)

result = !(D[a][pos1] OR D[b][pos2]);
D[c] = zero_ext(result);

Status Flags
C  Not set by this instruction.
V  Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples
nor.t   d3, d1, 5, d2, #3

See Also
AND.T, ANDN.T, NAND.T, OR.T, ORN.T, XNOR.T, XOR.T
NOT (16-bit)
Bitwise Complement NOT (16-bit)

Description
Compute the bitwise NOT of the contents of register D[a] and put the result in data register D[a].

\[
\begin{array}{c|c|c|c}
\text{NOT} & \text{D[a] (SR)} \\
15 & 12 & 11 & 8 \ 7 \ 0 \\
\hline
00_H & a & 46_H \\
\hline
\end{array}
\]

\[D[a] = \sim D[a];\]

Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

\[\text{not d2}\]

See Also

AND, ANDN, NAND, NOR, ORN, XNOR, XOR
OR
Bitwise OR

Description
Compute the bitwise OR of the contents of data register D[a] and the contents of either
data register D[b] (instruction format RR) or const9 (instruction format RC). Put the result
in data register D[c]. The const9 value is zero-extended.

```
Compute the bitwise OR of the contents of either data register D[a] (instruction format
SRR) or D[15] (instruction format SC) and the contents of either data register D[b]
(format SRR) or const8 (format SC). Put the result in either data register D[a] (format
SRR) or D[15] (format SC). The const8 value is zero-extended.
```

OR D[c], D[a], const9 (RC)

```
31  28  27  21  20  12  11  8  7  0
     c    0AH   const9   a    8FH
D[c] = D[a] | zero_ext(const9);
```

OR D[c], D[a], D[b] (RR)

```
31  28  27  20  19  18  17  16  15  12  11  8  7  0
     c    0AH   -    -    b   a    0FH
D[c] = D[a] | D[b];
```

OR D[15], const8 (SC)

```
15  8  7  0
    const8  96H
D[15] = D[15] | zero_ext(const8);
```

OR D[a], D[b] (SRR)

```
15  12  11  8  7  0
    b   a  ASH
D[a] = D[a] | D[b];
```
Status Flags

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

or d3, d1, d2
or d3, d1, #126

or d1, d2
or d15, #126

See Also

AND, ANDN, NAND, NOR, NOT (16-bit), ORN, XNOR, XOR
### OR.AND.T
Accumulating Bit Logical OR-AND

### OR.ANDN.T
Accumulating Bit Logical OR-AND-Not

### OR.NOR.T
Accumulating Bit Logical OR-NOR

### OR.OR.T
Accumulating Bit Logical OR-OR

**Description**

Compute the logical operation (AND, ANDN, NOR or OR as appropriate) of the value of bit pos1 of data register D[a], and bit pos2 of D[b]. Compute the logical OR of that result and bit [0] of D[c]. Put the result back in bit [0] of D[c]. All other bits in D[c] are unchanged.

#### OR.AND.T
D[c], D[a], pos1, D[b], pos2 (BIT)

<p>| | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>pos2</td>
<td></td>
<td>pos1</td>
<td></td>
<td>b</td>
<td>a</td>
</tr>
<tr>
<td>31</td>
<td>287</td>
<td>00H</td>
<td></td>
<td>16</td>
<td>11</td>
<td>7</td>
</tr>
</tbody>
</table>

\[
D[c] = \{D[c][31:1], \ D[c][0] \ OR \ (D[a][pos1] \ AND \ D[b][pos2])\};
\]

#### OR.ANDN.T
D[c], D[a], pos1, D[b], pos2 (BIT)

<p>| | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>pos2</td>
<td></td>
<td>pos1</td>
<td></td>
<td>b</td>
<td>a</td>
</tr>
<tr>
<td>31</td>
<td>287</td>
<td>03H</td>
<td></td>
<td>16</td>
<td>11</td>
<td>7</td>
</tr>
</tbody>
</table>

\[
D[c] = \{D[c][31:1], \ D[c][0] \ OR \ (D[a][pos1] \ AND \ \neg D[b][pos2])\};
\]

#### OR.NOR.T
D[c], D[a], pos1, D[b], pos2 (BIT)

<p>| | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>pos2</td>
<td></td>
<td>pos1</td>
<td></td>
<td>b</td>
<td>a</td>
</tr>
<tr>
<td>31</td>
<td>287</td>
<td>02H</td>
<td></td>
<td>16</td>
<td>11</td>
<td>7</td>
</tr>
</tbody>
</table>

\[
D[c] = \{D[c][31:1], \ D[c][0] \ OR \ \neg(D[a][pos1] \ OR \ D[b][pos2])\};
\]

#### OR.OR.T
D[c], D[a], pos1, D[b], pos2 (BIT)

<p>| | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>pos2</td>
<td></td>
<td>pos1</td>
<td></td>
<td>b</td>
<td>a</td>
</tr>
<tr>
<td>31</td>
<td>287</td>
<td>01H</td>
<td></td>
<td>16</td>
<td>11</td>
<td>7</td>
</tr>
</tbody>
</table>

\[
D[c] = \{D[c][31:1], \ D[c][0] \ OR \ (D[a][pos1] \ OR \ D[b][pos2])\};
\]
Status Flags

<table>
<thead>
<tr>
<th></th>
<th>Not set by these instructions.</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td></td>
</tr>
<tr>
<td>V</td>
<td></td>
</tr>
<tr>
<td>SV</td>
<td></td>
</tr>
<tr>
<td>AV</td>
<td></td>
</tr>
<tr>
<td>SAV</td>
<td></td>
</tr>
</tbody>
</table>

Examples

- `or.and.t`  `d3, d1, 3, d2, 5`
- `or.andn.t` `d3, d1, 3, d2, 5`
- `or.nor.t`  `d3, d1, 3, d2, 5`
- `or.or.t`   `d3, d1, 3, d2, 5`

See Also

`AND.AND.T`, `AND.ANDN.T`, `AND.NOR.T`, `AND.OR.T`, `SH.AND.T`, `SH.ANDN.T`, `SH.NAND.T`, `SH.NOR.T`, `SH.OR.T`, `SH.ORN.T`, `SH.XNOR.T`
OR.EQ
Equal Accumulating

Description
Compute the logical OR of D[c][0] and the Boolean result of the EQ operation on the
contents of data register D[a] and either data register D[b] (instruction format RR) or
const9 (instruction format RC). Put the result in D[c][0]. All other bits in D[c] are
unchanged. The const9 value is sign-extended.

OR.EQ D[c], D[a], const9 (RC)

\[
\begin{array}{|c|c|c|c|c|}
\hline
31 & 28 & 27 & \text{const9} & 8B_H \\
\hline
\end{array}
\]

\[
D[c] = (D[c][31:1], D[c][0] OR (D[a] == \text{sign_ext}(\text{const9})));
\]

OR.EQ D[c], D[a], D[b] (RR)

\[
\begin{array}{|c|c|c|c|c|c|}
\hline
31 & 28 & 27 & - & - & 0B_H \\
\hline
\end{array}
\]

\[
D[c] = (D[c][31:1], D[c][0] OR (D[a] == D[b]));
\]

Status Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

or.eq d3, d1, d2
or.eq d3, d1, #126

See Also
AND.EQ, XOR.EQ
OR.GE
Greater Than or Equal Accumulating

OR.GE.U
Greater Than or Equal Accumulating Unsigned

Description
Calculate the logical OR of D[c][0] and the Boolean result of the GE or GE.U operation on the contents of data register D[a] and either data register D[b] (instruction format RR) or const9 (instruction format RC). Put the result in D[c][0]. All other bits in D[c] are unchanged. D[a] and D[b] are treated as 32-bit signed integers. The const9 value is sign (GE) or zero-extended (GE.U).

\[
\text{OR.GE} \quad D[c], D[a], \text{const9 (RC)} \\
\begin{array}{cccccc}
31 & 28 & 27 & 21 & 12 & 11 \\
\hline
\text{c} & \text{2B} & \text{const9} & \text{a} & \text{8B} \\
\end{array}
\]

\[
D[c] = \{D[c][31:1], D[c][0] \text{ OR } (D[a] >= \text{sign_ext(const9)})\};
\]

\[
\text{OR.GE} \quad D[c], D[a], D[b] (RR) \\
\begin{array}{cccccc}
31 & 28 & 27 & 20 & 19 & 18 \ 17 & 16 & 15 \\
\hline
\text{c} & \text{2B} & \text{-} & \text{-} & \text{b} & \text{a} & \text{0B} \\
\end{array}
\]

\[
D[c] = \{D[c][31:1], D[c][0] \text{ OR } (D[a] >= D[b])\};
\]

\[
\text{OR.GE.U} \quad D[c], D[a], \text{const9 (RC)} \\
\begin{array}{cccccc}
31 & 28 & 27 & 21 & 12 & 11 \\
\hline
\text{c} & \text{2C} & \text{const9} & \text{a} & \text{8B} \\
\end{array}
\]

\[
D[c] = \{D[c][31:1], D[c][0] \text{ OR } (D[a] >= \text{zero_ext(const9)})\}; // unsigned
\]

\[
\text{OR.GE.U} \quad D[c], D[a], D[b] (RR) \\
\begin{array}{cccccc}
31 & 28 & 27 & 20 & 19 & 18 \ 17 & 16 & 15 \\
\hline
\text{c} & \text{2C} & \text{-} & \text{-} & \text{b} & \text{a} & \text{0B} \\
\end{array}
\]

\[
D[c] = \{D[c][31:1], D[c][0] \text{ OR } (D[a] >= D[b])\}; // unsigned
\]

Status Flags
C  Not set by these instructions.
### Instruction Set

<table>
<thead>
<tr>
<th>V</th>
<th>Not set by these instructions.</th>
</tr>
</thead>
<tbody>
<tr>
<td>SV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by these instructions.</td>
</tr>
</tbody>
</table>

#### Examples

- `or.ge    d3, d1, d2`
- `or.ge    d3, d1, #126`
- `or.ge.u  d3, d1, d2`
- `or.ge.u  d3, d1, #126`

### See Also

- AND.GE, AND.GE.U, XOR.GE, XOR.GE.U
OR.LT
Less Than Accumulating

OR.LT.U
Less Than Accumulating Unsigned

Description
Calculate the logical OR of D[c][0] and the Boolean result of the LT or LT.U operation on the contents of data register D[a] and either data register D[b] (instruction format RR) or const9 (instruction format RC). Put the result in D[c][0]. All other bits in D[c] are unchanged. D[a] and D[b] are treated as 32-bit signed (LT) or unsigned (LT.U) integers. The const9 value is sign-extended (LT) or zero-extended (LT.U).

OR.LT
D[c], D[a], const9 (RC)

<table>
<thead>
<tr>
<th>31</th>
<th>28 27</th>
<th>21 12 08 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>29H</td>
<td>const9</td>
<td>a</td>
</tr>
</tbody>
</table>
| D[c] = {D[c][31:1], D[c][0] OR (D[a] < sign_ext(const9))};

OR.LT
D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>28 27</th>
<th>20 19 18 17 16 15</th>
<th>12 11</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>29H</td>
<td>-</td>
<td>-</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>
| D[c] = {D[c][31:1], D[c][0] OR (D[a] < D[b])};

OR.LT.U
D[c], D[a], const9 (RC)

<table>
<thead>
<tr>
<th>31</th>
<th>28 27</th>
<th>21 12 08 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>2AH</td>
<td>const9</td>
<td>a</td>
</tr>
</tbody>
</table>
| D[c] = {D[c][31:1], D[c][0] OR (D[a] < zero_ext(const9))}; // unsigned

OR.LT.U
D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>28 27</th>
<th>20 19 18 17 16 15</th>
<th>12 11</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>2AH</td>
<td>-</td>
<td>-</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>
| D[c] = {D[c][31:1], D[c][0] OR (D[a] < D[b])}; // unsigned

Status Flags
C
Not set by these instructions.
TriCore® 1 (V1.3 & V1.3.1)
32-bit Unified Processor Core

Instruction Set

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by these instructions.</td>
</tr>
</tbody>
</table>

Examples

```
or.lt   d3, d1, d2
or.lt   d3, d1, #126
or.lt.u  d3, d1, d2
or.lt.u  d3, d1, #126
```

See Also

AND.LT, AND.LT.U, XOR.LT, XOR.LT.U
**OR.NE**

**Not Equal Accumulating**

**Description**

Calculate the logical OR of D[c][0] and the Boolean result of the NE operation on the contents of data register D[a] and either data register D[b] (instruction format RR) or const9 (instruction format RC). Put the result in D[c][0]. All other bits in D[c] are unchanged.

**OR.NE**  
\[ D[c] = \{D[c][31:1], D[c][0] \text{ OR } (D[a] \neq \text{sign_ext(const9))}\}; \]

**OR.NE**  
\[ D[c] = \{D[c][31:1], D[c][0] \text{ OR } (D[a] \neq D[b])\}; \]

**Status Flags**

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

**Examples**

```
or.ne d3, d1, d2  
or.ne d3, d1, #126  
```

**See Also**

AND.NE, XOR.NE
OR.T

Bit Logical OR

Description
Compute the logical OR of bit pos1 of data register D[a] and bit pos2 of data register D[b]. Put the result in the least-significant bit of data register D[c]. Clear the remaining bits of D[c].

```
OR.T D[c], D[a], pos1, D[b], pos2 (BIT)
result = D[a][pos1] OR D[b][pos2];
D[c] = zero_ext(result);
```

Status Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

```
or.t   d3, d1, 7, d2, #9
```

See Also

AND.T, ANDN.T, NAND.T, NOR.T, ORN.T, XNOR.T, XOR.T
ORN
Bitwise OR-Not

Description
Compute the bitwise OR of the contents of data register D[a] and the ones' complement of the contents of either data register D[b] (instruction format RR) or const9 (instruction format RC). Put the result in data register D[c]. The const9 value is zero-extended to 32-bits.

ORN \( D[c], D[a], \text{const9} \) (RC)
\[
\begin{array}{cccccc}
31 & 28 & 27 & 21 & 20 & 12 & 11 & 8 & 7 & 0 \\
\hline
c & 0F_H & \text{const9} & a & 8F_H \\
\end{array}
\]
\( D[c] = D[a] | \sim \text{zero_ext(const9)}; \)

ORN \( D[c], D[a], D[b] \) (RR)
\[
\begin{array}{cccccc}
31 & 28 & 27 & 20 & 19 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\hline
c & 0F_H & - & - & b & a & 0F_H \\
\end{array}
\]
\( D[c] = D[a] | \sim D[b]; \)

Status Flags
- \( C \): Not set by this instruction.
- \( V \): Not set by this instruction.
- \( SV \): Not set by this instruction.
- \( AV \): Not set by this instruction.
- \( SAV \): Not set by this instruction.

Examples
ORN \ d3, d1, d2 
ORN \ d3, d1, \#126 

See Also
AND, ANDN, NAND, NOR, NOT (16-bit), OR, XNOR, XOR
ORN.T
Bit Logical OR-Not

Description
Compute the logical OR of bit pos1 of data register D[a] and the inverse of bit pos2 of data register D[b]. Put the result in the least-significant bit of data register D[c] and clear the remaining bits of D[c] to zero.

\[
\text{ORN.T } \quad D[c], D[a], \text{pos1}, D[b], \text{pos2} (\text{BIT})
\]

result = \(D[a][\text{pos1}] \text{ OR } D[b][\text{pos2}]\);
D[c] = zero_ext(result);

Status Flags

- \(C\) Not set by this instruction.
- \(V\) Not set by this instruction.
- \(SV\) Not set by this instruction.
- \(AV\) Not set by this instruction.
- \(SAV\) Not set by this instruction.

Examples
orn.t   d3, d1, 2, d2, #5

See Also
AND.T, ANDN.T, NAND.T, NOR.T, OR.T, XNOR.T, XOR.T
PACK

Description
Take the data register pair E[d] and bit 31 of data register D[a] and pack them into an IEEE-754 single precision floating point format number, in data register D[c]. The odd register E[d][63:32], holds the unbiased exponent. The even register E[d][31:0], holds the normalised mantissa in a fractional 1.31 format. Bit 31 of data register D[a] holds the sign bit.

To compute the floating point format number, the input number is first checked for special cases: Infinity, NaN, Overflow, Underflow and Zero. If the input number is not one of these special cases, it is either a normal or denormal number. In both cases, rounding of the input number is performed. First an intermediate biased exponent is calculated, by adding 128 to the unpacked exponent for normal numbers and set to zero for denormal numbers, and inserted into bits [30:23] of the intermediate result. Bits [30:8] of E[d] are inserted into bits [22:0] of the intermediate result. A round flag is calculated from bits [8:0] of E[d] using the IEEE-754 Round-to-Nearest rounding definition, with the PSW.C field acting as an additional sticky bit. If the round flag is set, the intermediate result is incremented by one. Bits [30:0] of the intermediate result are then inserted into bits [30:0] of D[c]. In all cases, bit 31 from D[a] is copied into bit 31 of D[c]. The special cases are handled as described below.

PACK D[c], E[d], D[a] (RRR)

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>00H</th>
<th>-</th>
<th>0H</th>
<th>-</th>
<th>a</th>
<th>6BH</th>
</tr>
</thead>
</table>

int_exp = E[d][63:32];
int_mant = E[d][31:0];
if ((int_mant[31] == 0) AND (int_exp == +255)) then {
  // Infinity or NaN
  fp_exp = +255;
  fp_frac = int_mant[30:8];
} else if ((int_mant[31] == 1) AND (int_exp >= +127)) then {
  // Overflow → Infinity.
  fp_exp = +255;
  fp_frac = 0;
}


} else if ((int_mant[31] == 1) AND (int_exp <= -128)) then {
    // Underflow → Zero
    fp_exp = 0;
    fp_frac = 0;
} else if (int_mant == 0) then {
    // Zero
    fp_exp = 0;
    fp_frac = 0;
} else {
    if (int_mant[31] == 0) then {
        // Denormal
        temp_exp = 0;
    } else {
        // Normal
        temp_exp = int_exp + 128;
    }
    fp_exp_frac[30:0] = {temp_exp[7:0], int_mant[30:8]} + flag_rnd;
    fp_exp = fp_exp_frac[30:23];
    fp_frac = fp_exp_frac[22:0];
}
D[c][31] = D[a][31];
D[c][30:23] = fp_exp;
D[c][22:0] = fp_frac;

Status Flags

| C | PSW.C is read by the instruction but not set by this instruction. |
| V | Not set by this instruction. |
| SV | Not set by this instruction. |
| AV | Not set by this instruction. |
| SAV | Not set by this instruction. |

Examples

pack d8, e2, d10
See Also
UNPACK

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
## PARITY

### Description

Compute the four byte parity bits of data register D[a]. Put each byte parity bit into every 8th bit of the data register D[c] and then clear the remaining bits of D[c]. A byte parity bit is set to one if the number of ones in a byte is an odd number.

### PARITY D[c], D[a] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>02H</td>
<td>-</td>
<td>0H</td>
<td>-</td>
<td>a</td>
<td>4BH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[
\]

\[
\]

\[
\]

\[
D[c][7:0] = \{7'b0, D[a][7] ^ D[a][6] ^ D[a][5] ^ D[a][4] ^ D[a][3] ^ D[a][2] ^ D[a][1] ^ D[a][0]};
\]

### Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>V</th>
<th>SV</th>
<th>AV</th>
<th>SAV</th>
</tr>
</thead>
<tbody>
<tr>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

### Examples

parity d3, d5

### See Also

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
RET

Return from Call

Description

Return from a function that was invoked with a CALL instruction. The return address is in register A[11] (return address). The caller’s upper context register values are restored as part of the return operation.

RET (SR)

<p>| | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>1211</td>
<td>8</td>
<td>7</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

09H

if (PSW.CDE) then if (cdc_decrement()) then trap(CDU);
if (PCXI[19:0] == 0) then trap(CSU);
if (PCXI.UL == 0) then trap(CTYP);
PC = {A11 [31:1], 1'b0};
EA = {PCXI.PCXS, 6'b0, PCXI.PCXO, 6'b0};

A[15], D[12], D[13], D[14], D[15]} = M(EA, 16 * word);

M(EA, word) = FCX;
FCX[19:0] = PCXI[19:0];
PCXI = new_PCXI;
PSW = {new_PSW[31:26], PSW[25:24], new_PSW[23:0]};

RET (SYS)

<p>| | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>22</td>
<td>21</td>
<td>1211</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

0DH

if (PSW.CDE) then if (cdc_decrement()) then trap(CDU);
if (PCXI[19:0] == 0) then trap(CSU);
if (PCXI.UL == 0) then trap(CTYP);
PC = {A11 [31:1], 1'b0};
EA = {PCXI.PCXS, 6'b0, PCXI.PCXO, 6'b0};
{new_PCXI, new_PSW, A[10], A[11], D[8], D[9], D[10], D[11], A[12], A[13], A[14], A[15], D[12], D[13], D[14], D[15]} = M(EA, 16 * word);

{new_PCXI, PSW, A[10], A[11], D[8], D[9], D[10], D[11], A[12], A[13], A[14], A[15], D[12], D[13], D[14], D[15]} = M(EA, 16 * word);

M(EA, word) = FCX;

FCX[19:0] = PCXI[19:0];

PCXI = new_PCXI;

PSW = {new_PSW[31:26], PSW[25:24], new_PSW[23:0]};

Status Flags

| C | PSW.C is overwritten with the value restored from the Context Save Area (CSA). |
| V | PSW.V is overwritten with the value restored from the CSA. |
| SV | PSW.SV is overwritten with the value restored from the CSA. |
| AV | PSW.AV is overwritten with the value restored from the CSA. |
| SAV | PSW.SAV is overwritten with the value restored from the CSA. |

Examples

ret

See Also

CALL, CALLA, CALLI, RFE, SYSCALL, BISR
RFE
Return From Exception

Description
Return from an interrupt service routine or trap handler to the task whose saved upper
context is specified by the contents of the Previous Context Information register (PCXI).
The contents are normally the context of the task that was interrupted or that took a trap.
However in some cases Task Management software may have altered the contents of
the PCXI register to cause another task to be dispatched.
In parallel with the jump to the return PC address, the upper context registers and PSW
in the saved context are restored.

Return from an interrupt service routine or trap handler to the task whose saved upper
context is specified by the contents of the Previous Context Information register (PCXI).
The contents are normally the context of the task that was interrupted or that took a trap.
However in some cases Task Management software may have altered the contents of
the PCXI register to cause another task to be dispatched.
In parallel with the jump to the return PC address, the upper context registers and PSW
in the saved context are restored.

RFE (SR)

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>08H</td>
<td></td>
<td></td>
<td>00H</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

if (PCXI[19:0] == 0) then trap(CSU);
if (PCXI.UL == 0) then trap(CTYP);
if (!cdc_zero() AND PSW.CDE) then trap(NEST);
PC = {A11 [31:1], 1'b0};
ICR.IE = PCXI.PIE;
ICR.CCPN = PCXI.PCPN;
EA = {PCXI.PCXO, 6'b0, PCXI.PCXO, 6'b0};
D[12], D[13], D[14], D[15]} = M(EA, 16 * word);
M(EA, word) = FCX;
FCX[19:0] = PCXI[19:0];
PCXI = new_PCXI;

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
if (PCXI[19:0] == 0) then trap(CSU);
if (PCXI.UL == 0) then trap(CTYP);
if (!cdc_zero() AND PSW.CDE) then trap(NEST);
PC = {A11 [31:1], 1'b0};
ICR.IE = PCXI.PIE;
ICR.CCPN = PCXI.PCPN;
EA = {PCXI.PCXS, 6'b0, PCXI.PCXO, 6'b0};
D[13], D[14], D[15]} = M(EA, 16 * word);
M(EA, word) = FCX;
FCX[19:0] = PCXI[19:0];
PCXI = new_PCIE;

Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>PSW.C is overwritten with the value restored from the Context Save Area (CSA).</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>PSW.V is overwritten with the value restored from the CSA.</td>
</tr>
<tr>
<td>SV</td>
<td>PSW.SV is overwritten with the value restored from the CSA.</td>
</tr>
<tr>
<td>AV</td>
<td>PSW.AV is overwritten with the value restored from the CSA.</td>
</tr>
<tr>
<td>SAV</td>
<td>PSW.SAV is overwritten with the value restored from the CSA.</td>
</tr>
</tbody>
</table>

Examples

rfe

See Also

CALL, CALLA, CALLI, RET, SYSCALL, BISR, RFM
RFM
Return From Monitor

Description

Note: The RFM instruction can only be executed in Supervisor mode.

If the Debug mode is disabled (DBGSR.DE=0) execute as a NOP; otherwise return from a breakpoint monitor to the task whose saved debug context area is located at DCX (Debug Context Pointer).

The Debug Context Area is a four word subset of the context of the task that took a Debug trap, which is saved on entry to the monitor routine. The return PC value is taken from register A[11]. In parallel with the jump to the return PC address, the PCXI and PSW, together with the saved A[10] and A[11] values in the Debug Context Area, are restored to the original task.

The Debug Trap active bit (DBGTCR.DTA) is cleared.

RFM (SYS)

<table>
<thead>
<tr>
<th>31</th>
<th>28 27</th>
<th>22 21</th>
<th>12 11</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>05H</td>
<td></td>
<td></td>
<td></td>
<td>0DH</td>
</tr>
</tbody>
</table>

The Debug Context Pointer (DCX) value is implementation dependent.

if (PSW.IO != 2'b10) then trap (PRIV);
if (DBGSR.DE) then {
    PC = [A11 [31:1], 1'b0];
    ICR.IE = PCXI.IE;
    ICR.CCPN = PCXI.PCPN;
    EA = DCX;
    (PCXI, PSW, A[10], A[11]) = M(EA, 4 * word);
    DBGTCR.DTA = 0;
} else {
    NOP;
}

Status Flags

C  PSW.C is overwritten with the value restored from the Debug Context Area.
V  PSW.V is overwritten with the value restored from the Debug Context Area.
<table>
<thead>
<tr>
<th>Register</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SV</td>
<td>PSW.SV is overwritten with the value restored from the Debug Context Area.</td>
</tr>
<tr>
<td>AV</td>
<td>PSW.AV is overwritten with the value restored from the Debug Context Area.</td>
</tr>
<tr>
<td>SAV</td>
<td>PSW.SAV is overwritten with the value restored from the Debug Context Area.</td>
</tr>
</tbody>
</table>

**Examples**

rfm

**See Also**

DEBUG, RFE
RSLCX
Restore Lower Context

Description
Load the contents of the memory block pointed to by the PCX field in PCXI into registers A[2] to A[7], D[0] to D[7], A[11] (return address), and PCXI. This operation restores the register contents of a previously saved lower context.

RSLCX (SYS)

if(PCXI[19:0] == 0) then trap(CSU);
if(PCXI.UL == 1) then trap(CTYP);
EA = {PCXI.PCXO, 6'b0, PCXI.PCXO, 6'b0};
{new_PCXI, A[11], A[2], A[3], D[0], D[1], D[2], D[3], A[4], A[5], A[6], A[7], D[4], D[5], D[6], D[7]} = M(EA, 16*word);
M(EA, word) = FCX;
FCX[19:0] = PCXI[19:0];
PCXI = new_PCXI;

Status Flags

| C  | Not set by this instruction. |
| V  | Not set by this instruction. |
| SV | Not set by this instruction. |
| AV | Not set by this instruction. |
| SAV| Not set by this instruction. |

Examples
rslcx

See Also
LDLCX, LDUCX, STLCX, STUCX, SVLCX, BISR
RSTV
Reset Overflow Bits

Description
Reset overflow status flags in the Program Status Word (PSW).

RSTV  (SYS)

<table>
<thead>
<tr>
<th>31</th>
<th>28 27</th>
<th>22 21</th>
<th>12 11</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0</td>
<td>2F</td>
</tr>
</tbody>
</table>

PSW \{V, SV, AV, SAV\} = \{0, 0, 0, 0\};

Status Flags

- **C** Not set by this instruction.
- **V** The PSW.V status bit is cleared.
- **SV** The PSW.SV status bit is cleared.
- **AV** The PSW.AV status bit is cleared.
- **SAV** The PSW.SAV status bit is cleared.

Examples

rstv

See Also

BISR, DISABLE, ENABLE, MTCR, TRAPV, TRAPSV
### RSUB
\[ \text{Reverse-Subtract} \]

**Description**
Subtract the contents of data register \( D[a] \) from the value \( \text{const9} \) and put the result in data register \( D[c] \). The operands are treated as 32-bit integers. The value \( \text{const9} \) is sign-extended before the subtraction is performed.

Subtract the contents of data register \( D[a] \) from zero and put the result in data register \( D[a] \). The operand is treated as a 32-bit integer.

**RSUB**
\[ D[c], D[a], \text{const9} \text{ (RC)} \]

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>21</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>( \text{08}_H )</td>
<td>const9</td>
<td>a</td>
<td>( \text{8B}_H )</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

result = sign\(_\text{ext}(\text{const9}) - D[a];
D[c] = \text{result}[31:0];

**RSUB**
\[ D[a] \text{ (SR)} \]

<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \text{05}_H )</td>
<td>a</td>
<td>( \text{32}_H )</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

result = 0 - \( D[a];\)
\( D[a] = \text{result}[31:0];\)

**Status Flags**
- **C**: Not set by this instruction.
- **V**: overflow = (result > 7FFFFFFFH) OR (result < -80000000H);
  if (overflow) then PSW.V = 1 else PSW.V = 0;
- **SV**: if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;
- **AV**: advanced\(_\text{overflow} = \text{result[31]} \land \text{result[30]};
  if (advanced\(_\text{overflow} \) then PSW.AV = 1 else PSW.AV = 0;
- **SAV**: if (advanced\(_\text{overflow} \)) PSW.SAV = 1 else PSW.SAV = PSW.SAV;

**Examples**
- rsub d3, d1, #126
- rsub d1

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
See Also

RSUBS, RSUBS.U
RSUBS
Reverse-Subtract with Saturation
RSUBS.U
Reverse-Subtract Unsigned with Saturation

Description
Subtract the contents of data register D[a] from the value const9 and put the result in data register D[c]. The operands are treated as signed (RSUBS) or unsigned (RSUBS.U) 32-bit integers, with saturation on signed (RSUBS) or unsigned (RSUBS.U) overflow. The value const9 is sign-extended before the operation is performed.

\[
\text{RSUBS} \quad D[c] = D[a] - \text{sign_ext}(\text{const9}) \quad \text{RC}
\]

\[
\text{result} = \text{sign_ext}(\text{const9}) - D[a];
\]
\[
D[c] = \text{ssov}(\text{result}, 32);
\]

\[
\text{RSUBS.U} \quad D[c] = D[a] - \text{sign_ext}(\text{const9}) \quad \text{RC}
\]

\[
\text{result} = \text{sign_ext}(\text{const9}) - D[a]; \quad // \text{unsigned}
\]
\[
D[c] = \text{suov}(\text{result}, 32);
\]

Status Flags

- **C**: Not set by these instructions.
- **V**: signed:
  - overflow = (result > 7FFFFFFFH) OR (result < -80000000H);
  - if (overflow) then PSW.V = 1 else PSW.V = 0;
- **SV**: if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;
- **AV**: advanced_overflow = result[31] \(\wedge\) result[30];
  - if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;
- **SAV**: if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493-494
Examples

rsubs   d3, d1, #126
rsubs.u  d3, d1, #126

See Also

RSUB

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
**SAT.B**

**Saturate Byte**

**Description**

If the signed 32-bit value in D[a] is less than -128, then store the value -128 in D[c]. If D[a] is greater than 127, then store the value 127 in D[c]. Otherwise, copy D[a] to D[c].

If the signed 32-bit value in D[a] is less than -128, then store the value -128 in D[a]. If D[a] is greater than 127, then store the value 127 in D[a]. Otherwise, leave the contents of D[a] unchanged.

**SAT.B**

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>5E</td>
<td>H</td>
<td>-</td>
<td>-</td>
<td>a</td>
<td>0B</td>
<td>H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

sat_neg = (D[a] < -80H) ? -80H : D[a];
D[c] = (sat_neg > 7FH) ? 7FH : sat_neg;

**SAT.B**

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>00</td>
<td>H</td>
<td>a</td>
<td>32</td>
<td>H</td>
<td></td>
</tr>
</tbody>
</table>

sat_neg = (D[a] < -80H) ? -80H : D[a];
D[a] = (sat_neg > 7FH) ? 7FH : sat_neg;

**Status Flags**

<p>| | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Examples**

sat.b d3, d1

sat.b d1

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
See Also

SAT.BU, SAT.H, SAT.HU
**SAT.BU**
Saturate Byte Unsigned

**Description**
If the unsigned 32-bit value in D[a] is greater than 255, then store the value 255 in D[c]. Otherwise copy D[a] to D[c].

If the unsigned 32-bit value in D[a] is greater than 255, then store the value 255 in D[a]. Otherwise leave the contents of D[a] unchanged.

**SAT.BU**

<table>
<thead>
<tr>
<th>D[c], D[a] (RR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 28 27 20 19 18 17 16 15 12 11 8 7 0</td>
</tr>
<tr>
<td>c</td>
</tr>
</tbody>
</table>

D[c] = (D[a] > FFH) ? FFH : D[a]; // unsigned comparison

**SAT.BU**

<table>
<thead>
<tr>
<th>D[a] (SR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 12 11 8 7 0</td>
</tr>
<tr>
<td>01</td>
</tr>
</tbody>
</table>

D[a] = (D[a] > FFH) ? FFH : D[a]; // unsigned comparison

**Status Flags**
- C: Not set by this instruction.
- V: Not set by this instruction.
- SV: Not set by this instruction.
- AV: Not set by this instruction.
- SAV: Not set by this instruction.

**Examples**
sat.bu d3, d1
sat.bu d1

**See Also**
SAT.B, SAT.H, SAT.HU
SAT.H
Saturate Half-word

Description
If the signed 32-bit value in D[a] is less than -32,768, then store the value -32,768 in D[c].
If D[a] is greater than 32,767, then store the value 32,767 in D[c]. Otherwise copy D[a] to D[c].

SAT.H
D[c], D[a] (RR)

<p>| | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2019</td>
<td>1817</td>
<td>1615</td>
<td>1211</td>
</tr>
<tr>
<td></td>
<td></td>
<td>7EH</td>
<td></td>
<td></td>
<td>a</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0BH</td>
</tr>
</tbody>
</table>

sat_neg = (D[a] < -8000H) ? -8000H : D[a];
D[c] = (sat_neg > 7FFFH) ? 7FFFH : sat_neg;

SAT.H
D[a] (SR)

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>1211</td>
<td>8 7</td>
</tr>
<tr>
<td>02H</td>
<td>a</td>
<td>32H</td>
</tr>
</tbody>
</table>

sat_neg = (D[a] < -8000H) ? -8000H : D[a];
D[a] = (sat_neg > 7FFFH) ? 7FFFH : sat_neg;

Status Flags

- **C** Not set by this instruction.
- **V** Not set by this instruction.
- **SV** Not set by this instruction.
- **AV** Not set by this instruction.
- **SAV** Not set by this instruction.

Examples

```
sat.h   d3, dl
sat.h   d1
```

See Also
Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494.
See Also
SAT.B, SAT.BU, SAT.HU

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
### SAT.HU
Saturate Half-word Unsigned

**Description**
If the unsigned 32-bit value in D[a] is greater than 65,535, then store the value 65,535 in D[c]; otherwise copy D[a] to D[c].

If the unsigned 32-bit value in D[a] is greater than 65,535, then store the value 65,535 in D[a]; otherwise leave the contents of D[a] unchanged.

<table>
<thead>
<tr>
<th>SAT.HU</th>
<th>D[c], D[a] (RR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
</tr>
<tr>
<td>c</td>
<td>7FH</td>
</tr>
</tbody>
</table>

D[c] = (D[a] > FFFFH) ? FFFFH : D[a]; // unsigned comparison

<table>
<thead>
<tr>
<th>SAT.HU</th>
<th>D[a] (SR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>1211</td>
</tr>
<tr>
<td>03H</td>
<td>a</td>
</tr>
</tbody>
</table>

D[a] = (D[a] > FFFFH) ? FFFFH : D[a]; // unsigned comparison

**Status Flags**
- **C**: Not set by this instruction.
- **V**: Not set by this instruction.
- **SV**: Not set by this instruction.
- **AV**: Not set by this instruction.
- **SAV**: Not set by this instruction.

**Examples**
- `sat.hu d3, d1`
- `sat.hu d1`

**See Also**
- SAT.B, SAT.BU, SAT.H
SEL
Select

Description
If the contents of data register D[d] are non-zero, copy the contents of data register D[a] to data register D[c]; otherwise copy the contents of either D[b] (instruction format RRR) or const9 (instruction format RCR), to D[c].

The value const9 (instruction format RCR) is sign-extended.

\[
\text{SEL D[c], D[d], D[a], const9 (RCR)} \to D[c] = ((D[d] != 0) ? D[a] : \text{sign_ext(}const9));
\]

\[
\text{SEL D[c], D[d], D[a], D[b] (RRR)} \to D[c] = ((D[d] != 0) ? D[a] : D[b]);
\]

Status Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

\[
\text{sel d3, d4, d1, d2}
\]

\[
\text{sel d3, d4, d1, #126}
\]

See Also

CADD, CADDN, CMOV (16-bit), CMOVN (16-bit), CSUB, CSUBN, SELN

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
SELN
Select-Not

Description
If the contents of data register \( D[d] \) are zero, copy the contents of data register \( D[a] \) to data register \( D[c] \); otherwise copy the contents of either \( D[b] \) or const9 to \( D[c] \).

The value const9 (instruction format RCR) is sign-extended.

\[
\text{SELN} \quad D[c], D[d], D[a], \text{const9 (RCR)}
\]

\[
\begin{array}{cccccccccc}
31 & 28 & 27 & 24 & 23 & 21 & 20 & \mathbf{19} & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\hline
& c & d & 05_H & \text{const9} & a & & & & & & & & & & & \\
\end{array}
\]

\[D[c] = ((D[d] == 0) \ ? \ D[a] : \text{sign_ext(const9)});\]

\[
\text{SELN} \quad D[c], D[d], D[a], D[b] \ (R\!R\!R)
\]

\[
\begin{array}{ccccccccccccccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\hline
& c & d & 05_H & - & - & b & a & & & & & & & & & & \\
\end{array}
\]

\[D[c] = ((D[d] == 0) \ ? \ D[a] : D[b]);\]

Status Flags

\begin{align*}
\text{C} & : \text{Not set by this instruction.} \\
\text{V} & : \text{Not set by this instruction.} \\
\text{SV} & : \text{Not set by this instruction.} \\
\text{AV} & : \text{Not set by this instruction.} \\
\text{SAV} & : \text{Not set by this instruction.}
\end{align*}

Examples

\[
\text{seln} \quad d3, d4, d1, d2 \\
\text{seln} \quad d3, d4, d1, \#126
\]

See Also

\text{CADD, CADDN, CMOV (16-bit), CMOVN (16-bit), CSUB, CSUBN, SEL}
**SH**

**Shift**

**Description**

Shift the value in D[a] by the amount specified by shift count. If the shift count specified through the contents of either D[b] (instruction format RR) or const9 (instruction format RC) is greater than or equal to zero, then left-shift. Otherwise right-shift by the absolute value of the shift count. Put the result in D[c]. In both cases the vacated bits are filled with zeros and the bits shifted out are discarded.

The shift count is a 6-bit signed number, derived from either D[b][5:0] or const9[5:0]. The range for the shift count is therefore -32 to +31, allowing a shift left up to 31 bit positions and to shift right up to 32 bit positions (Note that a shift right by 32 bits leaves zeros in the result).

If the shift count specified through the value const4 is greater than or equal to zero, then left-shift the value in D[a] by the amount specified by the shift count. Otherwise right-shift the value in D[a] by the absolute value of the shift count. Put the result in D[a]. In both cases, the vacated bits are filled with zeros and bits shifted out are discarded. The shift count is a 4-bit signed number, derived from the sign-extension of const4[3:0]. The resulting range for the shift count therefore is -8 to +7, allowing a shift left up to 7-bit positions and to shift right up to 8-bit positions.

**SH D[c], D[a], const9 (RC)**

<table>
<thead>
<tr>
<th>c</th>
<th>00H</th>
<th>const9</th>
<th>a</th>
<th>8F</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2120</td>
<td>1211</td>
<td>8</td>
</tr>
</tbody>
</table>

D[c] = \( (\text{const9}[5:0] \geq 0) \implies D[a] \ll \text{const9}[5:0] : D[a] \gg (-\text{const9}[5:0]) \);

**SH D[c], D[a], D[b] (RR)**

<table>
<thead>
<tr>
<th>c</th>
<th>00H</th>
<th>b</th>
<th>a</th>
<th>0F</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>201918</td>
<td>0</td>
<td>16</td>
</tr>
</tbody>
</table>

D[c] = \( (D[b][5:0] \geq 0) \implies D[a] \ll D[b][5:0] : D[a] \gg (-D[b][5:0]) \);

**SH D[a], const4 (SRC)**

<table>
<thead>
<tr>
<th>const4</th>
<th>a</th>
<th>06H</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>1211</td>
<td>8</td>
</tr>
</tbody>
</table>

\( \text{shift\_count} = \text{sign\_ext}(\text{const4}[3:0]) \);

D[a] = \( (\text{shift\_count} \geq 0) \implies D[a] \ll \text{shift\_count} : D[a] \gg (-\text{shift\_count}) \);
Status Flags

| C | Not set by this instruction. |
| V | Not set by this instruction. |
| SV | Not set by this instruction. |
| AV | Not set by this instruction. |
| SAV | Not set by this instruction. |

Examples

\[ \text{sh} \ d3, \ d1, \ d2 \]

\[ \text{sh} \ d3, \ d1, \ #26 \]

\[ \text{sh} \ d1, \ #6 \]

See Also

SH.H, SHA, SHA.H, SHAS

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
SH.EQ
Shift Equal

Description
Left shift D[c] by one. If the contents of data register D[a] are equal to the contents of either data register D[b] (instruction format RR) or const9 (instruction format RC), set the least-significant bit of D[c] to one; otherwise set the least-significant bit of D[c] to 0.

The value const9 (format RC) is sign-extended.

\[
\text{SH.EQ } D[c], D[a], \text{const9 (RC)} \\
\begin{array}{cccccc}
31 & 28 & 27 & 21 & 20 & 12 \text{H} 11 8 7 0 \\
c & 37 & \text{const9} & a & \text{8B} \text{H} \\
\end{array}
\]

\[
D[c] = \{D[c][30:0], (D[a] == \text{sign_ext(const9)})\};
\]

\[
\text{SH.EQ } D[c], D[a], D[b] (RR) \\
\begin{array}{cccccc}
31 & 28 & 27 & 20 & 19 & 18 \text{H} 17 16 15 12 \text{H} 11 8 7 0 \\
c & 37 \text{H} & - & - & b & a & \text{0B} \text{H} \\
\end{array}
\]

\[
D[c] = \{D[c][30:0], (D[a] == D[b])\};
\]

Status Flags

\begin{tabular}{ll}
\text{C} & \text{Not set by this instruction.} \\
\text{V} & \text{Not set by this instruction.} \\
\text{SV} & \text{Not set by this instruction.} \\
\text{AV} & \text{Not set by this instruction.} \\
\text{SAV} & \text{Not set by this instruction.} \\
\end{tabular}

Examples

\begin{verbatim}
sh.eq  d3, d1, d2
sh.eq  d3, d1, #126
\end{verbatim}

See Also

\text{SH.GE, SH.GE.U, SH.LT, SH.LT.U, SH.NE}
**SH.GE**
Shift Greater Than or Equal

**SH.GE.U**
Shift Greater Than or Equal Unsigned

**Description**
Left shift D[c] by one. If the contents of data register D[a] are greater than or equal to the contents of either data register D[b] (instruction format RR) or const9 (instruction format RC), set the least-significant bit of D[c] to one; otherwise set the least-significant bit of D[c] to 0. D[a] and D[b] are treated as signed (SH.GE) or unsigned (SH.GE.U) integers. The value const9 is sign-extended (SH.GE) or zero-extended (SH.GE.U).

**SH.GE**
D[c], D[a], const9 (RC)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>21</th>
<th>20</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>3B</td>
<td>H</td>
<td></td>
<td>const9</td>
<td>a</td>
<td>8</td>
<td>BH</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

D[c] = {D[c][30:0], (D[a] >= sign_ext(const9))};

**SH.GE**
D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>3B</td>
<td>H</td>
<td></td>
<td></td>
<td>b</td>
<td>a</td>
<td>0</td>
<td>BH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

D[c] = {D[c][30:0], (D[a] >= D[b])};

**SH.GE.U**
D[c], D[a], const9 (RC)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>21</th>
<th>20</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>3C</td>
<td>H</td>
<td></td>
<td>const9</td>
<td>a</td>
<td>8</td>
<td>BH</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

D[c] = {D[c][30:0], (D[a] >= zero_ext(const9))}; // unsigned

**SH.GE.U**
D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>3C</td>
<td>H</td>
<td></td>
<td></td>
<td>b</td>
<td>a</td>
<td>0</td>
<td>BH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

D[c] = {D[c][30:0], (D[a] >= D[b])}; // unsigned

**Status Flags**

C  Not set by these instructions.

---

*See Also Addendum for TriCore Arch Manual, Vol.2, V1.3.8, pages 493/494*
TriCore® 1 (V1.3 & V1.3.1)
32-bit Unified Processor Core

Instruction Set

<table>
<thead>
<tr>
<th>Register</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by these instructions.</td>
</tr>
</tbody>
</table>

Examples

- `sh.ge d3, d1, d2`
- `sh.ge d3, d1, #126`
- `sh.ge.u d3, d1, d2`
- `sh.ge.u d3, d1, #126`

See Also

- **SH.EQ**, **SH.LT**, **SH.LT.U**, **SH.NE**
SH.H
Shift Packed Half-words

Description
If the shift count specified through the contents of either D[b] (instruction format RR) or const9 (instruction format RC) is greater than or equal to zero, then left-shift each half-word in D[a] by the amount specified by shift count. Otherwise, right-shift each half-word in D[a] by the absolute value of the shift count. Put the result in D[c]. In both cases the vacated bits are filled with zeros and bits shifted out are discarded. For these shifts, each half-word is treated individually, and bits shifted out of a half-word are not shifted in to the next half-word.

The shift count is a signed number, derived from the sign-extension of either D[b][4:0] (instruction format RR) or const9[4:0] (instruction format RC). The range for the shift count is therefore -16 to +15. The result for a shift count of -16 for half-words is zero.

**SH.H D[c], D[a], const9 (RC)**

shift_count = sign_ext(const9[4:0]);
result_halfword1 = (shift_count >= 0) ? D[a][31:16] << shift_count : D[a][31:16] >> (0 - shift_count);
result_halfword0 = (shift_count >= 0) ? D[a][15:0] << shift_count : D[a][15:0] >> (0 - shift_count);
D[c] = {result_halfword1[15:0], result_halfword0[15:0]};

**SH.H D[c], D[a], D[b] (RR)**

shift_count = sign_ext(D[b][4:0]);
result_halfword1 = (shift_count >= 0) ? D[a][31:16] << shift_count : D[a][31:16] >> (0 - shift_count);
result_halfword0 = (shift_count >= 0) ? D[a][15:0] << shift_count : D[a][15:0] >> (0 - shift_count);
D[c] = {result_halfword1[15:0], result_halfword0[15:0]};
Status Flags

<table>
<thead>
<tr>
<th></th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td></td>
</tr>
<tr>
<td>V</td>
<td></td>
</tr>
<tr>
<td>SV</td>
<td></td>
</tr>
<tr>
<td>AV</td>
<td></td>
</tr>
<tr>
<td>SAV</td>
<td></td>
</tr>
</tbody>
</table>

Examples

sh.h   d3, d1, d2
sh.h   d3, d1, #12

See Also

SH, SHA, SHA.H, SHAS
SH.LT  
Shift Less Than

SH.LT.U  
Shift Less Than Unsigned

Description
Left shift \( D[c] \) by one. If the contents of data register \( D[a] \) are less than the contents of either data register \( D[b] \) (instruction format RR) or const9 (instruction format RC), set the least-significant bit of \( D[c] \) to one; otherwise set the least-significant bit of \( D[c] \) to zero. \( D[a] \) and either \( D[b] \) (format RR) or const9 (format RC) are treated as signed (SH.LT) or unsigned (SH.LT.U) integers. The value const9 is sign-extended (SH.LT) or zero-extended (SH.LT.U).

\[
\text{SH.LT} \quad D[c], D[a], \text{const9 (RC)}
\]

\[
\begin{array}{cccccc}
31 & 28 & 27 & 21 & 20 & 12 & 11 & 8 & 7 & 0 \\
\hline
\end{array}
\]

\[\begin{array}{cccccc}
c & 39H & \text{const9} & a & \text{8BH} \\
\hline
\end{array}\]

\(D[c] = (D[c][30:0], (D[a] < \text{sign_ext(const9)}));\)

\[
\text{SH.LT} \quad D[c], D[a], D[b] (RR)
\]

\[
\begin{array}{cccccc}
31 & 28 & 27 & 20 & 19 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\hline
\end{array}
\]

\[\begin{array}{cccccc}
c & 39H & - & - & b & a & \text{0BH} \\
\hline
\end{array}\]

\(D[c] = (D[c][30:0], (D[a] < D[b]));\)

\[
\text{SH.LT.U} \quad D[c], D[a], \text{const9 (RC)}
\]

\[
\begin{array}{cccccc}
31 & 28 & 27 & 21 & 20 & 12 & 11 & 8 & 7 & 0 \\
\hline
\end{array}
\]

\[\begin{array}{cccccc}
c & 3AH & \text{const9} & a & \text{8BH} \\
\hline
\end{array}\]

\(D[c] = (D[c][30:0], (D[a] < \text{zero_ext(const9)})); // unsigned\)

\[
\text{SH.LT.U} \quad D[c], D[a], D[b] (RR)
\]

\[
\begin{array}{cccccc}
31 & 28 & 27 & 20 & 19 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\hline
\end{array}
\]

\[\begin{array}{cccccc}
c & 3AH & - & - & b & a & \text{0BH} \\
\hline
\end{array}\]

\(D[c] = (D[c][30:0], (D[a] < D[b])); // unsigned\)
Status Flags

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by these instructions.</td>
</tr>
</tbody>
</table>

Examples

```
sh.lt   d3, d1, d2
sh.lt   d3, d1, #126
sh.lt.u  d3, d1, d2
sh.lt.u  d3, d1, #126
```

See Also

SH.EQ, SH.GE, SH.GE.U, SH.NE
SH.NE
Shift Not Equal

Description
Left shift D[c] by one. If the contents of data register D[a] are not equal to the contents of either data register D[b] (instruction format RR) or const9 (instruction format RC), set the least-significant bit of D[c] to one; otherwise set the least-significant bit of D[c] to zero. The value const9 is sign-extended.

SH.NE D[c], D[a], const9 (RC)
D[c] = {D[c][30:0], (D[a] != sign_ext(const9))};

SH.NE D[c], D[a], D[b] (RR)
D[c] = {D[c][30:0], (D[a] != D[b])};

Status Flags
C Not set by this instruction.
V Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples
sh.ne   d3, d1, d2
sh.ne   d3, d1, #126

See Also
SH.EQ, SH.GE, SH.GE.U, SH.LT, SH.LT.U
SH.AND.T  
Accumulating Shift-AND  

SH.ANDN.T  
Accumulating Shift-AND-Not  

SH.NAND.T  
Accumulating Shift-NAND  

SH.NOR.T  
Accumulating Shift-NOR  

SH.OR.T  
Accumulating Shift-OR  

SH.ORN.T  
Accumulating Shift-OR-Not  

SH.XNOR.T  
Accumulating Shift-XNOR  

SH.XOR.T  
Accumulating Shift-XOR  

Description  
Left shift D[c] by one. The bit shifted out is discarded. Compute the logical operation 
(AND, ANDN, NAND, NOR, OR, ORN, XNOR or XOR) of the value of bit pos1 of data 
register D[a], and bit pos2 of D[b]. Put the result in D[c][0].

SH.AND.T D[c], D[a], pos1, D[b], pos2 (BIT)
31 28 27 23 22 21 20 16 15 12 11 8 7 0
| c | pos2 | 00H | pos1 | b | a | 27H |
D[c] = D[c][30:0], (D[a][pos1] AND D[b][pos2]);

SH.ANDN.T D[c], D[a], pos1, D[b], pos2 (BIT)
31 28 27 23 22 21 20 16 15 12 11 8 7 0
| c | pos2 | 03H | pos1 | b | a | 27H |
D[c] = D[c][30:0], (D[a][pos1] AND !D[b][pos2]));

SH.NAND.T D[c], D[a], pos1, D[b], pos2 (BIT)
31 28 27 23 22 21 20 16 15 12 11 8 7 0
| c | pos2 | 00H | pos1 | b | a | A7H |
D[c] = D[c][30:0], !D[a][pos1] AND D[b][pos2]);

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
SH.NOR.T D[c], D[a], pos1, D[b], pos2 (BIT)
31 2827 23222120 1615 1211 8 7 0
  c  pos2  02H  pos1  b  a  27H
D[c] = {D[c][30:0], !(D[a][pos1] OR D[b][pos2])};

SH.OR.T D[c], D[a], pos1, D[b], pos2 (BIT)
31 2827 23222120 1615 1211 8 7 0
  c  pos2  01H  pos1  b  a  27H
D[c] = {D[c][30:0], (D[a][pos1] OR D[b][pos2])};

SH.ORN.T D[c], D[a], pos1, D[b], pos2 (BIT)
31 2827 23222120 1615 1211 8 7 0
  c  pos2  01H  pos1  b  a  A7H
D[c] = {D[c][30:0], (D[a][pos1] OR !(D[b][pos2]))};

SH.XNOR.T D[c], D[a], pos1, D[b], pos2 (BIT)
31 2827 23222120 1615 1211 8 7 0
  c  pos2  02H  pos1  b  a  A7H
D[c] = {D[c][30:0], !(D[a][pos1] XOR D[b][pos2])};

SH.XOR.T D[c], D[a], pos1, D[b], pos2 (BIT)
31 2827 23222120 1615 1211 8 7 0
  c  pos2  03H  pos1  b  a  A7H
D[c] = {D[c][30:0], (D[a][pos1] XOR D[b][pos2])};

Status Flags

C  Not set by these instructions.
V  Not set by these instructions.
SV Not set by these instructions.
AV Not set by these instructions.
SAV Not set by these instructions.
Examples

sh.and.t   d3, d1, 4, d2, 7
sh.andn.t  d3, d1, 4, d2, 7
sh.nand.t  d3, d1, 4, d2, 7
sh.nor.t   d3, d1, 4, d2, 7
sh.or.t    d3, d1, 4, d2, 7
sh.orn.t   d3, d1, 4, d2, 7
sh.xnor.t  d3, d1, 4, d2, 7
sh.xor.t   d3, d1, 4, d2, 7

See Also
AND.AND.T, AND.ANDN.T, AND.NOR.T, AND.OR.T, OR.AND.T, OR.ANDN.T, OR.NOR.T, OR.OR.T
SHA
Arithmetic Shift

Description
If shift count specified through contents of either D[b] (instruction format RR) or const9 (instruction format RC) is greater than or equal to zero, then left-shift the value in D[a] by the amount specified by shift count. The vacated bits are filled with zeros and bits shifted out are discarded. If the shift count is less than zero, right-shift the value in D[a] by the absolute value of the shift count. The vacated bits are filled with the sign-bit (the most significant bit) and bits shifted out are discarded. Put the result in D[c].

The shift count is a 6-bit signed number, derived from either D[b][5:0] or const9[5:0]. The range for shift count is therefore -32 to +31, allowing a shift left up to 31 bit positions and a shift right up to 32 bit positions (a shift right by 32 bits leaves all zeros or all ones in the result, depending on the sign bit). On all 1-bit or greater shifts (left or right), PSW.C is set to the logical-OR of the shifted out bits. On zero-bit shifts C is cleared.

```
SHA D[c], D[a], const9 (RC)
if (const9[5:0] >= 0) then {  
carry_out = const9[5:0] ? (D[a][31:32 - const9[5:0]] != 0) : 0;  
result = D[a] << const9[5:0];  
} else {  
shift_count = 0 - const9[5:0];  
msk = D[a][31] ? (((1 << shift_count) - 1) << (32 - shift_count)) : 0;  
result = msk | (D[a] >> shift_count);  
carry_out = (D[a][shift_count - 1:0] != 0);  
}
```

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
D[c] = result[31:0];

SHA D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>28 27</th>
<th>20 19 18 17 16 15</th>
<th>12 11</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td></td>
<td>01H</td>
<td>-</td>
<td>-</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

if (D[b][5:0] >= 0) then {
    carry_out = D[b][5:0] ? (D[a][31:32 - D[b][5:0]] != 0) : 0;
    result = D[a] << D[b][5:0];
} else {
    shift_count = 0 - D[b][5:0];
    msk = D[a][31] ? (((1 << shift_count) - 1) << (32 - shift_count)) : 0;
    result = msk | (D[a] >> shift_count);
    carry_out = (D[a][shift_count - 1:0] != 0);
}
D[c] = result[31:0];

SHA D[a], const4 (SRC)

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>12 11</th>
<th>8 7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>const4</td>
<td>a</td>
<td>86H</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

if (const4[4:0] >= 0) then {
    carry_out = const4[4:0] ? (D[a][31:32 - const4[4:0]] != 0) : 0;
    result = D[a] << const4[4:0];
} else {
    shift_count = 0 - const4[4:0];
    msk = D[a][31] ? (((1 << shift_count) - 1) << (32 - shift_count)) : 0;
    result = msk | (D[a] >> shift_count);
    carry_out = (D[a][shift_count - 1:0] != 0);
}
D[a] = result[31:0];

Status Flags

C if (carry_out) then PSW.C = 1 else PSW.C = 0;
V overflow = (result > 7FFFFFFF_H) OR (result < -80000000H);
if (overflow) then PSW.V = 1 else PSW.V = 0;
SV
if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;

AV
advanced_overflow = D[c][31] ^ D[c][30];
if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;

SAV
if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

Examples

  sha  d3, d1, d2
  sha  d3, d1, #26

  sha  d1, #6

See Also

SH, SHH, SHAS, SHAH
SHA.H
Arithmetic Shift Packed Half-words

Description
If the shift count specified through the contents of either D[b] (instruction format RR) or const9 (instruction format RC) is greater than or equal to zero, then left-shift each half-word in D[a] by the amount specified by shift count. The vacated bits are filled with zeros and bits shifted out are discarded. If the shift count is less than zero, right-shift each half-word in D[a] by the absolute value of the shift count. The vacated bits are filled with the sign-bit (the most significant bit) of the respective half-word, and bits shifted out are discarded. Put the result in D[c]. Note that for the shifts, each half-word is treated individually, and bits shifted out of a half-word are not shifted into the next half-word.

The shift count is a signed number, derived from the sign-extension of either D[b][4:0] (format RR) or const9[4:0] (format RC).

The range for the shift count is -16 to +15. The result for each half-word for a shift count of -16 is either all zeros or all ones, depending on the sign-bit of the respective half-word.

SHA.H D[c], D[a], const9 (RC)

```
SHA.H D[c], D[a], const9 (RC)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>21</th>
<th>20</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>41H</td>
<td>const9</td>
<td>a</td>
<td>8F</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

if (const9[4:0] >= 0) then {
    result_halfword0 = D[a][15:0] << const9[4:0];
    result_halfword1 = D[a][31:16] << const9[4:0];
} else {
    shift_count = 0 - const9[4:0];
    msk = D[a][31] ? ((1 << shift_count) - 1) << (16 - shift_count) : 0;
    result = msk | (D[a] >> shift_count);
    result_halfword0 = msk | (D[a][15:0] >> shift_count);
    result_halfword1 = msk | (D[a][31:16] >> shift_count);
}
D[c][15:0] = result_halfword0[15:0];
D[c][31:16] = result_halfword1[15:0];
```
if (D[b][4:0] >= 0) then {
    result_halfword0 = D[a][15:0] << D[b][4:0];
    result_halfword1 = D[a][31:16] << D[b][4:0];
} else {
    shift_count = 0 - D[b][4:0];
    msk = D[a][31] ? (((1 << shift_count) - 1) << (16 - shift_count)) : 0;
    result_halfword0 = msk | (D[a][15:0] >> shift_count);
    result_halfword1 = msk | (D[a][31:16] >> shift_count);
}
D[c][15:0] = result_halfword0[15:0];
D[c][31:16] = result_halfword1[15:0];

Status Flags

C  Not set by this instruction.
V  Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples

sha.h  d3, d1, d2
sha.h  d3, d1, #12

See Also

SH, SHA, SHAS, SH.H
SHAS
Arithmetic Shift with Saturation

Description
If the shift count specified through the contents of either D[b] (instruction format RR) or const9 (instruction format RC) is greater than or equal to zero, then left-shift the value in D[a] by the amount specified by shift count. The vacated bits are filled with zeros and the result is saturated if its sign bit differs from the sign bits that are shifted out. If the shift count is less than zero, right-shift the value in D[a] by the absolute value of the shift count. The vacated bits are filled with the sign-bit (the most significant bit) and bits shifted out are discarded. Put the result in D[c]. The shift count is a 6-bit signed number, derived from D[b][5:0] (format RR) or const9[5:0] (format RC).

The range for the shift count is -32 to +31, allowing shift left up to 31 bit positions and to shift right up to 32 bit positions. Note that a shift right by 32 bits leaves all zeros or all ones in the result, depending on the sign-bit.

SHAS D[c], D[a], const9 (RC)

```
if (const9[5:0] >= 0) then {
    result = D[a] << const9[5:0];
} else {
    shift_count = 0 - const9[5:0];
    msk = D[a][31] ? (((1 << shift_count) - 1) << (32 - shift_count)) : 0;
    result = msk | (D[a] >> shift_count);
}
D[c] = ssov(result,32);
```

SHAS D[c], D[a], D[b] (RR)

```
if (D[b][5:0] >= 0) then {
    result = D[a] << D[b][5:0];
} else {
    shift_count = 0 - D[b][5:0];
    msk = D[a][31] ? (((1 << shift_count) - 1) << (32 - shift_count)) : 0;
```
result = msk | (D[a] >> shift_count);

D[c] = ssov(result,32);

**Status Flags**

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>overflow = (result &gt; 7FFFFFFF_H) OR (result &lt; -80000000_H); if (overflow) then PSW.V = 1 else PSW.V = 0;</td>
</tr>
<tr>
<td>SV</td>
<td>if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;</td>
</tr>
<tr>
<td>AV</td>
<td>advanced_overflow = result[31] ^ result[30]; if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;</td>
</tr>
<tr>
<td>SAV</td>
<td>if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;</td>
</tr>
</tbody>
</table>

**Examples**

```
shas d3, d1, d2
shas d3, d1, #26
```

**See Also**

*SH, SH.H, SHA, SHA.H*
## ST.A

#### Store Word from Address Register

**Description**

Store the value in address register A[a] to the memory location specified by the addressing mode.

*Note: If the source register is modified by the addressing mode, the value stored to memory is undefined.*

Store the value in address register A[a] (instruction format BO, SSR, SSRO or SSR) or A[15] (instruction format SRO or SC) to the memory location specified by the addressing mode.

*Note: If the source register is modified by the addressing mode, the value stored to memory is undefined.*

### ST.A off18, A[a] (ABS)

#### (Absolute Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>EA = {off18[17:14], 14b'0, off18[13:0]};</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>M(EA, word) = A[a];</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### ST.A A[b], off10, A[a] (BO)

#### (Base + Short Offset Addressing Mode)

| 31 | 28 | 27 | 22 | 21 | 16 | 15 | 12 | 11 | 8 | 7 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| off10[9:6] | 26H | off10[5:0] | b | a | 89H |
| EA = A[b] + sign_ext(off10); |
| M(EA, word) = A[a]; |

### ST.A P[b], A[a] (BO)

#### (Bit-reverse Addressing Mode)

| 31 | 28 | 27 | 22 | 21 | 16 | 15 | 12 | 11 | 8 | 7 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| - | 06H | - | b | a | A9H |
| index = zero_ext(A[b+1][15:0]); |
| incr = zero_ext(A[b+1][31:16]); |
| EA = A[b] + index; |
| M(EA, word) = A[a]; |
| new_index = reverse16(reverse16(index) + reverse16(incr)); |
A[b+1] = {inc[15:0], new_index[15:0]};

**ST.A** P[b], off10, A[a] (BO) (Circular Addressing Mode)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>16H</td>
<td>2221</td>
<td>1615</td>
<td>1211</td>
<td>87</td>
</tr>
</tbody>
</table>

index = zero_ext(A[b+1][15:0]);
length = zero_ext(A[b+1][31:16]);
EA = A[b] + index;
M(EA, word) = A[a];
new_index = index + sign_ext(off10);
new_index = new_index < 0 ? new_index + length : new_index % length;
A[b+1] = {length[15:0], new_index[15:0]};

**ST.A** A[b], off10, A[a] (BO) (Pre-increment Addressing Mode)

<table>
<thead>
<tr>
<th>off10[9:6]</th>
<th>off10[5:0]</th>
<th>b</th>
<th>a</th>
<th>89H</th>
</tr>
</thead>
<tbody>
<tr>
<td>06H</td>
<td>2221</td>
<td>1615</td>
<td>1211</td>
<td>87</td>
</tr>
</tbody>
</table>

EA = A[b];
M(EA, word) = A[a];
A[b] = EA + sign_ext(off10);

**ST.A** A[b], off10, A[a] (BO) (Post-increment Addressing Mode)

<table>
<thead>
<tr>
<th>off10[9:6]</th>
<th>off10[5:0]</th>
<th>b</th>
<th>a</th>
<th>89H</th>
</tr>
</thead>
<tbody>
<tr>
<td>16H</td>
<td>2221</td>
<td>1615</td>
<td>1211</td>
<td>87</td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off10);
M(EA, word) = A[a];
A[b] = EA;


<table>
<thead>
<tr>
<th>const8</th>
<th>F8H</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>7</td>
</tr>
</tbody>
</table>


15  1211  8  7  0

b  off4  EC_H


ST.A A[b], A[a] (SSR)

15  1211  8  7  0

b  a  F4_H

M(A[b], word) = A[a];

ST.A A[b], A[a] (SSR) (Post-increment Addressing Mode)

15  1211  8  7  0

b  a  E4_H

M(A[b], word) = A[a];

ST.A A[15], off4, A[a] (SSRO)

15  1211  8  7  0

off4  a  E8_H


Status Flags

C  Not set by this instruction.
V  Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples

- st.a [a0], a0
  st.a [a15]+4, a2

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
See Also

ST.B, ST.D, ST.DA, ST.H, ST.Q, ST.W
**ST.B**

**Store Byte**

**Description**

Store the byte value in the eight least-significant bits of data register D[a] to the byte memory location specified by the addressing mode.

Store the byte value in the eight least-significant bits of either data register D[a] (instruction format SSR, SSR0 or BO) or D[15] (instruction format SRO) to the byte memory location specified by the addressing mode.

<table>
<thead>
<tr>
<th>ST.B</th>
<th>off18, D[a] (ABS)</th>
<th>(Absolute Addressing Mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>28 27 26 25</td>
<td>22 21 16 15 12 11 8 7 0</td>
</tr>
</tbody>
</table>

EA = {off18[17:14], 14b'0, off18[13:0]};
M(EA, byte) = D[a][7:0];

<table>
<thead>
<tr>
<th>ST.B</th>
<th>A[b], off10, D[a] (BO)</th>
<th>(Base + Short Offset Addressing Mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>28 27 22 21 16 15 12 11 8 7 0</td>
<td></td>
</tr>
<tr>
<td>off10[9:6]</td>
<td>20H</td>
<td>off10[5:0]</td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off10);
M(EA, byte) = D[a][7:0];

<table>
<thead>
<tr>
<th>ST.B</th>
<th>P[b], D[a] (BO)</th>
<th>(Bit-reverse Addressing Mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>28 27 22 21 16 15 12 11 8 7 0</td>
<td></td>
</tr>
<tr>
<td>-</td>
<td>00H</td>
<td>-</td>
</tr>
</tbody>
</table>

index = zero_ext(A[b+1][15:0]);
inincr = zero_ext(A[b+1][31:16]);
EA = A[b] + index;
M(EA, byte) = D[a][7:0];
new_index = reverse16(reverse16(index) + reverse16(inchr));
A[b+1] = {incr[15:0], new_index[15:0]};

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
### Instruction Set

#### ST.B P[b], off10, D[a] (BO) (Circular Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>10H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

index = zero_ext(A[b+1][15:0]);
length = zero_ext(A[b+1][31:16]);
EA0 = A[b] + index;
M(EA, byte) = D[a][7:0];
new_index = index + sign_ext(off10);
new_index = new_index < 0 ? new_index + length : new_index % length;
A[b+1] = (length[15:0], new_index[15:0]);

#### ST.B A[b], off10, D[a] (BO) (Post-increment Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>00H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b];
M(EA, byte) = D[a][7:0];
A[b] = EA + sign_ext(off10);

#### ST.B A[b], off10, D[a] (BO) (Pre-increment Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>10H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off10);
M(EA, byte) = D[a][7:0];
A[b] = EA;

#### ST.B A[b], off4, D[15] (SRO)

<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>8</td>
<td>7</td>
<td>0</td>
</tr>
</tbody>
</table>

M(A[b] + zero_ext(off4), byte) = D[15][7:0];
ST. B \quad A[b], D[a] (SSR)

\[
\begin{array}{ccc}
15 & 1211 & 8 & 7 & 0 \\
\end{array}
\]

\[
\begin{array}{c|c|c}
b & a & 34_{H}
\end{array}
\]

\[M(A[b], \text{byte}) = D[a][7:0];\]

ST. B \quad A[b], D[a] (SSR) (Post-increment Addressing Mode)

\[
\begin{array}{ccc}
15 & 1211 & 8 & 7 & 0 \\
\end{array}
\]

\[
\begin{array}{c|c|c}
b & a & 24_{H}
\end{array}
\]

\[M(A[b], \text{byte}) = D[a][7:0];\]

ST. B \quad A[15], off4, D[a] (SSRO)

\[
\begin{array}{ccc}
15 & 1211 & 8 & 7 & 0 \\
\end{array}
\]

\[
\begin{array}{c|c|c}
\text{off4} & a & 28_{H}
\end{array}
\]

\[M(A[15] + \text{zero_ext}\text{(off4)}, \text{byte}) = D[a][7:0];\]

Status Flags

\[C \quad \text{Not set by this instruction.}\]
\[V \quad \text{Not set by this instruction.}\]
\[SV \quad \text{Not set by this instruction.}\]
\[AV \quad \text{Not set by this instruction.}\]
\[SAV \quad \text{Not set by this instruction.}\]

Examples

\[
st. b \quad [a0+]2, d0
\]
\[
st. b \quad [a3]+24, d2
\]

\[
st. b \quad [a0], d0
\]
\[
st. b \quad [a15]+14, d2
\]

See Also

ST.A, ST.D, ST.DA, ST.H, ST.Q, ST.W
ST.D
Store Double-word

Description
Store the value in the extended data register pair E[a] to the memory location specified by the addressing mode. The value in the even register D[n] is stored in the least-significant memory word, and the value in the odd register (D[n+1]) is stored in the most-significant memory word.

ST.D off18, E[a] (ABS) (Absolute Addressing Mode)

31  28 27 26 25  22 21  16 15  12 11  8  7  0

EA = {off18[17:14], 14b'0, off18[13:0]};
M(EA, doubleword) = E[a];

ST.D A[b], off10, E[a] (BO) (Base + Short Offset Addressing Mode)

31  28 27  22 21  16 15  12 11  8  7  0

EA = A[b] + sign_ext(off10);
M(EA, doubleword) = E[a];

ST.D P[b], E[a] (BO) (Bit-reverse Addressing Mode)

31  28 27  22 21  16 15  12 11  8  7  0
| - | 05H | - | b | a | A9H |

index = zero_ext(A[b+1][15:0]);
incr = zero_ext(A[b+1][31:16]);
EA = A[b] + index;
M(EA, doubleword) = E[a];
new_index = reverse16(reverse16(index) + reverse16(incr));
A[b+1] = (incr[15:0], new_index[15:0]);

ST.D P[b], off10, E[a] (BO) (Circular Addressing Mode)

31  28 27  22 21  16 15  12 11  8  7  0

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
index = zero_ext(A[b+1][15:0]);
length = zero_ext(A[b+1][31:16]);
EA0 = A[b] + index;
EA2 = A[b] + (index + 2) % length;
EA4 = A[b] + (index + 4) % length;
EA6 = A[b] + (index + 6) % length;
M(EA0, halfword) = D[a][15:0];
M(EA2, halfword) = D[a][31:16];
M(EA4, halfword) = D[a+1][15:0];
M(EA6, halfword) = D[a+1][31:16];
new_index = index + sign_ext(off10);
new_index = new_index < 0 ? new_index + length : new_index % length;
A[b+1] = {length[15:0], new_index[15:0]};

ST.D A[b], off10, E[a] (BO) (Post-increment Addressing Mode)

<table>
<thead>
<tr>
<th>off10[9:6]</th>
<th>05H</th>
<th>off10[5:0]</th>
<th>b</th>
<th>a</th>
<th>89H</th>
</tr>
</thead>
<tbody>
<tr>
<td>EA</td>
<td>A[b];</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>M(EA, doubleword)</td>
<td>= E[a];</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A[b]</td>
<td>= EA + sign_ext(off10);</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

ST.D A[b], off10, E[a] (BO) (Pre-increment Addressing Mode)

<table>
<thead>
<tr>
<th>off10[9:6]</th>
<th>15H</th>
<th>off10[5:0]</th>
<th>b</th>
<th>a</th>
<th>89H</th>
</tr>
</thead>
<tbody>
<tr>
<td>EA</td>
<td>A[b] + sign_ext(off10);</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>M(EA, doubleword)</td>
<td>= E[a];</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A[b]</td>
<td>= EA;</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Status Flags**

| C  | Not set by this instruction. |
| V  | Not set by this instruction. |
| SV | Not set by this instruction. |
| AV | Not set by this instruction. |
Examples

<table>
<thead>
<tr>
<th>SAV</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
</table>

st.d  [a0], e0
st.d  [a0], d0/d1
st.d  [a15+]8, e12
st.d  [a15+]8, d12/d13

See Also

ST.A, ST.B, ST.DA, ST.H, ST.Q, ST.W
ST.DA
Store Double-word from Address Registers

Description
Store the value in the address register pair A[a]/A[a+1] to the memory location specified by the addressing mode. The value in the even register A[a] is stored in the least-significant memory word, and the value in the odd register (A[a+1]) is stored in the most-significant memory word.

ST.DA off18, P[a] (ABS) (Absolute Addressing Mode)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>EA = {off18[17:14], 4'0, off18[13:0]};</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>M(EA, doubleword) = P[a];</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

ST.DA A[b], off10, P[a] (BO) (Base + Short Offset Addressing Mode)

<table>
<thead>
<tr>
<th></th>
<th>off10[9:6]</th>
<th>off10[5:0]</th>
<th>b</th>
<th>a</th>
<th>89H</th>
</tr>
</thead>
<tbody>
<tr>
<td>EA = A[b] + sign_ext(off10);</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>M(EA, doubleword) = P[a];</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

ST.DA P[b], P[a] (BO) (Bit-reverse Addressing Mode)

<table>
<thead>
<tr>
<th></th>
<th>07H</th>
<th>-</th>
<th>b</th>
<th>a</th>
<th>A9H</th>
</tr>
</thead>
<tbody>
<tr>
<td>index = zero_ext(A[b+1][15:0]);</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>incr = zero_ext(A[b+1][31:16]);</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EA = A[b] + index;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>M(EA, doubleword) = P[a];</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>new_index = reverse16(reverse16(index) + reverse16(incr));</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A[b+1] = {incr[15:0], new_index[15:0]};</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

ST.DA P[b], off10, P[a] (BO) (Circular Addressing Mode)

|---|------------|------------|---|---|-----|

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
index = zero_ext(A[b+1][15:0]);
length = zero_ext(A[b+1][31:16]);
EA0 = A[b] + index;
EA4 = A[b] + (index + 4) % length;
(M(EA0, word) = A[0];
(M(EA4, word) = A[0+1];
new_index = index + sign_ext(off10);
new_index = new_index < 0 ? new_index + length : new_index % length;
A[b+1] = {length[15:0], new_index[15:0]};

ST.DA A[b], off10, P[a] (BO) (Post-increment Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>07H</td>
<td></td>
<td></td>
<td>b</td>
<td>a</td>
<td></td>
<td></td>
<td>89H</td>
</tr>
</tbody>
</table>

EA = A[b];
(M(EA, doubleword) = P[a];
A[b] = EA + sign_ext(off10);

ST.DA A[b], off10, P[a] (BO) (Pre-increment Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>17H</td>
<td></td>
<td></td>
<td>b</td>
<td>a</td>
<td></td>
<td></td>
<td>89H</td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off10);
M(EA, doubleword) = P[a];
A[b] = EA;

Status Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

ST.DA [a6]+8, a4/a5
st.da  _savedPointerBuffer, a0/al

See Also
ST.A, ST.B, ST.D, ST.H, ST.Q, ST.W
ST.H
Store Half-word

Description
Store the half-word value in the 16 least-significant bits of data register D[a] to the half-word memory location specified by the addressing mode.

Store the half-word value in the 16 least-significant bits of either data register D[a] (instruction format or D[15] to the half-word memory location specified by the addressing mode.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST.H</td>
<td>off18, D[a] (ABS)</td>
<td>(Absolute Addressing Mode)</td>
</tr>
<tr>
<td></td>
<td>31 28 27 26 25 22 21 16 15 12 11 8 7 0</td>
<td></td>
</tr>
<tr>
<td>EA = {off18[17:14], 14b'0, off18[13:0]};</td>
<td></td>
<td></td>
</tr>
<tr>
<td>M(EA, halfword) = D[a][15:0];</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ST.H</td>
<td>A[b], off10, D[a] (BO)</td>
<td>(Base + Short Offset Addressing Mode)</td>
</tr>
<tr>
<td></td>
<td>31 28 27 22 21 16 15 12 11 8 7 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>off10[9:6] 22H off10[5:0] b a</td>
<td>89H</td>
</tr>
<tr>
<td>EA = A[b] + sign_ext(off10);</td>
<td></td>
<td></td>
</tr>
<tr>
<td>M(EA, halfword) = D[a][15:0];</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ST.H</td>
<td>P[b], D[a] (BO)</td>
<td>(Bit-reverse Addressing Mode)</td>
</tr>
<tr>
<td></td>
<td>31 28 27 22 21 16 15 12 11 8 7 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>- 02H - b a</td>
<td>A9H</td>
</tr>
<tr>
<td>index = zero_ext(A[b+1][15:0]);</td>
<td></td>
<td></td>
</tr>
<tr>
<td>incr = zero_ext(A[b+1][31:16]);</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EA = A[b] + index;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>M(EA, halfword) = D[a][15:0];</td>
<td></td>
<td></td>
</tr>
<tr>
<td>new_index = reverse16(reverse16(index) + reverse16(incr));</td>
<td></td>
<td></td>
</tr>
<tr>
<td>A[b+1] = {incr[15:0], new_index[15:0]};</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
### TriCore® 1 (V1.3 & V1.3.1)

#### 32-bit Unified Processor Core

**Instruction Set**

#### ST.H P[b], off10, D[a] (BO) (Circular Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
</table>

index = zero_ext(A[b+1][15:0]);
length = zero_ext(A[b+1][31:16]);
EA = A[b] + index;
M(EA, halfword) = D[a][15:0];
new_index = index + sign_ext(off10);
new_index = new_index < 0 ? new_index + length : new_index % length;
A[b+1] = (length[15:0], new_index[15:0]);

#### ST.H A[b], off10, D[a] (BO) (Post-increment Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>off10[9:6]</td>
<td>02H</td>
<td>off10[5:0]</td>
<td>b</td>
<td>a</td>
<td>89H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b];
M(EA, halfword) = D[a][15:0];
A[b] = EA + sign_ext(off10);

#### ST.H A[b], off10, D[a] (BO) (Pre-increment Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>off10[9:6]</td>
<td>12H</td>
<td>off10[5:0]</td>
<td>b</td>
<td>a</td>
<td>89H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off10);
M(EA, halfword) = D[a][15:0];
A[b] = EA;

#### ST.H A[b], off4, D[15] (SRO)

<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
<td>off4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

M(A[b] + zero_ext(2 * off4), half-word) = D[15][15:0];
### ST.H A[b], D[a] (SSR)

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>1211</td>
<td>8</td>
<td>7</td>
</tr>
<tr>
<td>b</td>
<td>a</td>
<td>B4_H</td>
<td></td>
</tr>
</tbody>
</table>

\[ M(A[b], \text{half-word}) = D[a][15:0]; \]

### ST.H A[b], D[a] (SSR) (Post-increment Addressing Mode)

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>1211</td>
<td>8</td>
<td>7</td>
</tr>
<tr>
<td>b</td>
<td>a</td>
<td>A4_H</td>
<td></td>
</tr>
</tbody>
</table>

\[ M(A[b], \text{half-word}) = D[a][15:0]; \]
\[ A[b] = A[b] + 2; \]

### ST.H A[15]. off4, D[a] (SSRO)

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>1211</td>
<td>8</td>
<td>7</td>
</tr>
<tr>
<td>off4</td>
<td>a</td>
<td>A8_H</td>
<td></td>
</tr>
</tbody>
</table>

\[ M(A[15] + \text{zero_ext}(2 \times \text{off4}), \text{half-word}) = D[a][15:0]; \]

### Status Flags

- **C**: Not set by this instruction.
- **V**: Not set by this instruction.
- **SV**: Not set by this instruction.
- **AV**: Not set by this instruction.
- **SAV**: Not set by this instruction.

### Examples

- `st.h [a0+8], d0`
- `st.h [a0+24], d2`
- `st.h [a0], d0`

### See Also

- **ST.A, ST.B, ST.D, ST.DA, ST.Q, ST.W**
ST.Q
Store Half-word Signed Fraction

Description
Store the value in the most-significant half-word of data register D[a] to the memory location specified by the addressing mode.

ST.Q off18, D[a] (ABS) (Absolute Addressing Mode)

|------------|--------------|------------|--------------|---|-----|

EA = {off18[17:14], 14b'0, off18[13:0]};
M(EA, halfword) = D[a][31:16];

ST.Q A[b], off10, D[a] (BO) (Base + Short Offset Addressing Mode)

<table>
<thead>
<tr>
<th>off10[9:6]</th>
<th>28H</th>
<th>off10[5:0]</th>
<th>b</th>
<th>a</th>
<th>89H</th>
</tr>
</thead>
</table>

EA = A[b] + sign_ext(off10);
M(EA, halfword) = D[a][31:16];

ST.Q P[b], D[a] (BO) (Bit-reverse Addressing Mode)

<table>
<thead>
<tr>
<th>-</th>
<th>08H</th>
<th>-</th>
<th>b</th>
<th>a</th>
<th>A9H</th>
</tr>
</thead>
</table>

index = zero_ext(A[b+1][15:0]);
incr = zero_ext(A[b+1][31:16]);
EA = A[b] + index;
M(EA, halfword) = D[a][31:16];
new_index = reverse16(reverse16(index) + reverse16(incr));
A[b+1] = (incr[15:0], new_index[15:0]);

ST.Q P[b], off10, D[a] (BO) (Circular Addressing Mode)

|------------|-----|------------|---|---|-----|

index = zero_ext(A[b+1][15:0]);
length = zero_ext(A[b+1][31:16]);
TriCore® 1 (V1.3 & V1.3.1)
32-bit Unified Processor Core
Instruction Set

EA = A[b] + index;
M(EA, halfword) = D[a][31:16];
new_index = index + sign_ext(off10);
new_index = new_index < 0 ? new_index + length : new_index % length;
A[b+1] = {length[15:0], new_index[15:0]};

ST.Q A[b], off10, D[a] (BO) (Post-increment Addressing Mode)

<table>
<thead>
<tr>
<th>off10[9:6]</th>
<th>08H</th>
<th>off10[5:0]</th>
<th>b</th>
<th>a</th>
<th>89H</th>
</tr>
</thead>
</table>

EA = A[b];
M(EA, halfword) = D[a][31:16];
A[b] = EA + sign_ext(off10);

ST.Q A[b], off10, D[a] (BO) (Pre-increment Addressing Mode)

<table>
<thead>
<tr>
<th>off10[9:6]</th>
<th>18H</th>
<th>off10[5:0]</th>
<th>b</th>
<th>a</th>
<th>89H</th>
</tr>
</thead>
</table>

EA = A[b] + sign_ext(off10);
M(EA, halfword) = D[a][31:16];
A[b] = EA;

Status Flags

C  Not set by this instruction.
V  Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples

st.q [a0+]2, d0
st.q [a0+]22, d0

See Also

ST.A, ST.B, ST.D, ST.DA, ST.H, ST.W
ST.T
Store Bit

Description
Store the bit value b to the byte at the memory address specified by off18, in the bit position specified by bpos3. The other bits of the byte are unchanged. Individual bits can be used as semaphore.

\[
\text{ST.T \hspace{1em} off18, bpos3, b (ABSB)}
\]

\[
\begin{array}{ccccccc}
31 & 28 & 27 & 26 & 25 & 22 & 21 & 16 & 15 & 12 & 11 & 10 & 8 & 7 & 0 \\
\hline
\text{off18[9:6]} & \text{00h} & \text{off18[13:10]} & \text{off18[5:0]} & \text{off18[17:14]} & \text{b} & \text{bpos3} & \text{DSH}
\end{array}
\]

\[\text{EA} = \{\text{off18[17:14]}, \hspace{0.5em} 14'b0, \hspace{0.5em} \text{off18[13:0]}\} ;
\]
\[\text{M(EA, byte)} = (\text{M(EA, byte)} \text{ AND } \neg(1 << \text{bpos3})) \text{ } \| \text{ } (\text{b} \ll \text{bpos3});
\]

Status Flags

| C  | Not set by this instruction. |
| V  | Not set by this instruction. |
| SV | Not set by this instruction. |
| AV | Not set by this instruction. |
| SAV | Not set by this instruction. |

Examples

\[
\text{st.t 90000000}_H, \hspace{0.5em} \#7_H, \hspace{0.5em} \#1_H}
\]

See Also

IMASK, LDMST, SWAP.W
**ST.W**

**Store Word**

**Description**

Store the word value in data register D[a] to the memory location specified by the addressing mode.

Store the word value in either data register D[a] (instruction format SSR, SSRO) or D[15] (instruction format SRO, SC) to the memory location specified by the addressing mode.

**ST.W**  
off18, D[a] (ABS)  
(Absolute Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
</table>

EA = \{off18[17:14], 14b’0, off18[13:0]};
M(EA, word) = D[a];

**ST.W**  
A[b], off10, D[a] (BO)  
(Base + Short Offset Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>off10[9:6]</td>
<td>24H</td>
<td>off10[5:0]</td>
<td>b</td>
<td>a</td>
<td>89H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off10);
M(EA, word) = D[a];

**ST.W**  
P[b], D[a] (BO)  
(Bit-reverse Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>04H</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>A9H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

index = zero_ext(A[b+1][15:0]);
incr = zero_ext(A[b+1][31:16]);
EA = A[b] + index;
M(EA, word) = D[a];
new_index = reverse16(reverse16(index) + reverse16(incr));
A[b+1] = [incr[15:0], new_index[15:0]];
### TriCore® 1 (V1.3 & V1.3.1)
32-bit Unified Processor Core

#### Instruction Set

**ST.W P[b], off10, D[a] (BO) (Circular Addressing Mode)**

| 31 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| off10[9:6] | 14H | off10[5:0] | b | a | A9H |

index = zero_ext(A[b+1][15:0]);
length = zero_ext(A[b+1][31:16]);
EA0 = A[b] + index;
EA2 = A[b] + (index +2) % length;
M(EA0, halfword) = D[a][15:0];
M(EA2, halfword) = D[a][31:16];
new_index = index + sign_ext(off10);
new_index = new_index < 0 ? new_index + length : new_index % length;
A[b+1] = {length[15:0], new_index[15:0]};

**ST.W A[b], off10, D[a] (BO) (Post-increment Addressing Mode)**

| 31 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| EA = A[b]; |
| M(EA, word) = D[a]; |
| A[b] = EA + sign_ext(off10); |

**ST.W A[b], off10, D[a] (BO) (Pre-increment Addressing Mode)**

| 31 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| off10[9:6] | 14H | off10[5:0] | b | a | 89H |

EA = A[b] + sign_ext(off10);
M(EA, word) = D[a];
A[b] = EA;

**ST.W A[b], off16, D[a] (BOL)(Base + Long Offset Addressing Mode)**

| 31 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|

EA = A[b] + sign_ext(off16);
M(EA, word) = D[a];

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
ST.W A[10], const8, D[15] (SC)

<table>
<thead>
<tr>
<th>const8</th>
<th>78H</th>
</tr>
</thead>
</table>

M(A[10] + zero_ext(4 * const8), word) = D[15];

ST.W A[b], off4, D[15] (SRO)

<table>
<thead>
<tr>
<th>b</th>
<th>6CH</th>
</tr>
</thead>
</table>

M(A[b] + zero_ext(4 * off4), word) = D[15];

ST.W A[b], D[a] (SSR)

<table>
<thead>
<tr>
<th>b</th>
<th>a</th>
<th>74H</th>
</tr>
</thead>
</table>

M(A[b], word) = D[a];

ST.W A[b], D[a] (SSR) (Post-increment Addressing Mode)

<table>
<thead>
<tr>
<th>b</th>
<th>a</th>
<th>64H</th>
</tr>
</thead>
</table>

M(A[b], word) = D[a];

ST.W A[15], off4, D[a] (SSRO)

<table>
<thead>
<tr>
<th>off4</th>
<th>a</th>
<th>68H</th>
</tr>
</thead>
</table>


Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>
TriCore® 1 (V1.3 & V1.3.1)
32-bit Unified Processor Core

Instruction Set

SAV | Not set by this instruction.

Examples
- st.w   [a0+]2, d0
- st.w   [a0+]22, d0

See Also
- ST.A, ST.B, ST.D, ST.DA, ST.H, ST.Q

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
STLCX
Store Lower Context

Description
Store the contents of registers A[2] to A[7], D[0] to D[7], A[11] (return address) and PCXI, to the memory block specified by the addressing mode. For this instruction, the addressing mode is limited to absolute (ABS) or base plus short offset (BO).

*Note: The effective address (EA) specified by the addressing mode must be aligned on a 16-word boundary.*

### STLCX [off18 (ABS)] (Absolute Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>15H</td>
</tr>
</tbody>
</table>

\[
EA = \{\text{off18}[17:14], 14b'0, \text{off18}[13:0]\};
\]

\[
M(EA,16\text{-word}) = \{\text{PCXI, A}[11], A[2:3], D[0:3], A[4:7], D[4:7]\};
\]

### STLCX [A[b], off10 (BO)] (Base + Short Index Addressing Mode)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>49H</td>
</tr>
</tbody>
</table>

\[
EA = A[b] + \text{sign\_ext(off10)[9:0]};
\]

\[
M(EA,16\text{-word}) = \{\text{PCXI, A}[11], A[2:3], D[0:3], A[4:7], D[4:7]\};
\]

### Status Flags

- **C** Not set by this instruction.
- **V** Not set by this instruction.
- **SV** Not set by this instruction.
- **AV** Not set by this instruction.
- **SAV** Not set by this instruction.

### Examples

- 

### See Also

LDLCX, LDUCX, RSLCX, STUCX, SVLCX, BISR
STUCX
Store Upper Context

Description
Store the contents of registers A[10] to A[15], D[8] to D[15], and the current PSW (the registers which comprise a task’s upper context) to the memory block specified by the addressing mode. For this instruction, the addressing mode is limited to absolute (ABS) or base plus short offset (BO).

Note: The effective address (EA) specified by the addressing mode must be aligned on a 16-word boundary.

<table>
<thead>
<tr>
<th>STUCX</th>
<th>off18 (ABS)</th>
<th>(Absolute Addressing Mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 28272625 2221</td>
<td>16 15 12 11 8 7 0</td>
<td></td>
</tr>
<tr>
<td>EA = {off18[17:14], 14b'0, off18[13:0]};</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>STUCX</th>
<th>A[b], off10 (BO)</th>
<th>(Base + Short Index Addressing Mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 2827 2221</td>
<td>16 15 12 11 8 7 0</td>
<td></td>
</tr>
<tr>
<td>EA = A[b] + sign_ext(off10)[9:0];</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Status Flags

C  PSW.C is read by the instruction but not changed.
V  PSW.V is read by the instruction but not changed.
SV  PSW.SV is read by the instruction but not changed.
AV  PSW.AV is read by the instruction but not changed.
SAV  PSW.SAV is read by the instruction but not changed.

Examples
-

See Also
LDLCX, LDUCX, RSLCX, STLCX, SVLCX, STUCX
## SUB
### Subtract

**Description**

Subtract the contents of data register D[b] from the contents of data register D[a] and put the result in data register D[c]. The operands are treated as 32-bit integers.

Subtract the contents of data register D[b] from the contents of either data register D[a] or D[15] and put the result in either data register D[a] or D[15]. The operands are treated as 32-bit integers.

#### SUB

<table>
<thead>
<tr>
<th>D[c], D[a], D[b] (RR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 2827 201918171615 1211 8 7 0</td>
</tr>
<tr>
<td>c 08H - - b a 0B_H</td>
</tr>
</tbody>
</table>

result = D[a] - D[b];  
D[c] = result[31:0];

#### SUB

<table>
<thead>
<tr>
<th>D[a], D[b] (SRR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 1211 8 7 0</td>
</tr>
<tr>
<td>b a A2_H</td>
</tr>
</tbody>
</table>

result = D[a] - D[b];  
D[a] = result[31:0];

#### SUB

<table>
<thead>
<tr>
<th>D[a], D[15], D[b] (SRR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 1211 8 7 0</td>
</tr>
<tr>
<td>b a 52_H</td>
</tr>
</tbody>
</table>

result = D[15] - D[b];  
D[a] = result[31:0];

#### SUB

<table>
<thead>
<tr>
<th>D[15], D[a], D[b] (SRR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 1211 8 7 0</td>
</tr>
<tr>
<td>b a 5A_H</td>
</tr>
</tbody>
</table>

result = D[a] - D[b];  
D[15] = result[31:0];
Status Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>overflow = (result &gt; 7FFFFFFF) OR (result &lt; -80000000); if (overflow) then PSW.V = 1 else PSW.V = 0;</td>
</tr>
<tr>
<td>SV</td>
<td>if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;</td>
</tr>
<tr>
<td>AV</td>
<td>advanced_overflow = result[31] ^ result[30]; if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;</td>
</tr>
<tr>
<td>SAV</td>
<td>if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;</td>
</tr>
</tbody>
</table>

Examples

```
sub   d3, d1, d2
sub   d1, d2
sub   d15, d1, d2
sub   d1, d15, d2
```

See Also

`SUBS, SUBS.U, SUBX, SUBC`
SUB.A
Subtract Address

Description
Subtract the contents of address register A[b] from the contents of address register A[a] and put the result in address register A[c].

Decrement the Stack Pointer (A[10]) by the zero-extended value of const8 (a range of 0 through to 255).

<table>
<thead>
<tr>
<th>SUB.A</th>
<th>A[c], A[a], A[b] (RR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31  2827</td>
<td>201918171615 1211 8 7 0</td>
</tr>
<tr>
<td>c</td>
<td>02H</td>
</tr>
<tr>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>b</td>
<td>a</td>
</tr>
<tr>
<td>01H</td>
<td></td>
</tr>
</tbody>
</table>


<table>
<thead>
<tr>
<th>SUB.A</th>
<th>A[10], const8 (SC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>8 7 0</td>
</tr>
<tr>
<td>const8</td>
<td>20H</td>
</tr>
</tbody>
</table>


Status Flags

C Not set by this instruction.
V Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples

sub.a   a3, a4, a2
sub.a   sp, #126

See Also

ADD.A, ADDH.A, ADDSC.A, ADDSC.AT
SUB.B
Subtract Packed Byte

SUB.H
Subtract Packed Half-word

Description
Subtract the contents of each byte or half-word of data register D[b] from the contents of data register D[a]. Put the result in each corresponding byte or half-word of data register D[c].

SUB.B D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>48H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

result_byte3 = D[a][31:24] - D[b][31:24];
result_byte2 = D[a][23:16] - D[b][23:16];
result_byte1 = D[a][15:8] - D[b][15:8];
result_byte0 = D[a][7:0] - D[b][7:0];
D[c] = {result_byte3[7:0], result_byte2[7:0], result_byte1[7:0], result_byte0[7:0]};

SUB.H D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>68H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

result_halfword1 = D[a][31:16] - D[b][31:16];
result_halfword0 = D[a][15:0] - D[b][15:0];
D[c] = {result_halfword1[15:0], result_halfword0[15:0]};

Status Flags

C Not set by these instructions.

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
### SUB.B

- `ov_byte3 = (result_byte3 > 7FH) OR (result_byte3 < -80H);`
- `ov_byte2 = (result_byte2 > 7FH) OR (result_byte2 < -80H);`
- `ov_byte1 = (result_byte1 > 7FH) OR (result_byte1 < -80H);`
- `ov_byte0 = (result_byte0 > 7FH) OR (result_byte0 < -80H);`
- `overflow = ov_byte3 OR ov_byte2 OR ov_byte1 OR ov_byte0;`
- `if (overflow) then PSW.V = 1 else PSW.V = 0;`

### SUB.H

- `ov_halfword1 = (result_halfword1 > 7FFFH) OR (result_halfword1 < -8000H);`
- `ov_halfword0 = (result_halfword0 > 7FFFH) OR (result_halfword0 < -8000H);`
- `overflow = ov_halfword1 OR ov_halfword0;`
- `if (overflow) then PSW.V = 1 else PSW.V = 0;`

### SUB.B

- `aov_byte3 = result_byte3[7] ^ result_byte3[6];`
- `aov_byte2 = result_byte2[7] ^ result_byte2[6];`
- `aov_byte1 = result_byte1[7] ^ result_byte1[6];`
- `aov_byte0 = result_byte0[7] ^ result_byte0[6];`
- `advanced_overflow = aov_byte3 OR aov_byte2 OR aov_byte1 OR aov_byte0;`
- `if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;`

### SUB.H

- `aov_halfword1 = result_halfword1[15] ^ result_halfword1[14];`
- `aov_halfword0 = result_halfword0[15] ^ result_halfword0[14];`
- `advanced_overflow = aov_halfword1 OR aov_halfword0;`
- `if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;`

### Examples

```
sub.b  d3, d1, d2
sub.h  d3, d1, d2
```

### See Also

SUBS.H, SUBS.HU
SUBC
Subtract With Carry

Description
Subtract the contents of data register D[b] from contents of data register D[a] plus the carry bit minus one. Put the result in data register D[c]. The operands are treated as 32-bit integers. The PSW carry bit is set to the value of the ALU carry out.

SUBC D[c], D[a], D[b] (RR)
result = D[a] - D[b] + PSW.C - 1;
D[c] = result[31:0];
carry_out = carry(D[a],~D[b],PSW.C);

Status Flags
C PSW.C = carry_out;
V overflow = (result > 7FFFFFFFH) OR (result < -80000000H);
if (overflow) then PSW.V = 1 else PSW.V = 0;
SV if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;
AV advanced_overflow = result[31] ^ result[30];
if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;
SAV if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

Examples
subc d3, d1, d2

See Also
SUB, SUBS, SUBSU, SUBX
SUBS
Subtract Signed with Saturation
SUBS.U
Subtract Unsigned with Saturation

Description
Subtract the contents of data register D[b] from the contents of data register D[a] and put
the result in data register D[c]. The operands are treated as signed (SUBS) or unsigned
(SUBS.U) 32-bit integers, with saturation on signed (SUBS) or (SUBS.U) unsigned
overflow.

SUBS D[c], D[a], D[b] (RR)

result = D[a] - D[b];
D[c] = ssov(result, 32);

SUBS.D[a], D[b] (SRR)
result = D[a] - D[b];
D[a] = ssov(result, 32);

SUBS.U D[c], D[a], D[b] (RR)
result = D[a] - D[b];
D[c] = suov(result, 32);

Status Flags

C Not set by these instructions.
TriCore® 1 (V1.3 & V1.3.1)
32-bit Unified Processor Core

Instruction Set

V
signed:
overflow = (result > 7FFFFFFFH) OR (result < -80000000H);
if (overflow) then PSW.V = 1 else PSW.V = 0;
unsigned:
overflow = (result > FFFFFFFFH) OR (result < 00000000H);
if (overflow) then PSW.V = 1 else PSW.V = 0;

SV
if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;

AV
advanced_overflow = result[31]^ result[30];
if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;

SAV
if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;

Examples
subs d3, d1, d2
subs.u d3, d1, d2
subs d3, d1

See Also
SUB, SUBX, SUBC
**SUBS.H**

Subtract Packed Half-word with Saturation

**SUBS.HU**

Subtract Packed Half-word Unsigned with Saturation

**Description**

Subtract the contents of each half-word of data register D[b] from the contents of data register D[a]. Put the result in each corresponding half-word of data register D[c], with saturation on signed (SUBS.H) or unsigned (SUBS.HU) overflow.

**SUBS.H**

D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>1B</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>-</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>6A</td>
<td>H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

result_halfword1 = D[a][31:16] - D[b][31:16];
result_halfword0 = D[a][15:0] - D[b][15:0];
D[c] = {ssov(result_halfword1, 16), ssov(result_halfword0, 16)};

**SUBS.HU**

D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>1B</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>-</td>
<td>-</td>
<td>b</td>
<td>a</td>
<td>6B</td>
<td>H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

result_halfword1 = D[a][31:16] - D[b][31:16];
result_halfword0 = D[a][15:0] - D[b][15:0];
D[c] = {suov(result_halfword1, 16), suov(result_halfword0, 16)};

**Status Flags**

C
Not set by these instructions.

V

**signed:**

ov_halfword1 = (result_halfword1 > 7FFFH) OR (result_halfword1 < -8000H);

ov_halfword0 = (result_halfword0 > 7FFFH) OR (result_halfword0 < -8000H);

overflow = ov_halfword1 OR ov_halfword0;

if (overflow) then PSW.V = 1 else PSW.V = 0;

**unsigned:**

ov_halfword1 = (result_halfword1 > FFFFH) OR (result_halfword1 < 0000H);

ov_halfword0 = (result_halfword0 > FFFFH) OR (result_halfword0 < 0000H);

overflow = ov_halfword1 OR ov_halfword0;

if (overflow) then PSW.V = 1 else PSW.V = 0;
### Instruction Set

<table>
<thead>
<tr>
<th></th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SV</td>
<td>if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;</td>
</tr>
</tbody>
</table>
| AV    | aov_halfword1 = result_halfword1[15] ^ result_halfword1[14];
        | aov_halfword0 = result_halfword0[15] ^ result_halfword0[14];
        | advanced_overflow = aov_halfword1 OR aov_halfword0;
        | if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0; |
| SAV   | if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV; |

### Examples

- `subs.h  d3, d1, d2`
- `subs.hu d3, d1, d2`

### See Also

- `SUB.B, SUB.H`
SUBX
Subtract Extended

Description
Subtract the contents of data register D[b] from the contents of data register D[a] and put the result in data register D[c]. The operands are treated as 32-bit integers. The PSW carry bit is set to the value of the ALU carry out.

\[
\text{SUBX} \quad D[c], D[a], D[b] (RR)
\]

\[
\begin{array}{cccccccc}
31 & 28 & 27 & 20 & 19 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
- & - & b & a & 0BH \\
\end{array}
\]

result = D[a] - D[b];
D[c] = result[31:0];
carry_out = carry(D[a],¬D[b],1);

Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>PSW.C = carry_out;</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>overflow = (result &gt; 7FFFFFFF(<em>{16})) OR (result &lt; -80000000(</em>{16})); if (overflow) then PSW.V = 1 else PSW.V = 0;</td>
</tr>
<tr>
<td>SV</td>
<td>if (overflow) then PSW.SV = 1 else PSW.SV = PSW.SV;</td>
</tr>
<tr>
<td>AV</td>
<td>advanced_overflow = result[31] ^ result[30]; if (advanced_overflow) then PSW.AV = 1 else PSW.AV = 0;</td>
</tr>
<tr>
<td>SAV</td>
<td>if (advanced_overflow) then PSW.SAV = 1 else PSW.SAV = PSW.SAV;</td>
</tr>
</tbody>
</table>

Examples

subx  d3, d1, d2

See Also

SUB, SUBC, SUBS, SUBS.U
### SVLCX

**Save Lower Context**

**Description**

Store the contents of registers A[2] to A[7], D[0] to D[7], A[11] (return address) and PCXI, to the memory location pointed to by the FCX register. This operation saves the lower context of the currently executing task.

#### SVLCX (SYS)

<table>
<thead>
<tr>
<th>31</th>
<th>28 27</th>
<th>22 21</th>
<th>12 11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>08H</td>
<td>-</td>
<td>-</td>
<td></td>
<td></td>
<td>0DH</td>
</tr>
</tbody>
</table>

if (FCX == 0) trap(FCU);

tmp_FCX = FCX;

EA = (FCX.FCXS, 6'b0, FCX.FCXO, 6'b0);

new_FCX = M(EA, word);

M(EA, 16 * word) = (PCXI.A[11], A[2], A[3], D[0], D[1], D[2], D[3], A[4], A[5], A[6], A[7], D[4], D[5], D[6], D[7]);

PCXI.PCPN = ICR.CCPN

PCXI.PIE = ICR.IE;

PCXI.UL = 0;

PCXI[19:0] = FCX[19:0];

FCX[19:0] = new_FCX[19:0];

if (tmp_FCX == LCX) trap(FCD);

#### Status Flags

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

#### Examples

svlcx

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
See Also

LDLCX, LDUCX, RSLCX, STLCX, STUCX, BISR
SWAP.W
Swap with Data Register

Description
Swap atomically the contents of data register D[a] and the memory word specified by the addressing mode. Swap enables individual bits or bytes to be used as semaphore.

**SWAP.W off18, D[a] (ABS) (Absolute Addressing Mode)**

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
</table>

EA = {off18[17:14], 14b'0, off18[13:0]};
tmp = M(EA, word);
M(EA, word) = D[a];
D[a] = tmp[31:0];

**SWAP.W A[b], off10, D[a] (BO) (Base + Short Offset Addressing Mode)**

| 31 | 28 | 27 | 22 | 21 | 16 | 15 | 12 | 11 | 8 | 7 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|
| off10[9:6] | 20H | off10[5:0] | b | a | 49H |

EA = A[b] + sign_ext(off10);
tmp = M(EA, word);
M(EA, word) = D[a];
A[a] = M(EA, word);
D[a] = tmp[31:0];

**SWAP.W P[b], D[a] (BO) (Bit-reverse Addressing Mode)**

| 31 | 28 | 27 | 22 | 21 | 16 | 15 | 12 | 11 | 8 | 7 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|
| - | 00H | - | b | a | 69H |

index = zero_ext(A[b+1][15:0]);
incr = zero_ext(A[b+1][31:16]);
EA = A[b] + index;
tmp = M(EA, word);
M(EA, word) = D[a];
D[a] = tmp[31:0];
new_index = reverse16(reverse16(index) + reverse16(incr));
A[b+1] = {incr[15:0], new_index[15:0]};

**SWAP.W**  
P[b], off10, D[a] (BO)  
(Circular Addressing Mode)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>10H</td>
<td>b</td>
<td>a</td>
<td></td>
<td>69H</td>
</tr>
</tbody>
</table>

index = zero_ext(A[b+1][15:0]);
length = zero_ext(A[b+1][31:16]);
EA = A[b] + index;
tmp = M(EA, word);
M(EA, word) = D[a];
D[a] = tmp[31:0];
new_index = index + sign_ext(off10);
new_index = new_index < 0 ? new_index + length : new_index % length;
A[b+1] = {length[15:0], new_index[15:0]};

**SWAP.W**  
A[b], off10, D[a] (BO)  
(Post-increment Addressing Mode)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>00H</td>
<td>b</td>
<td>a</td>
<td></td>
<td>49H</td>
</tr>
</tbody>
</table>

EA = A[b];
tmp = M(EA, word);
M(EA, word) = D[a];
D[a] = tmp[31:0];
A[b] = EA + sign_ext(off10);

**SWAP.W**  
A[b], off10, D[a] (BO)  
(Pre-increment Addressing Mode)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>10H</td>
<td>b</td>
<td>a</td>
<td></td>
<td>49H</td>
</tr>
</tbody>
</table>

EA = A[b] + sign_ext(off10);
tmp = M(EA, word);
M(EA, word) = D[a];
D[a] = tmp[31:0];
A[b] = EA;
### Status Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

### Examples

- 

### See Also

ST.T, LDMST
SYSCALL
System Call

Description
Cause a system call trap, using Trap Identification Number (TIN) specified by const9.
Note: The trap return PC will be the instruction following the SYSCALL instruction.

SYSCALL const9 (RC)

<table>
<thead>
<tr>
<th>SYSCALL</th>
<th>const9 (RC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
</tr>
<tr>
<td></td>
<td>2120</td>
</tr>
<tr>
<td></td>
<td>1211</td>
</tr>
<tr>
<td></td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>7</td>
</tr>
<tr>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>

- 04h
- const9
- -
- ADH

trap(SYS, const9[7:0]);

Status Flags

- C: PSW.C is read, but not set by the instruction.
- V: PSW.V is read, but not set by the instruction.
- SV: PSW.SV is read, but not set by the instruction.
- AV: PSW.AV is read, but not set by the instruction.
- SAV: PSW.SAV is read, but not set by the instruction.

Examples
syscall 4

See Also
RET, RFE, TRAPV, TRAPSV, UNPACK
TRAPSV
Trap on Sticky Overflow

Description
If the PSW sticky overflow status flag (PSW.SV) is set, generate a trap to the vector entry
for the sticky overflow trap handler (SOV-trap).

TRAPSV (SYS)

<table>
<thead>
<tr>
<th>31</th>
<th>28 27</th>
<th>22 21</th>
<th>12 11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>15H</td>
<td>-</td>
<td>-</td>
<td></td>
<td></td>
<td>0DH</td>
</tr>
</tbody>
</table>

if PSW.SV == 1 then trap(SOVF);

Status Flags

- C  Not set by this instruction.
- V  Not set by this instruction.
- SV PSW.SV is read, but not set by this instruction.
- AV Not set by this instruction.
- SAV Not set by this instruction.

Examples

trapsv

See Also

RSTV, SYSCALL, TRAPV
TRAPV
Trap on Overflow

Description
If the PSW overflow status flag (PSW.V) is set, generate a trap to the vector entry for the overflow trap handler (OVF trap).

\[
\text{TRAPV (SYS)} \\
\begin{array}{ccccccc}
31 & 28 & 27 & 22 & 21 & 12 & 11 & 8 & 7 & 0 \\
- & - & 14H & - & - & 0DH
\end{array}
\]

if PSW.V then trap(OVF);

Status Flags
- **C**: Not set by this instruction.
- **V**: PSW.V is read, but not set by this instruction.
- **SV**: Not set by this instruction.
- **AV**: Not set by this instruction.
- **SAV**: Not set by this instruction.

Examples
\[
\text{trapv}
\]

See Also
RSTV, SYSCALL, TRAPS, UNPACK
UNPACK
Unpack Floating Point

Description
Take an IEEE 754 single precision floating point number in data register D[a] and unpack it as exponent and mantissa into data register pair E[c], such that it can be more easily processed through regular instructions.

The odd register E[c][63:32] receives the unbiased exponent. The even register E[c][31:0] receives the mantissa. Note that the sign-bit of the floating point number is available in bit 31 of data register D[a].

To compute the mantissa and the exponent, the input number is first checked for special cases: Infinity, NAN, Zero & Denormalised. If the input number is not one of these special cases it is a normalised number. Bits [22:0] of D[a] are then copied to bits [29:7] of E[c], with bits [6:0] of E[c] cleared to 0. Bit 30 is set to one, as the implicit high order bit for a normalized mantissa. Bit 31 becomes zero, since the unpacked mantissa is always positive. The bias is removed from the exponent, by subtracting 127, and the result placed in bits [63:32] of E[c].

Note: For both normalised and denormalised input numbers the output mantissa is in a fractional 2.30 format.

The special cases are handled as shown in the operation, described below.

UNPACK E[c], D[a] (RR)

\[
\begin{array}{cccccccc}
31 & 28 & 27 & 20 & 19 & 18 & 17 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
\hline
\text{c} & 08H & - & 0H & - & \text{a} & 48H \\
\end{array}
\]

\[
\begin{align*}
\text{fp}_{-}\text{exp}[7:0] &= D[a][30:23]; \\
\text{fp}_{-}\text{frac}[22:0] &= D[a][22:0]; \\
\text{if} \ (\text{fp}_{-}\text{exp} == 255) \ \text{then} \ {\{ \\
& \quad \text{// Infinity or NaN} \\
& \quad \text{int}_{-}\text{exp} = +255; \\
& \quad \text{int}_{-}\text{mant} = \{2'b00, \text{fp}_{-}\text{frac}[22:0], 7'b00000000\}; \\
\text{else if} \ ((\text{fp}_{-}\text{exp} == 0) \ \text{AND} \ (\text{fp}_{-}\text{frac} == 0)) \ \text{then} \ {\{ \\
& \quad \text{// Zero} \\
& \quad \text{int}_{-}\text{exp} = -127; \\
& \quad \text{int}_{-}\text{mant} = 0; \\
\text{else if} \ ((\text{fp}_{-}\text{exp} == 0) \ \text{AND} \ (\text{fp}_{-}\text{frac} != 0)) \ \text{then} \ {\{ \\
& \quad \text{// Denormalised} \\
\end{align*}
\]
int_exp = -126;
int_mant = {2'b00, fp_frac[22:0], 7'b0000000};
}
else {
    // Normalized
    int_exp = fp_exp - 127;
    int_mant = {2'b01, fp_frac[22:0], 7'b0000000};
}
E[c][63:32] = int_exp;
E[c][31:0] = int_mant;

Status Flags

C  Not set by this instruction.
V  Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples

unpack   e2, d5

See Also

PACK, SYSCALL, TRAPV
XNOR
Bitwise XNOR

Description
Compute the bitwise exclusive NOR of the contents of data register D[a] and the
contents of either data register D[b] (instruction format RR) or const9 (instruction format
RC). Put the result in to data register D[c]. The value const9 is zero-extended.

\[
\text{XNOR D}[c], \text{D}[a], \text{const9 (RC)} \\
\text{D}[c] = \neg(\text{D}[a] \ ^{\text{zero_ext(const9)}}); \\
\text{XNOR D}[c], \text{D}[a], \text{D}[b] (RR) \\
\text{D}[c] = \neg(\text{D}[a] \ ^{\text{D}[b]})
\]

Status Flags

| C | Not set by this instruction. |
| V | Not set by this instruction. |
| SV | Not set by this instruction. |
| AV | Not set by this instruction. |
| SAV | Not set by this instruction. |

Examples
xnor d3, d1, d2
xnor d3, d1, #126

See Also
AND, ANDN, NAND, NOR, NOT (16-bit), OR, ORN, XOR
XNOR.T
Bit Logical XNOR

Description
Compute the logical exclusive NOR of bit pos1 of data register D[a] and bit pos2 of data register D[b]. Put the result in the least-significant bit of data register D[c] and clear the remaining bits of D[c] to zero.

XNOR.T D[c], D[a], pos1, D[b], pos2 (BIT)

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>pos2</td>
<td>02H</td>
</tr>
<tr>
<td>b</td>
<td>pos1</td>
<td>a</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>7</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

result = !(D[a][pos1] XOR D[b][pos2]);
D[c] = zero_ext(result);

Status Flags

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples

xnor.t d3, d1, 3, d2, 5

See Also
AND.T, ANDN.T, NAND.T, NOR.T, OR.T, ORN.T, XOR.T
XOR

Bitwise XOR

Description

Compute the bitwise exclusive OR of the contents of data register D[a] and the contents of either data register D[b] (instruction format RR) or const9 (instruction format RC). Put the result in data register D[c]. The value const9 is zero-extended to 32-bits.

\[
\text{XOR } D[c], D[a], \text{const9 (RC)}
\]

\[
D[c] = D[a] ^ \text{zero_ext(const9)};
\]

\[
\text{XOR } D[c], D[a], D[b] (RR)
\]

\[
D[c] = D[a] ^ D[b];
\]

\[
\text{XOR } D[a], D[b] (SRR)
\]

\[
D[a] = D[a] ^ D[b];
\]

Status Flags

- C: Not set by this instruction.
- V: Not set by this instruction.
- SV: Not set by this instruction.
- AV: Not set by this instruction.
- SAV: Not set by this instruction.

Examples

xor   d3, d1, d2
xor d3, d1, #126
xor d3, d2

See Also
AND, ANDN, NAND, NOR, NOT (16-bit), OR, ORN, XNOR
**XOR.EQ**

**Equal Accumulating**

**Description**
Compute the logical XOR of \(D[c][0]\) and the Boolean result of the EQ operation on the contents of data register \(D[a]\) and either data register \(D[b]\) (instruction format RR) or \(\text{const9}\) (instruction format RC). Put the result in \(D[c][0]\). All other bits in \(D[c]\) are unchanged. The value \(\text{const9}\) is sign-extended.

\[
\text{XOR.EQ} \quad D[c], D[a], \text{const9 (RC)}
\]

\[
\begin{array}{cccccc}
31 & 28 & 27 & 21 & 20 & 12 \\
8 & 7 & 6 & 5 & 4 & 0 \\
\end{array}
\]

\[
\begin{array}{ccccccc}
c & 2F_{H} & \text{const9} & a & 8B_{H} \\
\end{array}
\]

\(D[c] = (D[c][31:1], D[c][0]) \text{XOR} (D[a] == \text{sign_ext(const9)});

\[
\text{XOR.EQ} \quad D[c], D[a], D[b] (RR)
\]

\[
\begin{array}{ccccccccc}
31 & 28 & 27 & 20 & 19 & 18 & 17 & 16 & 15 \\
8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\end{array}
\]

\[
\begin{array}{ccccccc}
c & 2F_{H} & - & - & b & a & 0B_{H} \\
\end{array}
\]

\(D[c] = (D[c][31:1], D[c][0]) \text{XOR} (D[a] == D[b]);

**Status Flags**

- **C** Not set by this instruction.
- **V** Not set by this instruction.
- **SV** Not set by this instruction.
- **AV** Not set by this instruction.
- **SAV** Not set by this instruction.

**Examples**

- `xor.eq d3, d1, d2`
- `xor.eq d3, d1, #126`

**See Also**

- `AND.EQ`, `OR.EQ`
XOR.GE
Greater Than or Equal Accumulating

XOR.GE.U
Greater Than or Equal Accumulating Unsigned

Description
Calculate the logical XOR of D[c][0] and the Boolean result of the GE or GE.U operation on the contents of data register D[a] and either data register D[b] (instruction format RR) or const9 (instruction format RC). Put the result in D[c][0]. All other bits in D[c] are unchanged. D[a] and D[b] are treated as 32-bit signed (XOR.GE) or unsigned (XOR.GE.U) integers. The value const9 is sign-extended (XOR.GE) or zero-extended (XOR.GE.U).

XOR.GE D[c], D[a], const9 (RC)
31 2827 2120 1211 8 7 0
\[ D[c] = \{D[c][31:1], D[c][0] \text{ XOR } (D[a] \geq \text{sign_ext}(\text{const9}))}; \]

XOR.GE D[c], D[a], D[b] (RR)
31 2827 201918171615 1211 8 7 0
\[ D[c] = \{D[c][31:1], D[c][0] \text{ XOR } (D[a] \geq D[b])}; \]

XOR.GE.U D[c], D[a], const9 (RC)
31 2827 2120 1211 8 7 0
\[ D[c] = \{D[c][31:1], D[c][0] \text{ XOR } (D[a] \geq \text{zero_ext}(\text{const9}))}; // unsigned \]

XOR.GE.U D[c], D[a], D[b] (RR)
31 2827 201918171615 1211 8 7 0
\[ D[c] = \{D[c][31:1], D[c][0] \text{ XOR } (D[a] \geq D[b])}; // unsigned \]

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
Status Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by these instructions.</td>
</tr>
</tbody>
</table>

Examples

xor.ge   d3, d1, d2
xor.ge   d3, d1, #126
xor.ge.u  d3, d1, d2
xor.ge.u  d3, d1, #126

See Also

AND.GE, AND.GE.U, OR.GE, OR.GE.U
XOR.LT
Less Than Accumulating

XOR.LT.U
Less Than Accumulating Unsigned

Description
Calculate the logical XOR of D[c][0] and the Boolean result of the LT or LT.U operation on the contents of data register D[a] and either data register D[b] (instruction format RR) or const9 (instruction format RC). Put the result in D[c][0]. All other bits in D[c] are unchanged. D[a] and D[b] are treated as 32-bit signed (XOR.LT) or unsigned (XOR.LT.U) integers. The value const9 is sign-extended (XOR.LT) or zero-extended (XOR.LT.U).

\[
\text{XOR.LT} \quad D[c], D[a], \text{const9 (RC)}
\]

\[
\begin{array}{cccccccc}
31 & 28 & 27 & 21 & 20 & 12 & 11 & 8 & 7 & 0 \\
\hline
c & 31^H & \text{const9} & a & & & & & & 8B_H \\
\end{array}
\]

\[
D[c] = \{D[c][31:1], D[c][0] \text{ XOR } (D[a] < \text{sign\_ext(const9)})\};
\]

\[
\text{XOR.LT} \quad D[c], D[a], D[b] (RR)
\]

\[
\begin{array}{cccccccc}
31 & 28 & 27 & 20 & 19 & 18 & 17 & 16 & 15 & 8 & 7 & 0 \\
\hline
c & 31^H & - & - & b & a & & & & & 0B_H \\
\end{array}
\]

\[
D[c] = \{D[c][31:1], D[c][0] \text{ XOR } (D[a] < D[b])\};
\]

\[
\text{XOR.LT.U} \quad D[c], D[a], \text{const9 (RC)}
\]

\[
\begin{array}{cccccccc}
31 & 28 & 27 & 21 & 20 & 12 & 11 & 8 & 7 & 0 \\
\hline
c & 32^H & \text{const9} & a & & & & & & 8B_H \\
\end{array}
\]

\[
D[c] = \{D[c][31:1], D[c][0] \text{ XOR } (D[a] < \text{zero\_ext(const9)})\}; // unsigned
\]

\[
\text{XOR.LT.U} \quad D[c], D[a], D[b] (RR)
\]

\[
\begin{array}{cccccccc}
31 & 28 & 27 & 20 & 19 & 18 & 17 & 16 & 15 & 8 & 7 & 0 \\
\hline
c & 32^H & - & - & b & a & & & & & 0B_H \\
\end{array}
\]

\[
D[c] = \{D[c][31:1], D[c][0] \text{ XOR } (D[a] < D[b])\}; // unsigned
\]
TriCore® 1 (V1.3 & V1.3.1)
32-bit Unified Processor Core

Instruction Set

Status Flags

<table>
<thead>
<tr>
<th></th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by these instructions.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by these instructions.</td>
</tr>
</tbody>
</table>

Examples

- xor.lt d3, d1, d2
- xor.lt d3, d1, #126
- xor.lt.u d3, d1, d2
- xor.lt.u d3, d1, #126

See Also

AND.LT, AND.LT.U, OR.LT, OR.LT.U
**XOR.NE**

**Not Equal Accumulating**

**Description**

Calculate the logical XOR of D[c][0] and the Boolean result of the NE operation on the contents of data register D[a] and either data register D[b] (instruction format RR) or const9. (instruction format RC). Put the result in D[c][0]. All other bits in D[c] are unchanged. The value const9 is sign-extended.

**XOR.NE**

\[ D[c] = (D[c][31:1], D[c][0] \text{ XOR } \text{sign_ext(const9)}) \];

**XOR.NE**

\[ D[c] = (D[c][31:0], D[c][0] \text{ XOR } (D[a] \neq \text{sign_ext(const9)})) \];

**Status Flags**

- **C** Not set by this instruction.
- **V** Not set by this instruction.
- **SV** Not set by this instruction.
- **AV** Not set by this instruction.
- **SAV** Not set by this instruction.

**Examples**

- `xor.ne   d3, d1, d2`
- `xor.ne   d3, d1, #126`

**See Also**

- **AND.NE, OR.NE**

---

**See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494**
XOR.T
Bit Logical XOR

Description
Compute the logical XOR of bit pos1 of data register D[a] and bit pos2 of data register D[b]. Put the result in the least-significant bit of data register D[c] and clear the remaining bits of D[c] to zero.

XOR.T D[c], D[a], pos1, D[b], pos2 (BIT)
result = D[a][pos1] XOR D[b][pos2];
D[c] = zero_ext(result);

Status Flags
C      Not set by this instruction.
V      Not set by this instruction.
SV     Not set by this instruction.
AV     Not set by this instruction.
SAV    Not set by this instruction.

Examples
xor.t   d3, d1, 3, d2, #7

See Also
AND.T, ANDN.T, NAND.T, NOR.T, OR.T, ORN.T, XNOR.T
3.2 FPU Instructions

Each page for this group of instructions is laid out as follows:

1. **UToF**
   - **Signed to Floating-point**
   - **Description**
     - Converts the content of data register D[j] from 32-bit unsigned integer format to floating-point format. The rounded result is stored in D[k].
   - **UToF**
     - D[k] [D[j] (RR)]
     - 32 29 27 26 23 22 19 18 17 16 15 12 11 0
     - 1 15b - - - a 4b5b
     - rounded_result = ieee754_roundu_real(D[j]) (PSW.FR); 
     - result = ieee754_32bit_format(rounded_result).
     - D[k] = result[31:0].
   - **Exception Flags**
     - F3: If set, FX = 1 else PSW.FS = 0.
     - F1: Not set by this instruction.
     - FV: Not set by this instruction.
     - FZ: Not set by this instruction.
     - FU: Not set by this instruction.
     - FX: If(
       - F_real(D[k]) = f_real(D[j])
       - then set FX = 1 else set FX = 0;
       - 1
       - set FX = 1;
     - Examples
       - uToF a2, d1
     - See Also
       - FTOU

Key:
1) Instruction Mnemonic
2) Instruction Longname
3) Description
4) Syntax, followed by Instruction Format in parentheses
5) Opcodes
6) Operation (RTL format)
7) Exception Flags. IEEE-754 Exceptions that can occur when using this Instruction
8) One or more Instruction examples
9) Links to related Instructions

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
ADD.F
Add Float

Description
Add the contents of data register D[a] to the contents of data register D[d]. Put the result in data register D[c]. The operands and result are single precision IEEE-754 floating-point numbers. If either operand is a NaN (quiet or signalling), then the return result will be the quiet NaN 7FC00000H.

ADD.F
D[c], D[d], D[a] (RRR)

arg_a = denorm_to_zero(f_real(D[a]));
arg_b = denorm_to_zero(f_real(D[d]));
if(is_nan(D[a]) OR is_nan(D[d])) then result = QUIET_NAN;
else if(is_pos_inf(D[a]) AND is_neg_inf(D[d])) then result = ADD_NAN;
else if(is_neg_inf(D[a]) AND is_pos_inf(D[d])) then result = ADD_NAN;
else {
    precise_result = add(arg_a, arg_b);
    normal_result = denorm_to_zero(precise_result);
    rounded_result = ieee754_round(normal_result, PSW.RM);
    result = ieee754_32bit_format(rounded_result);
}
D[c] = result[31:0];

Exception Flags

<table>
<thead>
<tr>
<th>FS</th>
<th>if(set_FL OR set_FV OR set_FU OR set_FX) then PSW.FS = 1 else PSW.FS = 0;</th>
</tr>
</thead>
<tbody>
<tr>
<td>FI</td>
<td>if(is_s_nan(D[a]) OR is_s_nan(D[d])) then set_FL = 1 else set_FL = 0;</td>
</tr>
<tr>
<td></td>
<td>if(set_FL) then PSW.FI = 1;</td>
</tr>
<tr>
<td>FV</td>
<td>if(rounded_result &gt;= 2^{128}) then set_FV = 1 else set_FV = 0;</td>
</tr>
<tr>
<td></td>
<td>if(set_FV) then PSW.FV = 1;</td>
</tr>
<tr>
<td>FZ</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>FU</td>
<td>if(fp_abs(precise_result) &lt; 2^{-126}) then set_FU = 1 else set_FU = 0;</td>
</tr>
<tr>
<td></td>
<td>if(set_FU) then PSW.FU = 1;</td>
</tr>
</tbody>
</table>
 FX
if(precise_result != f_real(result)) then set_FX = 1 else set_FX = 0;
if(set_FX) then PSW.FX = 1;

Examples
add.f d3, d1, d2

See Also
SUB.F
CMP.F
Compare Float

Description
This instruction compares the IEEE-754 single-precision floating-point operands and asserts bits in the result if their associated condition is true:
bit [0] D[a] < D[b]
bit [1] D[a] == D[b]
bit [3] Unordered
bit [4] D[a] is denormal
bit [5] D[b] is denormal
bits[31:06] are cleared.
The 'unordered' bit is asserted if either operand is a NaN.

Note: CMP.F is the only FPU instruction that does not substitute denormal operands for zero before computation.

CMP.F
D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th>c</th>
<th>00H</th>
<th>20 19 18 17 16 15</th>
<th>12 11</th>
<th>8 7</th>
<th>4BH</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>D[c][0] = ieee754_lt(D[a], D[b]);</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>D[c][1] = ieee754_eq(D[a], D[b]);</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>D[c][2] = ieee754_gt(D[a], D[b]);</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>D[c][3] = (is_nan(D[a]) OR is_nan(D[b]));</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>D[c][4] = is_denorm(D[a]);</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>D[c][5] = is_denorm(D[b]);</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Exception Flags

<table>
<thead>
<tr>
<th>FS</th>
<th>if(set_Fi) then PSW.FS = 1 else PSW.FS = 0;</th>
</tr>
</thead>
<tbody>
<tr>
<td>FI</td>
<td>if(is_s_nan(D[a]) OR is_s_nan(D[b])) then set_Fi = 1;</td>
</tr>
<tr>
<td>FV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>FZ</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>FU</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>
FX | Not set by this instruction.

**Examples**

cmp.f d3, d1, d2

**See Also**

- Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
DIV.F
Divide Float

Description
Divides the contents of data register D[a] by the contents of data register D[b] and put
the result in data register D[c]. The operands and result are single-precision IEEE-754
floating-point numbers. If either operand is a NaN (quiet or signalling), then the return
result will be the quiet NaN 7FC00000H.

DIV.F D[c], D[a], D[b] (RR)

argin_a = denorm_to_zero(f_real(D[a]));
argin_b = denorm_to_zero(f_real(D[b]));
if(is_nan(D[a]) OR is_nan(D[b])) then result = QUIET_NAN;
else if(is_inf(D[a]) AND is_inf(D[b])) then result = DIV_NAN;
else if(is_zero(D[a]) AND is_zero(D[b])) then result = DIV_NAN;
else {
    precise_result = divide(arg_a, arg_b);
    normal_result = denorm_to_zero(precise_result);
    rounded_result = ieee754_round(normal_result, PSW.RM);
    result = ieee754_32bit_format(rounded_result);
}
D[c] = result[31:0];

Exception Flags

<table>
<thead>
<tr>
<th>FS</th>
<th>if(set_FI OR set_FV OR set_FZ OR set_FU OR set_FX) then PSW.FS = 1 else PSW.FS = 0;</th>
</tr>
</thead>
<tbody>
<tr>
<td>FI</td>
<td>if(is_s_nan(D[a]) OR is_s_nan(D[b]) OR (D[c] == DIV_NAN)) then set_FI = 1 else set_FI = 0; if(set_FI) then PSW.FI = 1;</td>
</tr>
<tr>
<td>FV</td>
<td>if(rounded_result &gt;= 2128) then set_FV = 1 else set_FV = 0; if(set_FV) then PSW.FV = 1;</td>
</tr>
<tr>
<td>FZ</td>
<td>if(is_zero(D[b]) AND !(is_inf(D[a]))) then set_FZ = 1 else set_FZ = 0; if(set_FZ) then PSW.FZ = 1;</td>
</tr>
</tbody>
</table>

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
### Instruction Set

| FU                  | \[\text{if}(\text{fp\_abs}(\text{precise\_result}) < 2^{-126}) \text{ then set\_FU = 1 else set\_FU = 0}; \]
|                    | \[\text{if}(\text{set\_FU}) \text{ then PSW.FU = 1}; \]
| FX                  | \[\text{if}(\text{precise\_result} \neq \text{f\_real}(\text{result})) \text{ then set\_FX = 1 else set\_FX = 0}; \]
|                    | \[\text{if}(\text{set\_FX}) \text{ then PSW.FX = 1}; \]

### Examples
- `div.f  d3, d1, d2`

### See Also
- Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
FTOI

Float to Integer

Description
Converts the contents of data register D[a] from floating-point format to a 32-bit two's complement signed integer format. The rounded result is put in data register D[c]. The rounding mode used for the conversion is defined by the PSW.RM field.

FTOI D[c], D[a] (RR)

\[
\begin{array}{|c|c|c|c|c|c|c|}
\hline
\text{c} & 10h & - & 1H & - & a & 4BH \\
\hline
\end{array}
\]

if(is_nan(D[a])) then result = 0;
else if(f_real(D[a]) > 2^{31}-1) then result = 7FFFFFFFH;
else if(f_real(D[a]) < -2^{31}) then result = 80000000H;
   else result = round_to_integer(D[a], PSW.RM);
\]

D[c] = result[31:0];

Exception Flags

<table>
<thead>
<tr>
<th>FS</th>
<th>if(set_FL OR set_FX) then PSW.FS = 1 else PSW.FS = 0;</th>
</tr>
</thead>
<tbody>
<tr>
<td>FL</td>
<td>if((f_real(D[a]) &gt; 2^{31}-1) OR (f_real(D[a]) &lt; -2^{31}) OR is_nan(D[a])) then set_FL = 1 else set_FL = 0;</td>
</tr>
<tr>
<td></td>
<td>if(set_FL) then PSW.FL = 1;</td>
</tr>
<tr>
<td>FV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>FZ</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>FU</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>FX</td>
<td>if((f_real(D[a]) != i_real(result)) then set_FX = 1 else set_FX = 0;</td>
</tr>
<tr>
<td></td>
<td>if(set_FX) then PSW.FX = 1;</td>
</tr>
</tbody>
</table>

Examples

ftoi d2, d1

See Also

ITOF, FTOIZ
FTOIZ
Float to Integer, Round towards Zero

Description
Converts the contents of data register D[a] from floating-point format to a 32-bit two’s complement signed integer format. The result is rounded towards zero and put in data register D[c].

FTOIZ  D[c], D[a] (RR)

<table>
<thead>
<tr>
<th>c</th>
<th>13H</th>
<th>-</th>
<th>1H</th>
<th>-</th>
<th>a</th>
<th>4BH</th>
</tr>
</thead>
</table>
if(is_nan(D[a])) then result = 0;
else iff_real(D[a]) > 2^{31}-1) then result = 7FFFFFFF;
else if(f_real(D[a]) < -2^{31}) then result = 80000000H;
else result = round_to_integer(D[a], 11B);
D[c] = result[31:0];

Exception Flags

FS  if(set_FL OR set_FX) then PSW.FS = 1 else PSW.FS = 0;
FL  if((f_real(D[a]) > 2^{31}-1) OR (f_real(D[a]) < -2^{31}) OR is_nan(D[a])) then set_FL = 1 else set_FL = 0;
if(set_FL) then PSW.FL = 1;
FV  Not set by this instruction.
FZ  Not set by this instruction.
FU  Not set by this instruction.
FX  if(f_real(D[a]) != i_real(result)) then set_FX = 1 else set_FX = 0;
if(set_FX) then PSW.FX = 1;

Examples
ftoiz d2, d1

See Also
ITOF, FTOI
FTOQ31
Float to Fraction

Description
Subtracts D[b] from the exponent of the floating-point input value D[a] and converts the result to the Q31 fraction format. The result is stored in D[c]. The rounding mode used for the conversion is defined by the PSW.RM field.

The exponent adjustment is a 9-bit two’s complement number taken from D[b][8:0], with a value of [-256, 255]. D[b][31:9] is ignored.

Q31 fraction format is a 32-bit two’s complement format which represents a value in the range [-1,1).

- Bit 31 represents -1
- Bit 30 represents +1/2
- Bit 29 represents +1/4
- Bit 28 represents +1/8
- etc.

FTOQ31 D[c], D[a], D[b] (RR)

\[
\text{arg}_a = \text{denorm\_to\_zero}(f\_real(D[a]));
\]
\[
\text{if(is\_nan}(D[a])) \text{then result} = 0;
\]
\[
\text{else precise\_result} = \text{mul}(\text{arg}_a, 2^{D[b][8:0]});
\]
\[
\text{if(precise\_result} > q\_real(7FFFFFFFH)) \text{then result} = 7FFFFFFFH;
\]
\[
\text{else if(precise\_result} < -1.0) \text{then result} = 80000000H;
\]
\[
\text{else result} = \text{round\_to\_q31(precise\_result)};
\]
\[
D[c] = \text{result}[31:0];
\]

Exception Flags

<table>
<thead>
<tr>
<th>FS</th>
<th>if(set_FI OR set_FX) then PSW.FS = 1 else PSW.FS = 0;</th>
</tr>
</thead>
<tbody>
<tr>
<td>FI</td>
<td>if((precise_result} &gt; q_real(7FFFFFFFH)) OR (precise_result} &lt; -1.0) OR is_nan(D[a])) then set_FI = 1 else set_FI = 0;</td>
</tr>
<tr>
<td></td>
<td>if(set_FI) then PSW.Fi = 1;</td>
</tr>
<tr>
<td>FV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>FZ</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>FU</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>
FX

if(f_real(D[a]) != q_real(result)) then set_FX = 1 else set_FX = 0;
if(set_FX) then PSW.FX = 1;

Examples

ftoq31 d3, d1, d2

See Also

Q31TOF, FTOQ31Z
FTOQ31Z
Float to Fraction, Round towards Zero

Description
Subtracts D[b] from the exponent of the floating-point input value D[a] and converts the result to the Q31 fraction format. The result is rounded towards zero and stored in D[c].

The exponent adjustment is a 9-bit two’s complement number taken from D[b][8:0], with a value of [-256, 255]. D[b][31:9] is ignored.

Q31 fraction format is a 32-bit two’s complement format which represents a value in the range [-1,1).

Bit 31 represents -1
Bit 30 represents +1/2
Bit 29 represents +1/4
Bit 28 represents +1/8
etc.

FTOQ31Z D[c], D[a], D[b] (RR)
arg_a = denorm_to_zero(f_real(D[a]));
if(is_nan(D[a])) then result = 0;
else precise_result = mul(arg_a, 2^D[b][8:0]);
    if(precise_result > q_real(7FFFFFFFH)) then result = 7FFFFFFFH;
    else if(precise_result < -1.0) then result = 80000000H;
    else result = round_to_q31(precise_result, 11B);
D[c] = result[31:0];

Exception Flags

FS if(set_FI OR set_FX) then PSW.FS = 1 else PSW.FS = 0;
FI if((precise_result > q_real(7FFFFFFFH)) OR (precise_result < -1.0) OR is_nan(D[a])) then set_FI = 1 else set_FI = 0;
    if(set_FI) then PSW.Fi = 1;
FV Not set by this instruction.
FZ Not set by this instruction.

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
TriCore® 1 (V1.3 & V1.3.1)
32-bit Unified Processor Core

Instruction Set

FU | Not set by this instruction.
---|--------------------------------------------------
FX | if(f_real(D[a]) != q_real(result)) then set_FX = 1 else set_FX = 0;
    | if(set_FX) then PSW.FX = 1;

Examples
ftoq31z   d3, d1, d2

See Also
Q31TOF, FTOQ31
FTOU
Float to Unsigned

Description
Converts the contents of data register D[a] from floating-point format to a 32-bit unsigned integer format. The rounded result is put in data register D[c].

FTOU D[c], D[a] (RR)

if(is_nan(D[a])) then result = 0;
else if(f_real(D[a]) > 2^{32}-1) then result = FFFFFFFFH;
else if(f_real(D[a]) < 0.0) then result = 0;
else result = round_to_unsigned(D[a], PSW.RM);
D[c] = result[31:0];

Exception Flags

FS if(set_FI OR set_FX) then PSW.FS = 1 else PSW.FS = 0;
FI if((f_real(D[a]) > 2^{32}-1) OR (f_real(D[a]) < 0.0) OR is_nan(D[a])) then set_FI = 1 else set_FI = 0;
if(set_FI) then PSW.FI = 1;
FV Not set by this instruction.
FZ Not set by this instruction.
FU Not set by this instruction.
FX if(f_real(D[a]) != u_real(result)) then set_FX = 1 else set_FX = 0;
if(set_FX) then PSW.FX = 1;

Examples
ftou d2, d1

See Also
UTOF, FTOUZ
FTOUZ

Float to Unsigned, Round towards Zero

Description

Converts the contents of data register D[a] from floating-point format to a 32-bit unsigned integer format. The result is rounded towards zero and put in data register D[c].

**FTOUZ**  
D[c], D[a] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>c</td>
<td>1?H</td>
<td>-</td>
<td>1H</td>
<td>-</td>
<td>a</td>
<td>4BH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

if(is_nan(D[a])) then result = 0;
else if(f_real(D[a]) > 2^{32}-1) then result = FFFFFFFFH;
else if(f_real(D[a]) < 0.0) then result = 0;
else result = round_to_unsigned(D[a], 11b);

D[c] = result[31:0];

Exception Flags

| FS | if(set_FI OR set_FX) then PSW.FS = 1 else PSW.FS = 0; |
| Fi | if((f_real(D[a]) > 2^{32}-1) OR (f_real(D[a]) < 0.0) OR is_nan(D[a])) then set_Fi = 1 else set_Fi = 0; |
|   | if(set_Fi) then PSW.Fi = 1; |
| FV | Not set by this instruction. |
| FZ | Not set by this instruction. |
| FU | Not set by this instruction. |
| FX | if(f_real(D[a]) != u_real(result)) then set_FX = 1 else set_FX = 0; |
|   | if(set_FX) then PSW.FX = 1; |

Examples

ftouz d2, d1

See Also

UTOF, FTOU
ITOF
Integer to Float

Description
Converts the contents of data register D[a] from 32-bit two’s complement signed integer format to floating-point format. The rounded result is put in data register D[c].

\[
\text{ITOF D[c], D[a] (RR)}
\]

\[
\text{rounded_result} = \text{ieee754\_round(i\_real(D[a]), PSW.RM)};
\]
\[
\text{result} = \text{ieee754\_32bit\_format(\text{rounded\_result})};
\]
\[
D[c] = \text{result}[31:0];
\]

Exception Flags

<table>
<thead>
<tr>
<th>FS</th>
<th>if(set_FX) then PSW.FS = 1 else PSW.FS = 0;</th>
</tr>
</thead>
<tbody>
<tr>
<td>FI</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>FV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>FZ</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>FU</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>FX</td>
<td>if(f_real(result) != i_real(D[a])) then set_FX = 1 else set_FX = 0;</td>
</tr>
<tr>
<td></td>
<td>if(set_FX) then PSW.FX = 1;</td>
</tr>
</tbody>
</table>

Examples

\[
\text{itof d2, d1}
\]

See Also

FTOI, FTOIZ
**MADD.F**  
**Multiply Add Float**

**Description**

Multiplies $D[a]$ and $D[b]$ and adds the product to $D[d]$. The result is put in $D[c]$. The operands and result are floating-point numbers. If an operand is a NaN (quiet or signalling), then the return result will be the quiet NaN 7FC00000H.

**MADD.F**  
$D[c], D[d], D[a], D[b]$ (RRR)

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>06H</th>
<th>1H</th>
<th>b</th>
<th>a</th>
<th>6BH</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>201918171615</td>
<td>1211</td>
<td>8</td>
<td>7</td>
</tr>
</tbody>
</table>

- $arg_a = \text{denorm\_to\_zero}(f\_real(D[a]));$
- $arg_b = \text{denorm\_to\_zero}(f\_real(D[b]));$
- $arg_c = \text{denorm\_to\_zero}(f\_real(D[d]));$

if(is_nan($D[a]$) OR is_nan($D[b]$) OR is_nan($D[d]$)) then result = QUIET\_NAN;

else if(is_inf($D[a]$) AND is_zero($D[b]$)) then result = MUL\_NAN;

else if(is_zero($D[a]$) AND is_inf($D[b]$)) then result = MUL\_NAN;

else if(((is_neg_inf($D[a]$) AND is_neg_inf($D[b]$)) OR
    ((is_pos_inf($D[a]$) AND is_pos_inf($D[b]$))) AND
    is_neg_inf($D[d]$)) then result = ADD\_NAN;

else if(((is_neg_inf($D[a]$) AND is_pos_inf($D[b]$)) OR
    ((is_pos_inf($D[a]$) AND is_neg_inf($D[b]$))) AND
    is_pos_inf($D[b]$)) then result = ADD\_NAN;

else {
    precise_mul_result = mul(arg_a, arg_b);
    precise_result = add(precise_mul_result, arg_c);
    normal_result = denorm\_to\_zero(precise_result);
    rounded_result = ieee754\_round(normal_result, PSW.RM);
    result = ieee754\_32bit\_format(rounded_result);
}

$D[c] = result[31:0]$;
Exception Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Condition</th>
<th>PSW.FX</th>
<th>PSW.FV</th>
<th>PSW.FI</th>
<th>PSW.FS</th>
</tr>
</thead>
<tbody>
<tr>
<td>FS</td>
<td>(set_FI OR set_FV OR set_FU or set_FX) then PSW.FS = 1 else PSW.FS = 0;</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FI</td>
<td>if(is_s_nan(D[a]) OR is_s_nan(D[b]) OR is_s_nan(D[d]) OR (result == ADD_NAN) OR (result == MUL_NAN)) then set_FI = 1 else set_FI = 0; if(set_FI) then PSW.FI = 1;</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FV</td>
<td>if(rounded_result &gt;= 2^{128}) then set_FV = 1 else set_FV = 0; if(set_FV) then PSW.FV = 1;</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FZ</td>
<td>Not set by this instruction.</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FU</td>
<td>if(fp_abs(precise_result) &lt; 2^{-126}) then set_FU = 1 else set_FU = 0; if(set_FU) then PSW.FU = 1;</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FX</td>
<td>if(precise_result != f_real(result)) then set_FX = 1 else set_FX = 0; if(set_FX) then PSW.FX = 1;</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Examples

madd.f d4, d3, d1, d2

See Also

MSUB.F, MUL
**MSUB.F**

Multiply Subtract Float

**Description**

Multiplies D[a] and D[b] and subtracts the product from D[d], putting the result in D[c]. The operands and result are floating-point numbers. If any operand is a NaN (quiet or signalling), then the return result will be the quiet NaN 7FC0 0000H.

**MSUB.F**

<table>
<thead>
<tr>
<th>c</th>
<th>d</th>
<th>07H</th>
<th>-</th>
<th>1H</th>
<th>b</th>
<th>a</th>
<th>6BH</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
<td>2423</td>
<td>2019</td>
<td>18</td>
<td>16</td>
<td>15</td>
<td>12</td>
</tr>
</tbody>
</table>

arg\_a = denorm\_to\_zero(f\_real(D[a]));
arg\_b = denorm\_to\_zero(f\_real(D[b]));
arg\_c = denorm\_to\_zero(f\_real(D[d]));
if(is_nan(D[a]) OR is_nan(D[b]) OR is_nan(D[d])) then result = QUIET\_NAN;
else if(is_inf(D[a]) AND is_zero(D[b])) then result = MUL\_NAN;
else if(is_zero(D[a]) AND is_inf(D[b])) then result = MUL\_NAN;
else if(((is_neg_inf(D[a]) AND is_neg_inf(D[b])) OR ((is_pos_inf(D[a]) AND is_pos_inf(D[b]))) AND is_pos_inf(D[d])) then result = ADD\_NAN;
else if(((is_neg_inf(D[a]) AND is_pos_inf(D[b])) OR (is_pos_inf(D[a]) AND is_neg_inf(D[b]))) AND is_neg_inf(D[b])) then result = ADD\_NAN;
else {
    precise\_mul\_result = ieee754\_mul(arg\_a, arg\_b);
    precise\_result = ieee754\_add(-precise\_mul\_result, arg\_c);
    normal\_result = denorm\_to\_zero(precise\_result);
    rounded\_result = ieee754\_round(normal\_result, PSW.RM);
    result = ieee754\_32bit\_format(rounded\_result);
}
D[c] = result[31:0];

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
**Exception Flags**

<table>
<thead>
<tr>
<th>Flag</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>FS</td>
<td>set_Fi OR set_Fv OR set_Fu OR set_Fx</td>
</tr>
<tr>
<td>Fi</td>
<td>if(is_s_nan(D[a]) OR is_s_nan(D[b]) OR is_s_nan(D[d]) OR (result == ADD_NAN) OR (result == MUL_NAN)) then set_Fi = 1 else set_Fi = 0; if(set_Fi) then PSW.Fi = 1;</td>
</tr>
<tr>
<td>Fv</td>
<td>if(rounded_result &gt;= 2^{128}) then set_Fv = 1 else set_Fv = 0; if(set_Fv) then PSW.Fv = 1;</td>
</tr>
<tr>
<td>Fz</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>Fu</td>
<td>if(fp_abs(precise_result) &lt; 2^{-126}) then set_Fu = 1 else set_Fu = 0; if(set_Fu) then PSW.Fu = 1;</td>
</tr>
<tr>
<td>Fx</td>
<td>if(precise_result != f_real(result)) then set_Fx = 1 else set_Fx = 0; if(set_Fx) then PSW.Fx = 1;</td>
</tr>
</tbody>
</table>

**Examples**

msub.f  d4, d3, d1, d2

**See Also**

MADD.F
MUL.F
Multiply Float

Description
Multiplies D[a] and D[b] and stores the result in D[c]. The operands and result are floating-point numbers. If an operand is a NaN (quiet or signalling), then the return result will be the quiet NaN 7FC00000H.

MUL.F D[c], D[a], D[b] (RR)

<table>
<thead>
<tr>
<th>c</th>
<th>04H</th>
<th>-</th>
<th>1H</th>
<th>b</th>
<th>a</th>
<th>4BH</th>
</tr>
</thead>
</table>

arg_a = denorm_to_zero(f_real(D[a]));
arg_b = denorm_to_zero(f_real(D[b]));
if(is_nan(D[a]) OR is_nan(D[b])) then result = QUIET_NAN;
else if(is_inf(D[a]) AND is_zero(D[b])) then result = MUL_NAN;
else if(is_inf(D[b]) AND is_zero(D[a])) then result = MUL_NAN;
else {
    precise_result = mul(arg_a, arg_b);
    normal_result = denorm_to_zero(precise_result);
    rounded_result = ieee754_round(normal_result, PSW.RM);
    result = ieee754_32bit_format(rounded_result);
}
D[c] = result[31:0];

Exception Flags

<table>
<thead>
<tr>
<th>FS</th>
<th>if(set_FI OR set_FV OR set_FU OR set_FX) then PSW.FS = 1 else PSW.FS = 0;</th>
</tr>
</thead>
<tbody>
<tr>
<td>FI</td>
<td>if(is_s_nan(D[a]) OR is_s_nan(D[b]) OR (result == MUL_NAN)) then set_FI = 1 else set_FI = 0;</td>
</tr>
<tr>
<td></td>
<td>if(set_FI) then PSW.FI = 1;</td>
</tr>
<tr>
<td>FV</td>
<td>if(rounded_result &gt;= 2^128) then set_FV = 1 else set_FV = 0;</td>
</tr>
<tr>
<td></td>
<td>if(set_FV) then PSW.FV = 1;</td>
</tr>
<tr>
<td>FZ</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>FU</td>
<td>if(fp_abs(precise_result) &lt; 2^-126) then set_FU = 1 else set_FU = 0;</td>
</tr>
<tr>
<td></td>
<td>if(set_FU) then PSW.FU = 1;</td>
</tr>
</tbody>
</table>
FX

| if(precise_result != f_real(result)) then set_FX = 1 else set_FX = 0; |
| if(set_FX) then PSW.FX = 1; |

Examples

mul.f    d3, d1, d2

See Also

-
Q31TOF
Fraction to Floating-point

Description
Converts the D[a] from Q31 fraction format to floating-point format, then adds D[b] to the exponent and stores the resulting value in D[c]. The exponent adjustment is a 9-bit two’s complement number taken from D[b][8:0], with a value in the range [-256, 255]. D[b][31:9] is ignored. Q31 fraction format is a 32-bit two’s complement format which represents a value in the range [-1,1).

- Bit 31 represents -1
- Bit 30 represents +1/2
- Bit 29 represents +1/4
- etc.

Q31TOF

<table>
<thead>
<tr>
<th>D[c], D[a], D[b] (RR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 28 27 20 19 18 17</td>
</tr>
<tr>
<td>c  15H         -  1H   b  a  4BH</td>
</tr>
</tbody>
</table>

precise_result = mul(q_real(D[a]),2^b[8:0]);
rounded_result = ieee754_round(precise_result, PSW.RM);
result = ieee754_32bit_format(rounded_result);
D[c] = result[31:0];

Exception Flags

- FS if(set_FX) then PSW.FS = 1 else PSW.FS = 0;
- FI Not set by this instruction.
- FV Not set by this instruction.
- FZ Not set by this instruction.
- FU Not set by this instruction.
- FX if(precise_result != f_real(result)) then set_FX = 1 else set_FX = 0;
  if(set_FX) then PSW.FX = 1;

Examples
q31tof d3, d1, d2

See Also
FTOQ31, FTOQ31Z
QSEED.F
Inverse Square Root Seed

Description
An approximation of the reciprocal of the square root of D[a] is stored in D[c]. The accuracy of the result is no less than 6.75 bits, and therefore always within ±1% of the accurate result.

The operand and result are floating-point numbers. If the operand is ±0 then the result will be the appropriately signed ∞. If the operand is a NaN (quiet or signalling), then the return result will be the quiet NaN 7FC00000H.

This instruction can be used to implement a floating-point square root function in software using the Newton-Raphson iterative method.

QSEED.F D[c], D[a] (RR)
arg_a = denorm_to_zero(f_real(D[a]));
if(is_nan(D[a])) then result = QUIET_NAN;
else if(arg_a == +0.0) then result = POS_INFINITY;
else if(arg_a == -0.0) then result = NEG_INFINITY;
else if(arg_a < 0.0) then result = SQRT_NAN;
else {
    normal_result = approx_inv_sqrt(arg_a);
    result = ieee754_32bit_format(nomral_result);
}
D[c] = result[31:0];

Exception Flags

| FS  | if(set_FI) then PSW.FS = 1 else PSW.FS = 0; |
| F1  | if(is_s_nan(D[a]) OR (D[c] == SQRT_NAN)) then set_F1 = 1 else set_F1 = 0; |
|     | if(set_FI) then PSW.F1 = 1; |
| FV  | Not set by this instruction. |
| FZ  | Not set by this instruction. |
| FU  | Not set by this instruction. |
| FX  | Not set by this instruction. |

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
Examples
qseed.f   d2, dl

See Also
-
SUB.F
Subtract Float

Description
Subtracts D[a] from D[d] and stores the result in D[c]. The operands and result are floating-point numbers.
If any operand is a NaN (quiet or signalling), then the return result will be the quiet NaN 7FC00000H.

\[ \text{SUB.F } D[c], D[d], D[a] \ (RRR) \]

\[
\begin{align*}
\text{arg}_a &= \text{denorm_to_zero}(f_{\text{real}}(D[a])); \\
\text{arg}_b &= \text{denorm_to_zero}(f_{\text{real}}(D[d]));
\end{align*}
\]

if(is_nan(D[a]) OR is_nan(D[b])) then result = QUIET_NAN;
else if(is_pos_inf(D[a]) AND is_pos_inf(D[b])) then result = ADD_NAN;
else if(is_neg_inf(D[a]) AND is_neg_inf(D[b])) then result = ADD_NAN;
else {
    \text{precise_result} = \text{add}(-\text{arg}_a, \text{arg}_b);
    \text{normal_result} = \text{denorm_to_zero}(\text{precise_result});
    \text{rounded_result} = \text{ieee754_round}(\text{normal_result}, \text{PSW.RM});
    \text{result} = \text{ieee754_32bit_format}(\text{rounded_result});
}
\]

D[c] = result[31:0];

Exception Flags

\[
\begin{align*}
\text{FS} & \quad \text{if(set_FI OR set_FV OR setFU OR set_FX) then PSW.FS = 1 else PSW.FS = 0;} \\
\text{FI} & \quad \text{if(is_s_nan(D[a]) OR is_s_nan(D[b])) then set_FI = 1 else set_FI = 0;} \\
\text{FV} & \quad \text{if(rounded_result} \geq 2^{128}) \text{ then set_FV = 1 else set_FV = 0;} \\
\text{FZ} & \quad \text{Not set by this instruction.} \\
\text{FU} & \quad \text{if(fp_abs(precise_result) < 2^{-126}) then set_FU = 1 else set_FU = 0;} \\
\end{align*}
\]
### Instruction Set

**FX**

<table>
<thead>
<tr>
<th>Description</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>if(precise_result != f_real(result)) then set_FX = 1 else set_FX = 0;</td>
<td></td>
</tr>
<tr>
<td>if(set_FX) then PSW.FX = 1;</td>
<td></td>
</tr>
</tbody>
</table>

### Examples

```
sub.f    d3, d1, d2
```

### See Also

- ADD.F

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
UPDFL
Update Flags

Description
The UPDFL instruction takes two 8-bit data fields from D[a], and uses them to update the
PSW user flag bits (PSW [31:24]) that the FPU uses to store its exception flags and
rounding mode in. D[a][15:8] are the update mask field; a ‘1’ in a given bit position
indicates that the corresponding PSW user flag bit is to be updated. D[a][7:0] are the
update value field. These bits supply the values to be written to the PSW user flags bits,
in the positions specified by the mask field.

Example: Changing the current PSW[25:24] (Rounding mode) to round toward +∞,
without modifying any of the current exception flag settings, can be accomplished by
loading the literal value 0301H into register D[0], and issuing the instruction, UPDFL D[0].
UPDFL can be used to create exceptions that cause asynchronous traps to be taken.

<table>
<thead>
<tr>
<th>UPDFL</th>
<th>D[a] (RR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>2827</td>
</tr>
<tr>
<td></td>
<td>20 19 18 17 16 15</td>
</tr>
<tr>
<td></td>
<td>-</td>
</tr>
</tbody>
</table>

set_FS = (PSW.FS & ~D[a][15]) | (D[a][7] & D[a][15]);
set_FI = (PSW.FI & ~D[a][14]) | (D[a][6] & D[a][14]);
set_FV = (PSW.FV & ~D[a][13]) | (D[a][5] & D[a][13]);
set_FZ = (PSW.FZ & ~D[a][12]) | (D[a][4] & D[a][12]);
set_FU = (PSW.FU & ~D[a][11]) | (D[a][3] & D[a][11]);
set_FX = (PSW.FX & ~D[a][10]) | (D[a][2] & D[a][10]);
set_RM = (PSW.RM & ~D[a][9:8]) | (D[a][1:0] & D[a][9:8]);

Exception Flags

| FS | PSW.FS = set_FS; |
|    |                  |
| Fi | PSW.FI = set_Fi; |
| FV | PSW.FV = set_FV; |
| FZ | PSW.FZ = set_FZ; |
| FU | PSW.FU = set_FU; |
| FX | PSW.FX = set_FX; |
Examples
updf1 d1

See Also
-
UTOF
Unsigned to Floating-point

Description
Converts the contents of data register D[a] from 32-bit unsigned integer format to floating-point format. The rounded result is stored in D[c].

\[
\text{UTOF D[c], D[a] (RR)}
\]

\[
\text{rounded_result} = \text{ieee754_round(u_real(D[a]), PSW.RM)};
\]

\[
\text{result} = \text{ieee754_32bit_format(} \text{rounded_result} \text{)};
\]

\[
\text{D[c]} = \text{result}[31:0];
\]

Exception Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FS</td>
<td>if(set_FX) then PSW.FS = 1 else PSW.FS = 0;</td>
</tr>
<tr>
<td>FI</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>FV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>FZ</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>FU</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>FX</td>
<td>if(u_real(D[c]) != f_real(D[a])) then set_FX = 1 else set_FX = 0;</td>
</tr>
<tr>
<td></td>
<td>if(set_FX) then PSW.FX = 1;</td>
</tr>
</tbody>
</table>

Examples

```
UTOF d2, d1
```

See Also

FTOU, FTOUZ
### 3.3 MMU Instructions

Each page for this group of instructions is laid out as follows:

<table>
<thead>
<tr>
<th>Key:</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Instruction Mnemonic</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Instruction Longname</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Description (32-bit)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Description (16-bit)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>Syntax (32-bit), and Instruction format in parentheses. Note also</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>Opcodes (32-bit)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>Operation in RTL format (32-bit)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>Syntax (16-bit)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>Opcodes (16-bit)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>Operation (RTL) (16-bit)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>Status Flags (User Status Bits)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>Instruction Examples (32-bit)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>Instruction Examples (16-bit)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>Related instructions</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>Operation quick reference following Syntax; see (MAC instructions only)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### Key:
- J: Jump Unconditional
- disp24 (B): Add the value specified by disp24, multiplied by two and sign-extended to 32-bits, to the contents of PC and jump to that address.
- disp8 (B): Add the value specified by disp8, multiplied by two and sign-extended to 32-bits, to the contents of PC and jump to that address.

#### Status Flags:
- C: NZC set by this instruction
- V: Not set by this instruction
- SV: NZC set by this instruction
- AV: Not set by this instruction
- SAV: NZC set by this instruction

#### Examples:
- j foobar
- j foobar

#### See Also:
- Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494

---

**Instruction Set**

**Key**:
- Instruction Mnemonic
- Instruction Longname
- Description (32-bit)
- Description (16-bit)
- Syntax (32-bit), and Instruction format in parentheses. Note also
- Opcodes (32-bit)
- Operation in RTL format (32-bit)
- Syntax (16-bit)
- Opcodes (16-bit)
- Operation (RTL) (16-bit)
- Status Flags (User Status Bits)
- Instruction Examples (32-bit)
- Instruction Examples (16-bit)
- Related instructions
- Operation quick reference following Syntax; see (MAC instructions only)

**Examples**
- J foobar
- J foobar

**See Also**
- Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494

**Status Flags**
- C: NZC set by this instruction
- V: Not set by this instruction
- SV: NZC set by this instruction
- AV: Not set by this instruction
- SAV: NZC set by this instruction

**Examples**
- J foobar
- J foobar

**See Also**
- Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
TLBDEMAP  
Translation Lookaside Buffer Demap  

Description  
*Note: The TLBDEMAP instruction can only be executed in Supervisor mode.*  
The TLBDEMAP instruction is used to uninstall a mapping in the MMU (Memory Management Unit). TLBDEMAP takes as a parameter, a data register that contains the virtual address whose mapping is to be removed. The Address Space Identifier (ASI) for the demap operation is obtained from the ASI register. Note that demapping a translation that does not exist in the MMU results in a NOP.  
*Note: A TLBDEMAP instruction should be followed by an ISYNC before any access to an address in the demapped page is made.*  

TLBDEMAP \[ D[a] \text{(RR)} \]

<table>
<thead>
<tr>
<th>31</th>
<th>2827</th>
<th>201918171615</th>
<th>1211</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>00H</td>
<td>-</td>
<td>-</td>
<td>a</td>
<td></td>
<td>75H</td>
</tr>
</tbody>
</table>

Removes the Page Table Entry (PTE) containing the virtual address specified by \( D[a] \) from either TLB-A or TLB-B. If the PTE does not exist then NOP.  

Status Flags  

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

Examples  

tlbemap d2

See Also  

TLBMAP, TLBFLUSH.A, TLBFLUSH.B, TLBPROBE.A, TLBPROBE.I
Description

Note: The TLBFLUSH instruction can only be executed in Supervisor mode.

The TLBFLUSH instructions are used to flush mappings from the MMU (Memory Management Unit). There are two variants of the TLBFLUSH instruction:

- TLBFLUSH.A flushes all the mappings from TLB-A.
- TLBFLUSH.B flushes all mappings from TLB-B.

Note: The TLBFLUSH instruction should be followed by an ISYNC before any access is made to a PTE translated virtual address.

**TLBFLUSH.A (RR)**

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>04H</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>75H</td>
<td></td>
</tr>
</tbody>
</table>

Flushes all Page Table Entry (PTE) mappings from TLB-A.

**TLBFLUSH.B (RR)**

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>05H</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>75H</td>
<td></td>
</tr>
</tbody>
</table>

Flushes all Page Table Entry (PTE) mappings from TLB-B.

**Status Flags**

<table>
<thead>
<tr>
<th>C</th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

**Examples**

tlbflush.a
See Also

TLBMAP, TLBDEMAP, TLBPROBE.A, TLBPROBE.I
TLBMAP
TLB Map

Description

Note: This instruction can only be executed in Supervisor mode.

The TLBMAP instruction is used to install a mapping in the MMU (Memory Management Unit). The data register pair E[a] issued as a parameter. The even E[a] register contains the VPN for the translation while the odd E[a] register contains the page attributes and PPN. The ASI for the translation is obtained from the ASI register. The page attributes are contained in the most significant byte of the odd register. Bits E[a][9:0] and E[a][55:54] are reserved and should be written with 0's. Bits E[a][15:10] and E[a][5:0] are reserved when unused and therefore should be set to 0 when unused. For example, if the page size (PSZ) is set to 4K (01B) then bits E[a][11:10] of the VPN are unused and should be set to 0, similarly bits E[a][33:32] of the PPN are also unused and should be set to 0.

Note: A TLBMAP instruction is to be followed by an ISYNC instruction before attempting to use the installed mapping.

Note: Bits E[a][9:0] and E[a][55:54] are reserved.

TLBMAP E[a] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>a</td>
<td>75H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

TTE.ASI = ASI;
TTE.VPN = E[a][31:10];
TTE.PPN = E[a][53:32];
TTE.PSZ = E[a][57:56];
TTE.C = E[a][58];
TTE.G = E[a][59];
TTE.RE = E[a][60];
TTE.WE = E[a][61];
TTE.XE = E[a][62];
TTE.V = E[a][63];

Status Flags

C | Not set by this instruction.
V  Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.

Examples

   tlbmap  e2
   isync

See Also

TLBMAP, TLBDEMAP, TLBFLUSH.A, TLBFLUSH.B, TLBPROBE.A, TLBPROBE.I
TLBPROBE.A
TLB Probe Address

Description

Note: The TLBPROBE.A instruction can only be executed in Supervisor mode.

TLBPROBE.A is used to probe the MMU (Memory Management Unit) for a virtual address. Data register D[a] contains the virtual address for the probe. The Address Space Identifier (ASI) for the probe is obtained from the ASI register. The instruction returns:

- The ASI and VPN of the translation in the Translation Virtual Address register (TVA).
- The PPN and attributes in the Translation Physical Address register (TPA).
- The TLB index of the translation in the Translation Page Index register (TPX).

The TPA.V bit is set to zero if the TTE contained an invalid translation or an invalid index was used for the probe.

TLBPROBE.A D[a] (RR)

if (TLB contains an entry which matches the ASI / VPN in D[a]) {
    index = matched TLB entry;
    TVA.ASI = TLB[index].ASI;
    TVA.VPN = TLB[index].VPN;
    TPA.PPN = TLB[index].PPN;
    TPA.PSZ = TLB[index].PSZ;
    TPA.C = TLB[index].C;
    TPA.G = TLB[index].G;
    TPA.RE = TLB[index].RE;
    TPA.WE = TLB[index].WE;
    TPA.XE = TLB[index].XE;
    TPA.V = TLB[index].V;
    TPX = index;
} else {
    TPA.V = 0;
}
### Status Flags

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>V</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>AV</td>
<td>Not set by this instruction.</td>
</tr>
<tr>
<td>SAV</td>
<td>Not set by this instruction.</td>
</tr>
</tbody>
</table>

### Examples

```
tlbprobe.a d2
```

### See Also

`TLBMAP, TLBDEMAP, TLBFLUSH.A, TLBFLUSH.B, TLBPROBE.A, TLBPROBE.I`
TLBPROBE.I
TLB Probe Index

Description

*Note: The TLBPROBE.I instruction can only be executed in Supervisor mode.*

The TLBPROBE.I instruction takes a data register (D[a]) as a parameter and is used to probe the TLB at a given index. The D[a] register contains the index for the probe. Bits D[a][31:8] are reserved and should be set to 0's.

*Note: This instruction is intended for diagnostic use only. The index set for the TLBs is implementation specific, and there is no architecturally defined way to predict what TLB index value will be associated with a given address mapping.*

### TLBPROBE.I  D[a] (RR)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>09H</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>17</td>
<td>16</td>
<td>15</td>
<td></td>
<td></td>
<td>a</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>75H</td>
</tr>
</tbody>
</table>

If (D[a] is a valid TLB entry index) {
    index = D[a];
    TVA.ASI = TLB[index].ASI;
    TVA.VPN = TLB[index].VPN;
    TPA.PPN = TLB[index].PPN;
    TPA.[attributes] = TLB[index].[attributes];
    TPX = index;
} else {
    TPA.V = 0;
}

**Status Flags**

<table>
<thead>
<tr>
<th></th>
<th>Not set by this instruction.</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td></td>
</tr>
<tr>
<td>V</td>
<td></td>
</tr>
<tr>
<td>SV</td>
<td></td>
</tr>
<tr>
<td>AV</td>
<td></td>
</tr>
<tr>
<td>SAV</td>
<td></td>
</tr>
</tbody>
</table>

**Examples**

```
tlbprobe.i  d2
```
See Also
TLBMAP, TLBDEMAP, TLBFLUSH.A, TLBFLUSH.B, TLBPROBE.A, TLBPROBE.I

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
# Summary Tables of LS and IP Instructions

This chapter contains two tables, one of the LS instructions and one of the IP instructions.

## Table 4-1 Load Store Instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Instruction</th>
<th>Instruction</th>
<th>Instruction</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD.A</td>
<td>ADDI.H.A</td>
<td>ADDSC.A</td>
<td>ADDSC.AT</td>
<td>BISR</td>
</tr>
<tr>
<td>CACHE.I</td>
<td>CACHE.W</td>
<td>CACHE.WI</td>
<td>CACHE.WI</td>
<td></td>
</tr>
<tr>
<td>CALL</td>
<td>CALLA</td>
<td>CALLI</td>
<td>DEBUG</td>
<td>DISABLE</td>
</tr>
<tr>
<td>DSYNC</td>
<td>ENABLE</td>
<td>EQ.A</td>
<td>EQZ.A</td>
<td>GE.A</td>
</tr>
<tr>
<td>ISYNC</td>
<td>J</td>
<td>J.A</td>
<td>JEQ.A</td>
<td>JI</td>
</tr>
<tr>
<td>JL</td>
<td>JLA</td>
<td>JLI</td>
<td>JNE.A</td>
<td>JNZ.A</td>
</tr>
<tr>
<td>JZ.A</td>
<td>LD.A</td>
<td>LD.B</td>
<td>LD.BU</td>
<td>LD.D</td>
</tr>
<tr>
<td>LD.DA</td>
<td>LD.H</td>
<td>LD.HU</td>
<td>LD.Q</td>
<td>LD.W</td>
</tr>
<tr>
<td>LDLCX</td>
<td>LDMST</td>
<td>LDUCX</td>
<td>LEA</td>
<td>LOOP</td>
</tr>
<tr>
<td>LOOPU</td>
<td>LT.A</td>
<td>MFCR</td>
<td>MOV.A</td>
<td>MOV.AA</td>
</tr>
<tr>
<td>MOV.D</td>
<td>MOVH.A</td>
<td>MTCR</td>
<td>NE.A</td>
<td>NEZ.A</td>
</tr>
<tr>
<td>NOP</td>
<td>RET</td>
<td>RFE</td>
<td>RFM</td>
<td>RSLCX</td>
</tr>
<tr>
<td>ST.A</td>
<td>ST.B</td>
<td>ST.D</td>
<td>ST.DA</td>
<td>ST.H</td>
</tr>
<tr>
<td>ST.Q</td>
<td>ST.T</td>
<td>ST.W</td>
<td>STLCX</td>
<td>STUCX</td>
</tr>
<tr>
<td>SUB.A</td>
<td>SVLCX</td>
<td>SWAP.W</td>
<td>SYSCALL</td>
<td>TLBDEMAP</td>
</tr>
<tr>
<td>TLBFLUSH.A</td>
<td>TLBFLUSH.B</td>
<td>TLBMAP</td>
<td>TLBPROBE.A</td>
<td>TLBPROBE.I</td>
</tr>
<tr>
<td>TRAPSV</td>
<td>TRAPV</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
### Table 4-2: IP Instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Instruction</th>
<th>Instruction</th>
<th>Instruction</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>ABS.B</td>
<td>ABS.H</td>
<td>ABS</td>
<td>ABS.DIF.B</td>
<td>ABS.DIF.H</td>
</tr>
<tr>
<td>ABS.DIF</td>
<td>ABS.DIFS.H</td>
<td>ABS.DIFS</td>
<td>ABSS.H</td>
<td>ABSS</td>
</tr>
<tr>
<td>ADD.B</td>
<td>ADD.F</td>
<td>ADD.H</td>
<td>ADD</td>
<td>ADDC</td>
</tr>
<tr>
<td>ADDI</td>
<td>ADDIH</td>
<td>ADDS.H</td>
<td>ADDS.HU</td>
<td>ADDS.U</td>
</tr>
<tr>
<td>ADDS</td>
<td>ADDX</td>
<td>AND.AND.T</td>
<td>AND.ANDN.T</td>
<td>AND.EQ</td>
</tr>
<tr>
<td>AND.GE.U</td>
<td>AND.GE</td>
<td>AND.LT.U</td>
<td>AND.LT</td>
<td>AND.NE</td>
</tr>
<tr>
<td>AND.NOR.T</td>
<td>AND.OR.T</td>
<td>AND.T</td>
<td>AND</td>
<td>ANDN.T</td>
</tr>
<tr>
<td>ANDN</td>
<td>BMERGE</td>
<td>BSPLIT</td>
<td>CADD</td>
<td>CADDN</td>
</tr>
<tr>
<td>CLO.H</td>
<td>CLO</td>
<td>CLS.H</td>
<td>CLS</td>
<td>CLZ.H</td>
</tr>
<tr>
<td>CLZ</td>
<td>CMOV</td>
<td>CMVN</td>
<td>CMP.F</td>
<td>CSUB</td>
</tr>
<tr>
<td>CSUBN</td>
<td>DEXTR</td>
<td>DIV.F</td>
<td>DVADJ</td>
<td>DVINIT.B</td>
</tr>
<tr>
<td>DVINIT.BU</td>
<td>DVINIT.H</td>
<td>DVINIT.HU</td>
<td>DVINIT.U</td>
<td>DVINIT</td>
</tr>
<tr>
<td>DVSTEP.U</td>
<td>DVSTEP</td>
<td>EQ.B</td>
<td>EQ.H</td>
<td>EQ.W</td>
</tr>
<tr>
<td>EQ</td>
<td>EQANY.B</td>
<td>Eqany.H</td>
<td>EXTR.U</td>
<td>EXTR</td>
</tr>
<tr>
<td>FTOI</td>
<td>FTOI.Z</td>
<td>FTOQ31</td>
<td>FTOQ31Z</td>
<td>FTOU</td>
</tr>
<tr>
<td>FTOUZ</td>
<td>GE.U</td>
<td>GE</td>
<td>IMASK</td>
<td>INS.T</td>
</tr>
<tr>
<td>INSERT</td>
<td>INSN.T</td>
<td>ITOF</td>
<td>IXMAX.U</td>
<td>IXMAX</td>
</tr>
<tr>
<td>IXMIN.U</td>
<td>IXMIN</td>
<td>JEQ</td>
<td>JGE.U</td>
<td>JGE</td>
</tr>
<tr>
<td>JGEZ</td>
<td>JGTZ</td>
<td>JLEZ</td>
<td>JLT.U</td>
<td>JLT</td>
</tr>
<tr>
<td>JLTZ</td>
<td>JNE</td>
<td>JNED</td>
<td>JNEI</td>
<td>JNZ.T</td>
</tr>
<tr>
<td>JNZ</td>
<td>JZ.T</td>
<td>JZ</td>
<td>LT.B</td>
<td>LT.BU</td>
</tr>
<tr>
<td>LT.H</td>
<td>LT.HU</td>
<td>LT.U</td>
<td>LT.W</td>
<td>LT.WU</td>
</tr>
<tr>
<td>LT</td>
<td>MADD.F</td>
<td>MADD.H</td>
<td>MADDQ</td>
<td>MADD.U</td>
</tr>
<tr>
<td>MADD</td>
<td>MADDM.H</td>
<td>MADDMS.H</td>
<td>MADDR.H</td>
<td>MADDR.Q</td>
</tr>
<tr>
<td>MADDRS.H</td>
<td>MADDRS.Q</td>
<td>MADD.S</td>
<td>MADD.S.Q</td>
<td>MADD.S.U</td>
</tr>
<tr>
<td>MADD.S</td>
<td>MADDSUM.H</td>
<td>MADDSUM.S.H</td>
<td>MADDSUM.S.H</td>
<td>MADD.SUR.H</td>
</tr>
<tr>
<td>MADD.SURS.</td>
<td>MADD.SUS.H</td>
<td>MAX.B</td>
<td>MAX.BU</td>
<td>MAX.H</td>
</tr>
<tr>
<td>MAX.HU</td>
<td>MAX.U</td>
<td>MAX</td>
<td>MIN.B</td>
<td>MIN.BU</td>
</tr>
<tr>
<td>MIN.H</td>
<td>MIN.HU</td>
<td>MIN.U</td>
<td>MIN</td>
<td>MOV.U</td>
</tr>
<tr>
<td>MOV</td>
<td>MOVH</td>
<td>MSUB.F</td>
<td>MSUB.H</td>
<td>MSUB.Q</td>
</tr>
</tbody>
</table>

*See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494*
<table>
<thead>
<tr>
<th>Table 4-2</th>
<th>IP Instructions</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSUB.U</td>
<td>MSUB</td>
</tr>
<tr>
<td>MSUBD.U</td>
<td>MSUBAD.H</td>
</tr>
<tr>
<td>MSUBADRS.U</td>
<td>MSUBAD.H</td>
</tr>
<tr>
<td>MSUBR.H</td>
<td>MSUBR.Q</td>
</tr>
<tr>
<td>MSUBRS.H</td>
<td>MSUBRS.H</td>
</tr>
<tr>
<td>MSUBS.Q</td>
<td>MSUBS.U</td>
</tr>
<tr>
<td>MUL.Q</td>
<td>MUL</td>
</tr>
<tr>
<td>MULR.H</td>
<td>MULR.Q</td>
</tr>
<tr>
<td>NAND</td>
<td>NE</td>
</tr>
<tr>
<td>OR</td>
<td>ORN.T</td>
</tr>
<tr>
<td>OR.ANDN.T</td>
<td>OR.EQ</td>
</tr>
<tr>
<td>OR.LT</td>
<td>OR.NE</td>
</tr>
<tr>
<td>ORN</td>
<td>ORN</td>
</tr>
<tr>
<td>Q31TOF</td>
<td>QSEED.F</td>
</tr>
<tr>
<td>RSUBS</td>
<td>SAT.B</td>
</tr>
<tr>
<td>SEL</td>
<td>SELN</td>
</tr>
<tr>
<td>SH.GE.U</td>
<td>SH.GE</td>
</tr>
<tr>
<td>SH.NAND.T</td>
<td>SH.NE</td>
</tr>
<tr>
<td>SH.XNOR.T</td>
<td>SH.XOR.T</td>
</tr>
<tr>
<td>SHAS</td>
<td>SUB.B</td>
</tr>
<tr>
<td>SUBC</td>
<td>SUBS.H</td>
</tr>
<tr>
<td>SUBX</td>
<td>UNPACK</td>
</tr>
<tr>
<td>XNOR</td>
<td>XOR.EQ</td>
</tr>
<tr>
<td>XOR.LT</td>
<td>XOR.NE</td>
</tr>
</tbody>
</table>

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
### TriCore® 1 (V1.3 & V1.3.1)
32-bit Unified Processor Core

**Summary Tables of LS and IP Instructions**

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>...</td>
<td>...</td>
</tr>
</tbody>
</table>

User's Manual 4 - 510 V1.3.8, 2008-01
## List of Instructions by Shortname

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Chapter - Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>ABS</td>
<td>3 - 22</td>
</tr>
<tr>
<td>ABS.B</td>
<td>3 - 23</td>
</tr>
<tr>
<td>ABS.H</td>
<td>3 - 23</td>
</tr>
<tr>
<td>ABSDDIF</td>
<td>3 - 25</td>
</tr>
<tr>
<td>ABSDDIF.B</td>
<td>3 - 27</td>
</tr>
<tr>
<td>ABSDDIF.H</td>
<td>3 - 27</td>
</tr>
<tr>
<td>ABSDFS</td>
<td>3 - 29</td>
</tr>
<tr>
<td>ABSDFS.H</td>
<td>3 - 31</td>
</tr>
<tr>
<td>ABSS</td>
<td>3 - 32</td>
</tr>
<tr>
<td>ABSS.H</td>
<td>3 - 33</td>
</tr>
<tr>
<td>ADD</td>
<td>3 - 34</td>
</tr>
<tr>
<td>ADD.A</td>
<td>3 - 37</td>
</tr>
<tr>
<td>ADD.B</td>
<td>3 - 39</td>
</tr>
<tr>
<td>ADD.F</td>
<td>3 - 467</td>
</tr>
<tr>
<td>ADD.H</td>
<td>3 - 39</td>
</tr>
<tr>
<td>ADDC</td>
<td>3 - 41</td>
</tr>
<tr>
<td>ADDI</td>
<td>3 - 43</td>
</tr>
<tr>
<td>ADDIH</td>
<td>3 - 44</td>
</tr>
<tr>
<td>ADDIH.A</td>
<td>3 - 45</td>
</tr>
<tr>
<td>ADDS</td>
<td>3 - 46</td>
</tr>
<tr>
<td>ADDS.H</td>
<td>3 - 48</td>
</tr>
<tr>
<td>ADDS.HU</td>
<td>3 - 48</td>
</tr>
<tr>
<td>ADDS.U</td>
<td>3 - 50</td>
</tr>
<tr>
<td>ADDSC.A</td>
<td>3 - 52</td>
</tr>
<tr>
<td>ADDSC.AT</td>
<td>3 - 52</td>
</tr>
<tr>
<td>ADDX</td>
<td>3 - 54</td>
</tr>
<tr>
<td>AND</td>
<td>3 - 56</td>
</tr>
<tr>
<td>AND.AND.T</td>
<td>3 - 58</td>
</tr>
<tr>
<td>AND.ANDN.T</td>
<td>3 - 58</td>
</tr>
<tr>
<td>AND.EQ</td>
<td>3 - 60</td>
</tr>
<tr>
<td>AND.GE</td>
<td>3 - 61</td>
</tr>
<tr>
<td>AND.GE.U</td>
<td>3 - 61</td>
</tr>
<tr>
<td>AND.LT</td>
<td>3 - 63</td>
</tr>
<tr>
<td>AND.LT.U</td>
<td>3 - 63</td>
</tr>
<tr>
<td>AND.NE</td>
<td>3 - 63</td>
</tr>
<tr>
<td>AND.NOR.T</td>
<td>3 - 58</td>
</tr>
<tr>
<td>AND.OR.T</td>
<td>3 - 58</td>
</tr>
<tr>
<td>AND.T</td>
<td>3 - 66</td>
</tr>
<tr>
<td>ANDN</td>
<td>3 - 67</td>
</tr>
<tr>
<td>Instruction</td>
<td>Page</td>
</tr>
<tr>
<td>-------------</td>
<td>--------</td>
</tr>
<tr>
<td>ANDN.T</td>
<td>3 - 68</td>
</tr>
<tr>
<td>BISR</td>
<td>3 - 69</td>
</tr>
<tr>
<td>BMERGE</td>
<td>3 - 71</td>
</tr>
<tr>
<td>BSPLIT</td>
<td>3 - 72</td>
</tr>
<tr>
<td>CACHEA.I</td>
<td>3 - 73</td>
</tr>
<tr>
<td>CACHEA.W</td>
<td>3 - 76</td>
</tr>
<tr>
<td>CACHEA.WI</td>
<td>3 - 79</td>
</tr>
<tr>
<td>CACHEI.W</td>
<td>3 - 82</td>
</tr>
<tr>
<td>CACHEI.WI</td>
<td>3 - 84</td>
</tr>
<tr>
<td>CADD</td>
<td>3 - 86</td>
</tr>
<tr>
<td>CADDN</td>
<td>3 - 88</td>
</tr>
<tr>
<td>CALL</td>
<td>3 - 90</td>
</tr>
<tr>
<td>CALLA</td>
<td>3 - 93</td>
</tr>
<tr>
<td>CALLI</td>
<td>3 - 95</td>
</tr>
<tr>
<td>CLO</td>
<td>3 - 97</td>
</tr>
<tr>
<td>CLO.H</td>
<td>3 - 98</td>
</tr>
<tr>
<td>CLS</td>
<td>3 - 99</td>
</tr>
<tr>
<td>CLS.H</td>
<td>3 - 100</td>
</tr>
<tr>
<td>CLZ</td>
<td>3 - 101</td>
</tr>
<tr>
<td>CLZ.H</td>
<td>3 - 102</td>
</tr>
<tr>
<td>CMOV (16-bit)</td>
<td>3 - 103</td>
</tr>
<tr>
<td>CMOVN (16-bit)</td>
<td>3 - 104</td>
</tr>
<tr>
<td>CMP.F</td>
<td>3 - 469</td>
</tr>
<tr>
<td>CSUB</td>
<td>3 - 105</td>
</tr>
<tr>
<td>CSUBN</td>
<td>3 - 106</td>
</tr>
<tr>
<td>DEBUG</td>
<td>3 - 107</td>
</tr>
<tr>
<td>DEXTR</td>
<td>3 - 108</td>
</tr>
<tr>
<td>DISABLE</td>
<td>3 - 109</td>
</tr>
<tr>
<td>DIV.F</td>
<td>3 - 471</td>
</tr>
<tr>
<td>DSYNC</td>
<td>3 - 110</td>
</tr>
<tr>
<td>DVADJ</td>
<td>3 - 111</td>
</tr>
<tr>
<td>DVINIT</td>
<td>3 - 113</td>
</tr>
<tr>
<td>DVINIT.B</td>
<td>3 - 113</td>
</tr>
<tr>
<td>DVINIT.BU</td>
<td>3 - 113</td>
</tr>
<tr>
<td>DVINIT.H</td>
<td>3 - 113</td>
</tr>
<tr>
<td>DVINIT.HU</td>
<td>3 - 113</td>
</tr>
<tr>
<td>DVINIT.U</td>
<td>3 - 113</td>
</tr>
<tr>
<td>DVSTEP</td>
<td>3 - 118</td>
</tr>
<tr>
<td>DVSTEP.U</td>
<td>3 - 118</td>
</tr>
</tbody>
</table>

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
### TriCore® 1 (V1.3 & V1.3.1)
#### 32-bit Unified Processor Core

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>JL</td>
<td>3 - 156</td>
</tr>
<tr>
<td>JLA</td>
<td>3 - 157</td>
</tr>
<tr>
<td>JLEZ (16-bit)</td>
<td>3 - 158</td>
</tr>
<tr>
<td>JL</td>
<td>3 - 159</td>
</tr>
<tr>
<td>JLT</td>
<td>3 - 160</td>
</tr>
<tr>
<td>JLT.U</td>
<td>3 - 160</td>
</tr>
<tr>
<td>JLTZ (16-bit)</td>
<td>3 - 162</td>
</tr>
<tr>
<td>JNE</td>
<td>3 - 163</td>
</tr>
<tr>
<td>JNE.A</td>
<td>3 - 165</td>
</tr>
<tr>
<td>JNED</td>
<td>3 - 166</td>
</tr>
<tr>
<td>JNEI</td>
<td>3 - 168</td>
</tr>
<tr>
<td>JNZ (16-bit)</td>
<td>3 - 170</td>
</tr>
<tr>
<td>JNZ.A</td>
<td>3 - 171</td>
</tr>
<tr>
<td>JNZ.T</td>
<td>3 - 172</td>
</tr>
<tr>
<td>JZ (16-bit)</td>
<td>3 - 173</td>
</tr>
<tr>
<td>JZ.A</td>
<td>3 - 174</td>
</tr>
<tr>
<td>JZ.T</td>
<td>3 - 175</td>
</tr>
<tr>
<td>LD.A</td>
<td>3 - 176</td>
</tr>
<tr>
<td>LD.B</td>
<td>3 - 180</td>
</tr>
<tr>
<td>LD.BU</td>
<td>3 - 180</td>
</tr>
<tr>
<td>LD.D</td>
<td>3 - 185</td>
</tr>
<tr>
<td>LD.DA</td>
<td>3 - 188</td>
</tr>
<tr>
<td>LD.H</td>
<td>3 - 191</td>
</tr>
<tr>
<td>LD.HU</td>
<td>3 - 194</td>
</tr>
<tr>
<td>LD.Q</td>
<td>3 - 196</td>
</tr>
<tr>
<td>LD.W</td>
<td>3 - 198</td>
</tr>
<tr>
<td>LDLCX</td>
<td>3 - 202</td>
</tr>
<tr>
<td>LDMST</td>
<td>3 - 203</td>
</tr>
<tr>
<td>LDUCX</td>
<td>3 - 206</td>
</tr>
<tr>
<td>LEA</td>
<td>3 - 207</td>
</tr>
<tr>
<td>LOOP</td>
<td>3 - 209</td>
</tr>
<tr>
<td>LOOPU</td>
<td>3 - 211</td>
</tr>
<tr>
<td>LT</td>
<td>3 - 212</td>
</tr>
<tr>
<td>LT.A</td>
<td>3 - 215</td>
</tr>
<tr>
<td>LT.B</td>
<td>3 - 216</td>
</tr>
<tr>
<td>LT.BU</td>
<td>3 - 216</td>
</tr>
<tr>
<td>LT.H</td>
<td>3 - 218</td>
</tr>
<tr>
<td>LT.HU</td>
<td>3 - 218</td>
</tr>
<tr>
<td>LT.U</td>
<td>3 - 212</td>
</tr>
<tr>
<td>Instruction</td>
<td>Page</td>
</tr>
<tr>
<td>-------------</td>
<td>------</td>
</tr>
<tr>
<td>LT.W</td>
<td>3 - 220</td>
</tr>
<tr>
<td>LT.WU</td>
<td>3 - 220</td>
</tr>
<tr>
<td>MADD</td>
<td>3 - 221</td>
</tr>
<tr>
<td>MADD.F</td>
<td>3 - 482</td>
</tr>
<tr>
<td>MADD.H</td>
<td>3 - 224</td>
</tr>
<tr>
<td>MADD.Q</td>
<td>3 - 228</td>
</tr>
<tr>
<td>MADD.U</td>
<td>3 - 235</td>
</tr>
<tr>
<td>MADDM.H</td>
<td>3 - 238</td>
</tr>
<tr>
<td>MADDMS.H</td>
<td>3 - 238</td>
</tr>
<tr>
<td>MADDR.H</td>
<td>3 - 242</td>
</tr>
<tr>
<td>MADDR.Q</td>
<td>3 - 247</td>
</tr>
<tr>
<td>MADDRS.H</td>
<td>3 - 242</td>
</tr>
<tr>
<td>MADDRS.Q</td>
<td>3 - 247</td>
</tr>
<tr>
<td>MADDS</td>
<td>3 - 221</td>
</tr>
<tr>
<td>MADDS.H</td>
<td>3 - 224</td>
</tr>
<tr>
<td>MADDS.Q</td>
<td>3 - 228</td>
</tr>
<tr>
<td>MADDS.U</td>
<td>3 - 235</td>
</tr>
<tr>
<td>MADDSU.H</td>
<td>3 - 249</td>
</tr>
<tr>
<td>MADDSUM.H</td>
<td>3 - 253</td>
</tr>
<tr>
<td>MADDSUMS.H</td>
<td>3 - 253</td>
</tr>
<tr>
<td>MADDSUR.H</td>
<td>3 - 257</td>
</tr>
<tr>
<td>MADDSURS.H</td>
<td>3 - 257</td>
</tr>
<tr>
<td>MADDSUS.H</td>
<td>3 - 249</td>
</tr>
<tr>
<td>MAX</td>
<td>3 - 262</td>
</tr>
<tr>
<td>MAX.B</td>
<td>3 - 264</td>
</tr>
<tr>
<td>MAX.BU</td>
<td>3 - 264</td>
</tr>
<tr>
<td>MAX.H</td>
<td>3 - 266</td>
</tr>
<tr>
<td>MAX.HU</td>
<td>3 - 266</td>
</tr>
<tr>
<td>MAX.U</td>
<td>3 - 262</td>
</tr>
<tr>
<td>MFCR</td>
<td>3 - 267</td>
</tr>
<tr>
<td>MIN</td>
<td>3 - 268</td>
</tr>
<tr>
<td>MIN.B</td>
<td>3 - 270</td>
</tr>
<tr>
<td>MIN.BU</td>
<td>3 - 270</td>
</tr>
<tr>
<td>MIN.H</td>
<td>3 - 272</td>
</tr>
<tr>
<td>MIN.HU</td>
<td>3 - 272</td>
</tr>
<tr>
<td>MIN.U</td>
<td>3 - 268</td>
</tr>
<tr>
<td>MOV</td>
<td>3 - 273</td>
</tr>
<tr>
<td>MOV.A</td>
<td>3 - 275</td>
</tr>
<tr>
<td>MOV.AA</td>
<td>3 - 277</td>
</tr>
</tbody>
</table>

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
MOV.D .................................................. 3 - 278
MOV.U .................................................. 3 - 279
MOVH ................................................. 3 - 280
MOVH.A ............................................. 3 - 281
MSUB .................................................. 3 - 282
MSUB.F .............................................. 3 - 484
MSUB.H .............................................. 3 - 285
MSUB.Q .............................................. 3 - 289
MSUB.U .............................................. 3 - 296
MSUBAD.H ........................................... 3 - 299
MSUBADM.H ......................................... 3 - 303
MSUBADMS.H ........................................ 3 - 303
MSUBADR.H .......................................... 3 - 307
MSUBADRS.H ........................................ 3 - 307
MSUBADS.H ......................................... 3 - 307
MSUBM.H ............................................. 3 - 312
MSUBMS.H ........................................... 3 - 312
MSUBR.H ............................................. 3 - 316
MSUBR.Q ............................................. 3 - 321
MSUBRS.H ........................................... 3 - 316
MSUBRS.Q ........................................... 3 - 321
MSUBS ................................................ 3 - 282
MSUBS.H ............................................. 3 - 285
MSUBS.Q ............................................. 3 - 289
MSUBS.U ............................................. 3 - 296
MTCR .................................................. 3 - 323
MUL .................................................... 3 - 324
MUL.F ................................................. 3 - 486
MUL.H ................................................ 3 - 327
MUL.Q ................................................ 3 - 330
MUL.U ................................................ 3 - 333
MULM.H .............................................. 3 - 335
MULR.H .............................................. 3 - 338
MULR.Q .............................................. 3 - 341
MULS ................................................. 3 - 324
MULS.U ............................................. 3 - 333
NAND .................................................. 3 - 343
NAND.T .............................................. 3 - 344
NE ..................................................... 3 - 345

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>NE.A</td>
<td>3 - 346</td>
</tr>
<tr>
<td>NEZ.A</td>
<td>3 - 347</td>
</tr>
<tr>
<td>NOP</td>
<td>3 - 348</td>
</tr>
<tr>
<td>NOR</td>
<td>3 - 349</td>
</tr>
<tr>
<td>NOR.T</td>
<td>3 - 350</td>
</tr>
<tr>
<td>NOT (16-bit)</td>
<td>3 - 351</td>
</tr>
<tr>
<td>OR</td>
<td>3 - 352</td>
</tr>
<tr>
<td>OR.AND.T</td>
<td>3 - 354</td>
</tr>
<tr>
<td>OR.ANDB.N.T</td>
<td>3 - 354</td>
</tr>
<tr>
<td>OR.EQ</td>
<td>3 - 354</td>
</tr>
<tr>
<td>OR.GE</td>
<td>3 - 356</td>
</tr>
<tr>
<td>OR.GE.U</td>
<td>3 - 357</td>
</tr>
<tr>
<td>OR.LT</td>
<td>3 - 357</td>
</tr>
<tr>
<td>OR.LT.U</td>
<td>3 - 359</td>
</tr>
<tr>
<td>OR.NE</td>
<td>3 - 359</td>
</tr>
<tr>
<td>OR.NOR.T</td>
<td>3 - 359</td>
</tr>
<tr>
<td>OR.OR.T</td>
<td>3 - 354</td>
</tr>
<tr>
<td>OR.T</td>
<td>3 - 362</td>
</tr>
<tr>
<td>ORN</td>
<td>3 - 363</td>
</tr>
<tr>
<td>ORN.T</td>
<td>3 - 364</td>
</tr>
<tr>
<td>PACK</td>
<td>3 - 365</td>
</tr>
<tr>
<td>PARITY</td>
<td>3 - 366</td>
</tr>
<tr>
<td>Q31TOF</td>
<td>3 - 368</td>
</tr>
<tr>
<td>QSEED.F</td>
<td>3 - 489</td>
</tr>
<tr>
<td>RET</td>
<td>3 - 369</td>
</tr>
<tr>
<td>RFE</td>
<td>3 - 371</td>
</tr>
<tr>
<td>RFM</td>
<td>3 - 373</td>
</tr>
<tr>
<td>RSLCX</td>
<td>3 - 375</td>
</tr>
<tr>
<td>RSTV</td>
<td>3 - 376</td>
</tr>
<tr>
<td>RSUB</td>
<td>3 - 377</td>
</tr>
<tr>
<td>RSUBS</td>
<td>3 - 379</td>
</tr>
<tr>
<td>RSUBS.U</td>
<td>3 - 379</td>
</tr>
<tr>
<td>SAT.B</td>
<td>3 - 381</td>
</tr>
<tr>
<td>SAT.BU</td>
<td>3 - 383</td>
</tr>
<tr>
<td>SAT.H</td>
<td>3 - 384</td>
</tr>
<tr>
<td>SAT.HU</td>
<td>3 - 386</td>
</tr>
<tr>
<td>SEL</td>
<td>3 - 387</td>
</tr>
<tr>
<td>SELN</td>
<td>3 - 388</td>
</tr>
<tr>
<td>SH</td>
<td>3 - 389</td>
</tr>
<tr>
<td>Instruction</td>
<td>Page</td>
</tr>
<tr>
<td>-------------</td>
<td>------</td>
</tr>
<tr>
<td>SH.AND.T</td>
<td>3 - 399</td>
</tr>
<tr>
<td>SH.ANDN.T</td>
<td>3 - 399</td>
</tr>
<tr>
<td>SH.EQ</td>
<td>3 - 391</td>
</tr>
<tr>
<td>SH.GE</td>
<td>3 - 392</td>
</tr>
<tr>
<td>SH.GE.U</td>
<td>3 - 392</td>
</tr>
<tr>
<td>SH.H</td>
<td>3 - 394</td>
</tr>
<tr>
<td>SH.LT</td>
<td>3 - 396</td>
</tr>
<tr>
<td>SH.LT.U</td>
<td>3 - 396</td>
</tr>
<tr>
<td>SH.NAND.T</td>
<td>3 - 399</td>
</tr>
<tr>
<td>SH.NE</td>
<td>3 - 398</td>
</tr>
<tr>
<td>SH.NOR.T</td>
<td>3 - 399</td>
</tr>
<tr>
<td>SH.OR.T</td>
<td>3 - 399</td>
</tr>
<tr>
<td>SH.ORN.T</td>
<td>3 - 399</td>
</tr>
<tr>
<td>SH.XNOR.T</td>
<td>3 - 399</td>
</tr>
<tr>
<td>SH.XOR.T</td>
<td>3 - 399</td>
</tr>
<tr>
<td>SHA</td>
<td>3 - 402</td>
</tr>
<tr>
<td>SHA.H</td>
<td>3 - 405</td>
</tr>
<tr>
<td>SHAS</td>
<td>3 - 407</td>
</tr>
<tr>
<td>ST.A</td>
<td>3 - 409</td>
</tr>
<tr>
<td>ST.B</td>
<td>3 - 413</td>
</tr>
<tr>
<td>ST.D</td>
<td>3 - 416</td>
</tr>
<tr>
<td>ST.DA</td>
<td>3 - 419</td>
</tr>
<tr>
<td>ST.H</td>
<td>3 - 422</td>
</tr>
<tr>
<td>ST.Q</td>
<td>3 - 425</td>
</tr>
<tr>
<td>ST.T</td>
<td>3 - 427</td>
</tr>
<tr>
<td>ST.W</td>
<td>3 - 428</td>
</tr>
<tr>
<td>STLCX</td>
<td>3 - 432</td>
</tr>
<tr>
<td>STUCX</td>
<td>3 - 433</td>
</tr>
<tr>
<td>SUB</td>
<td>3 - 434</td>
</tr>
<tr>
<td>SUB.A</td>
<td>3 - 436</td>
</tr>
<tr>
<td>SUB.B</td>
<td>3 - 437</td>
</tr>
<tr>
<td>SUB.F</td>
<td>3 - 491</td>
</tr>
<tr>
<td>SUB.H</td>
<td>3 - 437</td>
</tr>
<tr>
<td>SUBC</td>
<td>3 - 439</td>
</tr>
<tr>
<td>SUBS</td>
<td>3 - 440</td>
</tr>
<tr>
<td>SUBS.H</td>
<td>3 - 442</td>
</tr>
<tr>
<td>SUBS.HU</td>
<td>3 - 442</td>
</tr>
<tr>
<td>SUBS.U</td>
<td>3 - 440</td>
</tr>
<tr>
<td>SUBX</td>
<td>3 - 444</td>
</tr>
</tbody>
</table>
SVLCX .......................................................... 3 - 445
SWAP.W .......................................................... 3 - 447
SYSCALL .......................................................... 3 - 450
TLBDEMAP .......................................................... 3 - 497
TLBFLUSH.A ...................................................... 3 - 498
TLBFLUSH.B ...................................................... 3 - 498
TLBMAP .......................................................... 3 - 500
TLBPROBE.A ..................................................... 3 - 502
TLBPROBE.I ..................................................... 3 - 504
TRAPSV .......................................................... 3 - 451
TRAPV .......................................................... 3 - 452
UNPACK .......................................................... 3 - 453
UPDFL .......................................................... 3 - 493
UTOF .......................................................... 3 - 495
XNOR .......................................................... 3 - 455
XNOR.T .......................................................... 3 - 456
XOR .......................................................... 3 - 457
XOR.EQ .......................................................... 3 - 459
XOR.GE .......................................................... 3 - 460
XOR.GE.U ...................................................... 3 - 460
XOR.LT .......................................................... 3 - 462
XOR.LT.U ...................................................... 3 - 462
XOR.NE .......................................................... 3 - 464
XOR.T .......................................................... 3 - 465
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Chapter - Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Absolute Value</td>
<td>3 - 22</td>
</tr>
<tr>
<td>Absolute Value of Difference</td>
<td>3 - 25</td>
</tr>
<tr>
<td>Absolute Value of Difference Packed Byte</td>
<td>3 - 27</td>
</tr>
<tr>
<td>Absolute Value of Difference Packed Half-word</td>
<td>3 - 27</td>
</tr>
<tr>
<td>Absolute Value of Difference Packed Half-word with Saturation</td>
<td>3 - 31</td>
</tr>
<tr>
<td>Absolute Value of Difference with Saturation</td>
<td>3 - 29</td>
</tr>
<tr>
<td>Absolute Value Packed Byte</td>
<td>3 - 23</td>
</tr>
<tr>
<td>Absolute Value Packed Half-word</td>
<td>3 - 23</td>
</tr>
<tr>
<td>Absolute Value Packed Half-word with Saturation</td>
<td>3 - 33</td>
</tr>
<tr>
<td>Absolute Value with Saturation</td>
<td>3 - 32</td>
</tr>
<tr>
<td>Accumulating Bit Logical AND-AND</td>
<td>3 - 58</td>
</tr>
<tr>
<td>Accumulating Bit Logical AND-AND-Not</td>
<td>3 - 58</td>
</tr>
<tr>
<td>Accumulating Bit Logical AND-NOR</td>
<td>3 - 58</td>
</tr>
<tr>
<td>Accumulating Bit Logical AND-OR</td>
<td>3 - 58</td>
</tr>
<tr>
<td>Accumulating Bit Logical OR-AND</td>
<td>3 - 354</td>
</tr>
<tr>
<td>Accumulating Bit Logical OR-AND-Not</td>
<td>3 - 354</td>
</tr>
<tr>
<td>Accumulating Bit Logical OR-NOR</td>
<td>3 - 354</td>
</tr>
<tr>
<td>Accumulating Bit Logical OR-OR</td>
<td>3 - 354</td>
</tr>
<tr>
<td>Accumulating Shift-AND</td>
<td>3 - 399</td>
</tr>
<tr>
<td>Accumulating Shift-AND-Not</td>
<td>3 - 399</td>
</tr>
<tr>
<td>Accumulating Shift-NAND</td>
<td>3 - 399</td>
</tr>
<tr>
<td>Accumulating Shift-NOR</td>
<td>3 - 399</td>
</tr>
<tr>
<td>Accumulating Shift-OR</td>
<td>3 - 399</td>
</tr>
<tr>
<td>Accumulating Shift-OR-Not</td>
<td>3 - 399</td>
</tr>
<tr>
<td>Accumulating Shift-XNOR</td>
<td>3 - 399</td>
</tr>
<tr>
<td>Accumulating Shift-XOR</td>
<td>3 - 399</td>
</tr>
<tr>
<td>Add</td>
<td>3 - 34</td>
</tr>
<tr>
<td>Add Address</td>
<td>3 - 37</td>
</tr>
<tr>
<td>Add Bit-Scaled Index to Address</td>
<td>3 - 52</td>
</tr>
<tr>
<td>Add Extended</td>
<td>3 - 54</td>
</tr>
<tr>
<td>Add Float</td>
<td>3 - 467</td>
</tr>
<tr>
<td>Add Immediate</td>
<td>3 - 43</td>
</tr>
<tr>
<td>Add Immediate High</td>
<td>3 - 44</td>
</tr>
<tr>
<td>Add Immediate High to Address</td>
<td>3 - 45</td>
</tr>
<tr>
<td>Add Packed Byte</td>
<td>3 - 39</td>
</tr>
<tr>
<td>Add Packed Half-word</td>
<td>3 - 39</td>
</tr>
<tr>
<td>Add Scaled Index to Address</td>
<td>3 - 52</td>
</tr>
<tr>
<td>Add Signed Packed Half-word with Saturation</td>
<td>3 - 48</td>
</tr>
<tr>
<td>Add Signed with Saturation</td>
<td>3 - 46</td>
</tr>
</tbody>
</table>

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
Add Unsigned Packed Half-word with Saturation .................................. 3 - 48
Add Unsigned with Saturation ............................................................... 3 - 50
Add with Carry ......................................................................................... 3 - 41
Arithmetic Shift ......................................................................................... 3 - 402
Arithmetic Shift Packed Half-words ......................................................... 3 - 405
Arithmetic Shift with Saturation ............................................................... 3 - 407
Begin Interrupt Service Routine ............................................................. 3 - 69
Bit Logical AND ......................................................................................... 3 - 66
Bit Logical AND-Not ................................................................................ 3 - 68
Bit Logical NAND ...................................................................................... 3 - 343
Bit Logical NOR ......................................................................................... 3 - 349
Bit Logical OR ........................................................................................... 3 - 352
Bit Logical OR-Not ................................................................................... 3 - 363
Bit Logical XOR ......................................................................................... 3 - 465
Bit Merge .................................................................................................. 3 - 71
Bit Split ..................................................................................................... 3 - 72
Bitwise AND .............................................................................................. 3 - 56
Bitwise AND-Not ..................................................................................... 3 - 67
Bitwise Complement NOT (16-bit) ......................................................... 3 - 351
Bitwise NAND ........................................................................................... 3 - 343
Bitwise NOR .............................................................................................. 3 - 349
Bitwise OR ................................................................................................ 3 - 352
Bitwise OR-Not ....................................................................................... 3 - 363
Bitwise XNOR .......................................................................................... 3 - 455
Bitwise XOR .............................................................................................. 3 - 457
Cache Address, Invalidate ................................................................. 3 - 73
Cache Address, Writeback .............................................................. 3 - 76
Cache Address, Writeback and Invalidate .............................................. 3 - 79
Cache Index, Writeback ........................................................... 3 - 82
Cache Index, Writeback, Invalidate ..................................................... 3 - 84
Call ........................................................................................................... 3 - 90
Call Absolute ........................................................................................... 3 - 93
Call Indirect ............................................................................................. 3 - 95
Compare Float .......................................................................................... 3 - 469
Conditional Add ....................................................................................... 3 - 86
Conditional Add-Not ................................................................................ 3 - 88
Conditional Move (16-bit) ......................................................................... 3 - 103
Conditional Move-Not (16-bit) ................................................................. 3 - 104

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
Conditional Subtract ............................................. 3 - 105
Conditional Subtract-Not ................................... 3 - 106
Count Leading Ones ............................................ 3 - 97
Count Leading Ones in Packed Half-words ............... 3 - 98
Count Leading Signs .......................................... 3 - 99
Count Leading Signs in Packed Half-words ............. 3 - 100
Count Leading Zeros ......................................... 3 - 101
Count Leading Zeros in Packed Half-words ............. 3 - 102
Debug .................................................................. 3 - 107
Disable Interrupts ............................................ 3 - 109
Divide Float .................................................... 3 - 471
Divide-Adjust ................................................... 3 - 111
Divide-Initialization Byte .................................... 3 - 113
Divide-Initialization Byte Unsigned ................. 3 - 113
Divide-Initialization Half-word .......................... 3 - 113
Divide-Initialization Half-word Unsigned .......... 3 - 113
Divide-Initialization Word ................................. 3 - 113
Divide-Initialization Word Unsigned ........... 3 - 113
Divide-Step .................................................... 3 - 118
Divide-Step Unsigned ........................................... 3 - 118
Enable Interrupts ............................................. 3 - 121
Equal .................................................................. 3 - 122
Equal Accumulating ........................................... 3 - 356
Equal Accumulating ........................................... 3 - 459
Equal Accumulating ........................................... 3 - 60
Equal Any Byte ................................................... 3 - 127
Equal Any Half-word .......................................... 3 - 127
Equal Packed Byte ............................................. 3 - 125
Equal Packed Half-word ...................................... 3 - 125
Equal Packed Word ............................................ 3 - 125
Equal to Address .................................................. 3 - 124
Equal Zero Address ............................................. 3 - 129
Extract Bit Field .................................................. 3 - 130
Extract Bit Field Unsigned .................................... 3 - 130
Extract from Double Register .............................. 3 - 108
Find Maximum Index .......................................... 3 - 142
Find Maximum Index (unsigned) ....................... 3 - 142
Find Minimum Index .......................................... 3 - 144
Find Minimum Index (unsigned) ....................... 3 - 144
Float to Fraction ................................. 3 - 475
Float to Fraction, Round towards Zero ................................. 3 - 477
Float to Integer ........................................ 3 - 473
Float to Integer, Round towards Zero ................................. 3 - 474
Float to Unsigned ........................................ 3 - 479
Float to Unsigned, Round towards Zero ................................. 3 - 480
Fraction to Floating-point .................................... 3 - 488
Greater Than or Equal ...................................... 3 - 132
Greater Than or Equal Accumulating ............................... 3 - 357
Greater Than or Equal Accumulating ............................... 3 - 460
Greater Than or Equal Accumulating ............................... 3 - 61
Greater Than or Equal Accumulating Unsigned ....................... 3 - 357
Greater Than or Equal Accumulating Unsigned ....................... 3 - 460
Greater Than or Equal Accumulating Unsigned ....................... 3 - 61
Greater Than or Equal Address .................................. 3 - 134
Greater Than or Equal Unsigned ................................. 3 - 132
Insert Bit ............................................. 3 - 137
Insert Bit Field ........................................... 3 - 138
Insert Bit-Not ............................................. 3 - 137
Insert Mask .............................................. 3 - 135
Integer to Float ........................................... 3 - 481
Inverse Square Root Seed ...................................... 3 - 489
Jump and Link ............................................. 3 - 156
Jump and Link Absolute ...................................... 3 - 157
Jump and Link Indirect ...................................... 3 - 159
Jump if Equal Address ...................................... 3 - 150
Jump if Equal ............................................. 3 - 148
Jump if Greater Than or Equal .................................. 3 - 151
Jump if Greater Than or Equal to Zero (16-bit) ...................... 3 - 153
Jump if Greater Than or Equal Unsigned ......................... 3 - 151
Jump if Greater Than Zero (16-bit) .............................. 3 - 154
Jump if Less Than ....................................... 3 - 160
Jump if Less Than or Equal to Zero (16-bit) ....................... 3 - 158
Jump if Less Than Unsigned .................................. 3 - 160
Jump if Less Than Zero (16-bit) ................................ 3 - 162
Jump if Not Equal ......................................... 3 - 163
Jump if Not Equal Address ................................... 3 - 165
Jump if Not Equal and Decrement ................................ 3 - 166
Jump if Not Equal and Increment ................................ 3 - 168

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
Jump if Not Equal to Zero (16-bit) .......................... 3 - 170
Jump if Not Equal to Zero Address .................................. 3 - 171
Jump if Not Equal to Zero Bit .................................. 3 - 172
Jump if Zero (16-bit) .................................. 3 - 173
Jump if Zero Address .................................. 3 - 174
Jump if Zero Bit .................................. 3 - 175
Jump Indirect .................................. 3 - 155
Jump Unconditional .................................. 3 - 146
Jump Unconditional Absolute .................................. 3 - 147
Less Than .................................. 3 - 212
Less Than Accumulating .................................. 3 - 359
Less Than Accumulating .................................. 3 - 462
Less Than Accumulating .................................. 3 - 63
Less Than Accumulating Unsigned .................................. 3 - 359
Less Than Accumulating Unsigned .................................. 3 - 462
Less Than Accumulating Unsigned .................................. 3 - 63
Less Than Address .................................. 3 - 215
Less Than Packed Byte .................................. 3 - 216
Less Than Packed Byte Unsigned .................................. 3 - 216
Less Than Packed Half-word .................................. 3 - 218
Less Than Packed Half-word Unsigned .................................. 3 - 218
Less Than Packed Word .................................. 3 - 220
Less Than Packed Word Unsigned .................................. 3 - 220
Less Than Unsigned .................................. 3 - 212
Load Byte .................................. 3 - 180
Load Byte Unsigned .................................. 3 - 180
Load Double-word .................................. 3 - 185
Load Double-word to Address Register .................................. 3 - 188
Load Effective Address .................................. 3 - 207
Load Half-word .................................. 3 - 191
Load Half-word Signed Fraction .................................. 3 - 196
Load Half-word Unsigned .................................. 3 - 194
Load Lower Context .................................. 3 - 202
Load Upper Context .................................. 3 - 206
Load Word .................................. 3 - 198
Load Word to Address Register .................................. 3 - 176
Load-Modify-Store .................................. 3 - 203
Loop .................................. 3 - 209
Loop Unconditional .................................. 3 - 211

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
Maximum Value .......................................................... 3 - 262
Maximum Value Packed Byte ........................................ 3 - 264
Maximum Value Packed Byte Unsigned ........................... 3 - 264
Maximum Value Packed Half-word .................................. 3 - 266
Maximum Value Packed Half-word Unsigned .................... 3 - 266
Maximum Value Unsigned .............................................. 3 - 262
Minimum Value .......................................................... 3 - 268
Minimum Value Packed Byte .......................................... 3 - 270
Minimum Value Packed Byte Unsigned ............................ 3 - 270
Minimum Value Packed Half-word .................................. 3 - 272
Minimum Value Packed Half-word Unsigned .................... 3 - 272
Minimum Value Unsigned .............................................. 3 - 268
Move ........................................................................ 3 - 273
Move Address from Address Register ............................. 3 - 277
Move Address to Data Register ...................................... 3 - 278
Move From Core Register ............................................. 3 - 267
Move High ................................................................ 3 - 280
Move High to Address .................................................. 3 - 281
Move To Core Register ................................................ 3 - 323
Move Unsigned ............................................................ 3 - 279
Move Value to Address Register ..................................... 3 - 275
Multiply ................................................................. 3 - 324
Multiply Add Float ....................................................... 3 - 482
Multiply Float ............................................................. 3 - 486
Multiply Q Format ......................................................... 3 - 330
Multiply Q Format with Rounding ................................. 3 - 341
Multiply Subtract Float ................................................ 3 - 484
Multiply Unsigned ....................................................... 3 - 333
Multiply Unsigned, Saturated ....................................... 3 - 333
Multiply, Saturated ...................................................... 3 - 324
Multiply-Add ............................................................. 3 - 221
Multiply-Add Q Format ............................................... 3 - 228
Multiply-Add Q Format with Rounding ......................... 3 - 247
Multiply-Add Q Format with Rounding, Saturated .......... 3 - 247
Multiply-Add Q Format, Saturated ............................... 3 - 228
Multiply-Add Unsigned ................................................ 3 - 235
Multiply-Add Unsigned, Saturated ............................... 3 - 235
Multiply-Add, Saturated .............................................. 3 - 221
Multiply-Subtract ....................................................... 3 - 282
Multiply-Subtract Q Format ........................................ 3 - 289
Multiply-Subtract Q Format with Rounding ...................... 3 - 321
Multiply-Subtract Q Format with Rounding, Saturated ........... 3 - 321
Multiply-Subtract Q Format, Saturated .......................... 3 - 289
Multiply-Subtract Unsigned ........................................ 3 - 296
Multiply-Subtract Unsigned, Saturated ........................... 3 - 296
Multiply-Subtract, Saturated ...................................... 3 - 282
No Operation ........................................................... 3 - 348
Not Equal ............................................................... 3 - 345
Not Equal Accumulating ............................................. 3 - 361
Not Equal Accumulating ............................................. 3 - 464
Not Equal Accumulating ............................................. 3 - 65
Not Equal Address .................................................... 3 - 346
Not Equal Zero Address .............................................. 3 - 347
Pack ................................................................. 3 - 365
Packed Multiply Q Format ........................................... 3 - 327
Packed Multiply Q Format with Rounding ......................... 3 - 338
Packed Multiply Q Format-Multi-precision ......................... 3 - 335
Packed Multiply-Add Q Format ..................................... 3 - 224
Packed Multiply-Add Q Format Multi-precision .................... 3 - 238
Packed Multiply-Add Q Format Multi-precision, Saturated ..... 3 - 238
Packed Multiply-Add Q Format with Rounding ................... 3 - 242
Packed Multiply-Add Q Format with Rounding, Saturated ....... 3 - 242
Packed Multiply-Add Q Format, Saturated ....................... 3 - 224
Packed Multiply-Add/Subtract Q Format ......................... 3 - 249
Packed Multiply-Add/Subtract Q Format Multi-precision ...... 3 - 253
Packed Multiply-Add/Subtract Q Format Multi-precision Saturated 3 - 253
Packed Multiply-Add/Subtract Q Format Saturated ............... 3 - 249
Packed Multiply-Add/Subtract Q Format with Rounding ........ 3 - 257
Packed Multiply-Add/Subtract Q Format with Rounding Saturated 3 - 257
Packed Multiply-Subtract Q Format ................................ 3 - 285
Packed Multiply-Subtract Q Format with Rounding .......... 3 - 316
Packed Multiply-Subtract Q Format with Rounding, Saturated . 3 - 316
Packed Multiply-Subtract Q Format, Saturated ................. 3 - 285
Packed Multiply-Subtract Q Format-Multi-precision .......... 3 - 312
Packed Multiply-Subtract Q Format-Multi-precision, Saturated 3 - 312
Packed Multiply-Subtract/Add Q Format ......................... 3 - 299
Packed Multiply-Subtract/Add Q Format with Rounding ....... 3 - 307
Packed Multiply-Subtract/Add Q Format with Rounding, Saturated 3 - 307

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494
Packed Multiply-Subtract/Add Q Format, Saturated .......................... 3 - 299
Packed Multiply-Subtract/Add Q Format-Multi-precision .................. 3 - 303
Packed Multiply-Subtract/Add Q Format-Multi-precision, Saturated ..... 3 - 303
Parity ................................................. 3 - 368
Reset Overflow Bits ....................................... 3 - 376
Restore Lower Context ...................................... 3 - 375
Return from Call ........................................ 3 - 369
Return From Exception ..................................... 3 - 371
Return From Monitor ....................................... 3 - 373
Reverse-Subtract ......................................... 3 - 377
Reverse-Subtract Unsigned with Saturation ............................ 3 - 379
Reverse-Subtract with Saturation .................................. 3 - 379
Saturate Byte ............................................ 3 - 381
Saturate Byte Unsigned ...................................... 3 - 383
Saturate Half-word ......................................... 3 - 384
Saturate Half-word Unsigned .................................... 3 - 386
Save Lower Context ......................................... 3 - 445
Select .................................................... 3 - 387
Select-Not ................................................ 3 - 388
Shift ...................................................... 3 - 389
Shift Equal ............................................... 3 - 391
Shift Greater Than or Equal .................................. 3 - 392
Shift Greater Than or Equal Unsigned ............................. 3 - 392
Shift Less Than .......................................... 3 - 396
Shift Less Than Unsigned .................................... 3 - 396
Shift Not Equal ........................................... 3 - 398
Shift Packed Half-words ..................................... 3 - 394
Store Bit .................................................. 3 - 427
Store Byte ................................................ 3 - 413
Store Double-word .......................................... 3 - 416
Store Double-word from Address Registers ............................ 3 - 419
Store Half-word ............................................ 3 - 422
Store Half-word Signed Fraction .................................. 3 - 425
Store Lower Context ........................................ 3 - 432
Store Upper Context ....................................... 3 - 433
Store Word ................................................ 3 - 428
Store Word from Address Register .................................. 3 - 409
Subtract ................................................... 3 - 434
Subtract Address ........................................... 3 - 436
TriCore® 1 (V1.3 & V1.3.1)
32-bit Unified Processor Core

Subtract Extended .................................................. 3 - 444
Subtract Float ......................................................... 3 - 491
Subtract Packed Byte .............................................. 3 - 437
Subtract Packed Half-word ....................................... 3 - 437
Subtract Packed Half-word Unsigned with Saturation .... 3 - 442
Subtract Packed Half-word with Saturation ................. 3 - 442
Subtract Signed with Saturation ............................... 3 - 440
Subtract Unsigned with Saturation ........................... 3 - 440
Subtract With Carry ................................................. 3 - 439
Swap with Data Register ........................................... 3 - 447
Synchronize Data ..................................................... 3 - 110
Synchronize Instructions ......................................... 3 - 141
System Call ............................................................ 3 - 450
TLB Map ................................................................. 3 - 500
TLB Probe Address ................................................... 3 - 502
TLB Probe Index ...................................................... 3 - 504
TLB-A Flush ............................................................. 3 - 498
TLB-B Flush ............................................................. 3 - 498
Translation Lookaside Buffer Demap ......................... 3 - 497
Trap on Overflow .................................................... 3 - 452
Trap on Sticky Overflow ........................................... 3 - 451
Unpack Floating Point .............................................. 3 - 453
Unsigned to Floating-point ....................................... 3 - 495
Update Flags ........................................................... 3 - 493

See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494.
See Also Addendum for TriCore Arch Manual, Vol2, V1.3.8, pages 493/494