# Customer training workshop: Smart I/O configurator

TRAVEO<sup>™</sup> T2G CYT4BF series Microcontroller Training V1.0.0 2022-12



Please read the Important notice and warnings at the end of this document



- This document helps application developers understand how to use the Smart I/O Configurator as part of creating a ModusToolbox™ (MTB) application
  - The Smart I/O Configurator is part of a collection of tools included with the MTB software. It provides a GUI to configure the Smart I/O.
- > MTB version: 3.0.0
- > Smart I/O Configurator version: 4.0
- > Device
  - The TRAVEO<sup>™</sup> T2G CYT4BFBCH device is used in this code example.
- Board
  - The TRAVEO<sup>™</sup> T2G KIT\_T2G-B-H\_EVK board is used for testing.



#### > Smart I/O has the following features:

- Smart I/O provides the ability to perform Boolean functions in the I/O signal path
- Path1: Implement self-contained logic functions that directly operate on port I/O signals
- Path2: Implement self-contained logic functions that operate on HSIOM signals
- Path3: Operate on and modify HSIOM output signals and route the modified signals to port I/O signals
- Path4: Operate on and modify port I/O signals and route the modified signals to HSIOM input signals
- Smart I/O can be useful when the application involves simple logic operations and routing of the signal coming from or going to the I/O pin. No CPU is required for these operations.



### Introduction (contd.)

#### > Smart I/O has the following features:

- There are several areas in the GUI to configure signals: Chip, I/O, Data Unit (DU), and LUT
- Inputs to the chip from the I/O port can be logically operated upon before being routed to the peripheral blocks and connectivity of the chip. Likewise, outputs from the peripheral blocks and internal connectivity of the chip can be logically operated upon before being routed to the I/O port.
- The programmable logic fabric of the Smart I/O can be purely combinatorial or registered with a choice of clock selection
- Each path can be selectively bypassed if certain routes are not required by the fabric
- Each Smart I/O is associated with a particular I/O port and consumes the port entirely
- If the Smart I/O is not enabled, then the Smart I/O functionality for that port is bypassed, which means that each chip terminal is routed directly to the corresponding I/O terminal.
- See the Smart I/O chapter in the Architecture technical reference manual for Smart I/O details



### Launch the Smart I/O configurator

#### > From Eclipse IDE

- You can launch the Smart I/O configurator by following either of these methods:
- a) Right-click on the project in the Project Explorer and select ModusToolbox<sup>™</sup> > Smart I/O Configurator <version>

b) Click the Smart I/O Configurator link in the Quick Panel

With the second	- Eclipse	IDE for ModusToolbox™			
File Edit Navigate	e Searc	h Project Run Window	Help		
11 ▼ 11 10   10 ▼ 21 ▼ 17 ▼ 17 17	° <b>% ▼</b> [ ⇔ <b>▼</b> ⇔	}} * <b>0 - %</b> - ]⊘ · -   ⊠	A - E - E	M 2. (2. 12) (3. (3. (3. (3. (3. (3. (3. (3. (3. (3.	
P ⊠ *D ₩ R	、 品 P	- 8			- 8
<ul> <li>&gt; ≅ Hello_World</li> <li>&gt; ≅ mtb_shared</li> <li>&gt; ≌ Smart_IO_with</li> </ul>		7 8			
	New Go li	nto	>		
	Ope	n in New Window v In	Alt+Shift+W >		
	Mod	usToolbox™	>	Tools	
	Show	v in Local Terminal	>	BSP Assistant 1.0	
	Copy Paste	/	Ctrl+C Ctrl+V	Device Firmware Update Host Tool 1.60 Library Manager 2.0	
🗳 Q 🔅 V 😚 E	X Dele	te	Delete	BSP Configurators	
	Sour	ce	>	Device Configurator 4.0	
	Mov	e		OSPI Configurator 4.0	
* Smart_IO_with	Rena	ime	F2	Smart I/O Configurator 4.0	
Constant IC with	> Imp	art	-		

Quick Panel	🔲 Variables 🛭 🕸 Expre	essions 🤏 Breakpoints	
Eclipse II ModusTo	DE for olbox™		
Start			
Smart_IO_w	ith_GPIO (APP_KIT_T	2G-B-H_EVK)	
Launches			
Tools			
<ul> <li>BSP Configu</li> </ul>	rators (APP_KIT_T20	G-B-H_EVK)	
Device Cor	nfigurator 4.0		
🕍 QSPI Confi	gurator 4.0	_	
Smart I/O	Configurator 4.0		



### Launch the Smart I/O configurator (contd.)

- > From Device Configurator
  - 1) Open the Device configurator

- On the Pins tab, enable the Smart I/O resource
- On the Parameters tab, click the Launch Smart I/O Configurator button

Quick Panel 🜼 Variables 🏘 Expressions 🏾 🗣 Breakpoints	
Eclipse IDE for	
ModusToolbox™	
. Start	
Smart_IO_with_GPIO (APP_KIT_T2G-B-H_EVK)	
Launches	
Tools	
<ul> <li>BSP Configurators (APP_KIT_T2G-B-H_EVK)</li> </ul>	
Device Configurator 4.0	
QSPI Configurator 4.0	
Smart I/O Configurator 4.0	
Die 128. Wew Liela	





### Smart I/O configurator

#### > Smart I/O configurator view – Routing tab





#### Smart I/O configurator view – Data Unit tab

- When the DU in the Routing tab is configured to accept an input other than a Constant 0, the corresponding Data Unit configuration tab will appear.





#### Smart I/O configurator view – LUT tab

- When a LUT in the Routing tab is configured to accept an input, the corresponding LUT configuration tab will appear.





### Quick start

#### > To use the Smart I/O configurator for Smart I/O setting

- Launch the Smart I/O Configurator.
- Use the various pull-down menus to configure signals. Refer to the descriptions in the Routing tab section for more details.
- Save the file to generate source code.
- The Smart I/O Configurator generates code into a "GeneratedSource" directory in your Eclipse IDE application, or in the same location you saved the \*.modus file for non-IDE applications. That directory contains the necessary source (.c) and header (.h) files for the generated firmware, which uses the relevant driver APIs to configure the hardware.
- Use the generated structures as input parameters for Smart I/O functions in your application.



- > Implement a reset detection/stability circuitry on the Smart I/O
- > In this use case, the circuitry has two enable signals: pin\_rst\_enable and gpio\_rst\_enable.
- The pin\_rst\_enable is an enable signal from an external circuitry and the gpio\_rst\_enable is an enable control signal by software. When both signals are enabled, the circuitry is active.
- The rst\_in\_n is an external reset input with Active high and rst\_out\_n is a reset output with Active high. The circuitry monitors rst\_in\_n. When rst\_in\_n is activated for a specific number of continuous cycles (the operation clock is input continuously for 128 cycles), the rst\_out\_n is output.
- The source 50 MHz clock is divided by 50 to 1 MHz. Then, count 1 µs is multiplied by 128 cycles and the time of reset activation or release is approximately 128 µs.



> Refer to the application note Smart I/O Usage Setup in Traveo II Family for details



### > Connection and functional logic of each LUT [7:4] and DU in this circuity

- In this example, four LUTs and one DU are used
  - LUT4 is used to generate the activation signal of this circuitry from two enable signals (pin\_rst\_enable and gpio\_rst\_en)
  - LUT6 and LUT7 are used to monitor the rst\_in\_n state and to start the counter of the DU
  - LUT5 detects the stabilization wait completion and outputs rst\_out\_n
  - DU is used to generate reset stability wait time, and the Tr\_out of LUT5 is output synchronously by the gated output mode





### Smart I/O configuration

### > Create project

1) Click "New Application" in Quick Panel and open the Choose Board Support Package (BSP) window



- 2) Select "TRAVEO™ BSPs" and "KIT\_T2G-B-H\_EVK"
- 3) Click the **Next** button and open the Application window
- Check the "Empty App" option. In this use case, change the application name to "Smart\_IO\_training".
- 5) Click the Create button to start application creation





#### > Launch the Device Configurator

- 1) Select the "Smart\_IO\_training" project.
- 2) Click the Device Configurator in the Quick Panel
- 3) Then, open the Device configurator window

陷 Project 🕴 🎋 Debug 🕮 Registers 🧏 Periphe 👘 🗖	For Lot Vew Heb	
🖻 🔩 😾 8	CY14B7BCHE PT	19[4] - Parameters [DISABLED] # ×
	Peripherals Pins Analog-Routing System Peripheral-Clocks DMA	nter filter text 🖉 🖬 🖷
> 😂 mtb_shared	Enter filter text.	iame Value
C Connect IO training	Resource Name(s) Personality ^ 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	/ Overview
> Constraining		Configuration Help Open GPID Documentation
1) Select "Smart IO training" project		
i) coloci chiar_io_raming project	P17141 005.0.port.17.pin,4	
🚔 Quick P (*)= Variables 🐄 Express 🤏 Breakp	PT/55 loss.0.port.17.pin.5	
	PT/M DOW DOW TO THE PT T	
	5mart (v0 17 loss.0, port, 17, smartio.0	
	V Port 18	
BSP Assistant 1.0	3) Open the Device configurator	
	□ PH02 Post_0.port_18_pm_2	
Device Firmware Update Host Tool 1.60	□ P18(3) loss_0.port_18.pin_3	
📾 Library Manager 2.0		
* BSP Configurators (APP KIT T2G-R-H EVK)		
· bar comgutators (Arr_ktt_12d-b-tt_tvk)		
Z Device Configuration (A)		
Device Configurator 4.0	P19(3) loss_0.port_19.pin_3 CYTABROCHE 272-BGA	
	P19(4) loss.0.port,19.pin,4 v Bassey and	P19[4] - Parameters [DISABLED] Code Preview
QSPI Configurator 4.0	Notice List	0 ×
2) Click the Device configurator	😢 0 Errors 👍 0 Warnings 📳 0 Tasks 👔 1 Info	
Smart I/O Configurator 4.0	Fix Description	Location
	The WCO is enabled. Chip startup will be slower because clock configuration cannot continue until the WCO is ready. See the device datasheet for WCO startup timing. If WCO is not required during startup, consider starting it is	in main() for faster chip startup. CYT48F8CHE: WCO
	Ready	



### > Configure GPIO

- In this use case, Smart I/O 13 (Port 13) is used
- Pin assignment is as follows:
  - P13[7] (I/O 7) is used for "RST\_IN\_N"
  - P13[6] (I/O 6) is used for "PIN\_RST\_ENABLE"
  - P13[5] (I/O 5) is used for "RST\_OUT\_N"
  - P13[4] (Chip 4) is used for "GPIO\_RST\_ENABLE"
- Configure GPIO from the pull-down list

P13[4 Enter Nam Y O	Port13_4 Drive mode: Initial Drive s Digital Input:	Strong Drive, input buffer off tate: Low Smart I/O io_in[4]	
∽ G	2 Drive Mode	Strong Drive Input buffer off	
	<ol> <li>Initial Drive State</li> </ol>	Low (0)	~
∼ In	put		
	⑦ Threshold	CMOS	~
	<li>Interrupt Trigger Type</li>	None	~
~ 0	lutput		
	③ Slew Rate	Fast	~
	⑦ Drive Strength	1/2	~
∼ In	ternal Connection		
	② Analog	<unassigned></unassigned>	
	⑦ Digital Input	e Smart I/O 13 io_in[4] (smart_io) [USED]	
	⑦ Digital Output	<unassigned></unassigned>	~
	⑦ Digital InOut	<unassigned></unassigned>	~
~ A	dvanced		
	③ Store Config in Flash		





D 140 7

Port13 6 P13[6] Drive mode: Digital input, input buffer on Name Initial Drive state: Low ~ Ov Digital Input: Smart I/O io\_in[6] Digital High-Z. Input buffer on ⑦ Drive Mode Initial Drive State Low (0) ⑦ Threshold CMOS Interrupt Trigger Type None Output ③ Slew Rate East ② Drive Strength Internal Connection ⑦ Analog <unassigned Digital Input P Smart I/O 13 io\_in[6] (smart\_io) [USED] ⑦ Digital Output <unassigned> ⑦ Digital InOut <unassigned Advanced ③ Store Config in Flash

P13 Ent Na	8[7] ( er fil me Ove	<ul> <li>Port13_7</li> <li>Drive mode: Digital input, input buffer on</li> <li>Initial Drive state: Low</li> <li>Digital Input: Smart I/O io_in[7]</li> </ul>								
~	Gene	eral		_						
	0	⑦ Drive Mode	Digital High-Z. Input buffer on	$\sim$						
	-	Initial Drive State	Low (0)	~						
~	Inpu	t								
	(	③ Threshold	CMOS	~						
	(	Interrupt Trigger Type	None	~						
~	Outp	out								
	0	? Slew Rate	Fast	$\sim$						
	(	⑦ Drive Strength	1/2	~						
~	Inter	mal Connection								
	(	⑦ Analog	<unassigned></unassigned>	-						
		⑦ Digital Input	8 Smart I/O 13 io_in[7] (smart_io) [USED]	-						
	(	⑦ Digital Output	<unassigned></unassigned>	~						
~	Adva	anced								
	(	③ Store Config in Flash	Y							



#### > Launch the Smart I/O configurator

- 1) Select Smart I/O 13
- 2) Click Launch Smart I/O Configurator
- 3) Click Yes and then open the Smart I/O Configurator window





#### > Configure pin assignment and clock

- Pin assignment is as follows:
  - I/O 7 is used for "RST\_IN\_N", set to Input (Async)
  - I/O 6 is used for "PIN\_RST\_ENABLE", set to Input (Async)
  - I/O 5 is used for "RST\_OUT\_N", set to Output
  - Chip 4 is used for "GPIO\_RST\_ENABLE", set to none
  - I/O [3:0] is set to bypass.
     These pins do not use the Smart I/O fabric
- Clock setting
  - Set Clock to "Peripheral clock divider (Active)"
  - Set Clock divider to "16 bit Divider 2 clk"

File Yiew Help	Select P	eripheral c	lock divi	der (Activ	e)	Select 16	3 bit Div	ider 2 clk		
Port: Port 13 (Smar	t I/O 13) ~ Clock: Periphe	ral clock divider (Active)	Clock divider: 16 bit	t Divider 2 clk [USED]	-	III Show Routing Matrix	X Clear			
Chip 7 None	-						<u></u>	Set I/O Po	ort	1/0 7 Input(Async) ~
Chip 6 None	(v) +		_						~	VO 6 Input(Async) 😔
Dhip 5 None	-	Set Chip	Port							VOS Output
Chip 4 None										
						-1888-				VO 4 None ~
Chip 3 Bypass	+				1888				+000	I/O ∃ Bypass ∽
Chip 2 Bypass	* *			_1888					-000,	I/O 2 Bypass v
Chip 1 Bypass	*  +		+\$\$\$							I/O 1 Bypass ~
Chip 0 Bypass	•	¥¥¥								VO 0 Bypass v
-	$\phi \phi \phi$								*	
				8	811	811	8111	8111	8	
	Data Unit	LUTO P	LUT 1 @	LUT 2 P	LUT 3	LUT 4 dP	LUTS P	LUT 6 P	LUT 7 P	



### Configure connection of LUTs and DU

#### - LUTs and DU connect to:

LUTx/DU	TR0	TR1	TR2
LUT4	Chip 4	Chip 4	I/O 6
LUT5	DU out	LUT5 out	LUT4 out
LUT6	LUT7 out	LUT7 out	LUT7 out
LUT7	LUT4 out	LUT5 out	I/O 7
DU	LUT6 out	LUT7 out	"0"

- You can set LUTx and DU using the pull-down lists in LUT and DU box.
- If the routing matrix is shown, you can also click on the switches in the fabric to make input connections.
- All three inputs to the LUT must be designated.

If the input signal has only one source (for example, LUT6), the same signal inputs to three inputs of LUT.





#### > Configure DU

- Select the Data Unit tab to configure DU

Parameters	Setting
Opcode	Increment and wrap
DATA0	Constant 0
DATA1	Data Register
Register value	127 (Decimal)
Size	8-bit size/width operand

 When the DU in the "Routing" tab is configured to accept an input other than a Constant 0, the corresponding "Data Unit" tab will appear.

ile ⊻iew <u>H</u> elp Selec	t "Data Unit" tab
Routing Data Unit LUT 4	LUT 5 LUT 6 LUT 7
Opcode:	Increment and wrap
DATA0:	Constant 0 V
DATA1:	DATA Register V
Register Value:	127 Decimal V
Size:	8-bits size/width operand v
Details:	Clock = 16 bit Divider 2 clk (CLK_SmartIO) [USED] TR0 = LUT6 TR1 = LUT7 du_size = 5ize - 1 mask = (1 << (du_size + 1)) - 1 data_eql_1 = (data & mask) == (DATA1 & mask) Combinatorial: tr_out = data_eql_data1 Registered/Clocked: data <= data if (TR0) { data <= DATA0 & mask } else if (TR1) { data <= data_eql_data1 ? DATA0 & mask : (data + 1) & mask }
Ready	



### > Configure LUT

- Select the Data Unit tab to configure LUTx

LUT	Parameters	Setting
LUT4	Mode	TR2 gated, combination output
	Output	0x80
LUT5	Mode	Sequential (gated) output
	Output	0x60
LUT6	Mode	Combination output
	Output	0x7F
LUT7	Mode	TR2 gated, combination output
	Output	0x28

 When an LUT in the Routing tab is configured to accept an input, the corresponding LUT configuration tab will appear.





#### > Close Smart I/O configurator

- Click the Save button after completing all settings and close the Smart I/O configurator



- If an Errors/Tasks message appears, it should be resolved according to the instructions

None ~		Notice List - Smart I/O Configurator 4.0	×
None V	~	😢 0 Errors 🔥 2 Warnings 📄 2 Tasks 🚺 0 Infos	
	S 2 Errors/Tasks	Fix Description	Location
Click		Invalid DU connection. DU TR0 is sourced from LUT [6] but the LUT is not enabled to drive it.	CYT4BFBCHE: Smart I/O 13 (smart_io) 🗸
0			



#### > Clock configuration

- Peripheral clock configuration in the Device Configurator for Smart I/O resources
- Divides the source clock (50 MHz) by 50



#### > Confirm configuration result

 You can check the configuration result in the "Code Preview" tab of the Device Configurator

Code Preview	ъ×
Enter search text	<u>_</u>
.opcode = CY_SMARTIO_LUTOPC_GATED_TR2,	^
.lutMap = 128,	
const cy_stc_smartio_iutcig_t_smart_io_iutcig5 =	
trû = CV 9MARMIO LUMME DU OUM	
$tr1 = CY_SMARTIO_LUTTR_LUTS_OUT$	
tr2 = CY SMARTIO LUTTE LUT4 OUT.	
opcode = CY SMARTIO LUTOPC GATED OUT.	
.lutMap = 96,	
};	
const cy stc smartio lutcfg t smart io lutCfg6 =	
{	
<pre>.tr0 = CY_SMARTIO_LUTTR_LUT7_OUT,</pre>	
<pre>.tr1 = CY_SMARTIO_LUTTR_LUT7_OUT,</pre>	
<pre>.tr2 = CY_SMARTIO_LUTTR_LUT7_OUT,</pre>	
.opcode = CY_SMARTIO_LUTOPC_COMB,	
.lutMap = 127,	
const cy_stc_smartio_lutcig_t smart_io_lutcig/ =	
t = OV GMARMIC IUMMR IUMA OUM	
tr1 = CV_SMARTIO_LUTTR_LUT5_CUM	
$tr^2 = CY_{SMARTIO_LUTTE_LOTS_COT,}$	
opcode = CY SMARTIO LUTOPC GATED TR2.	
.lutMap = 40,	
};	
const cy stc smartio ducfg t smart io duCfg =	
{	
<pre>.tr0 = CY_SMARTIO_DUTR_LUT6_OUT,</pre>	
<pre>.tr1 = CY_SMARTIO_DUTR_LUT7_OUT,</pre>	
<pre>.tr2 = CY_SMARTIO_DUTR_ZERO,</pre>	
.data0 = CY_SMARTIO_DUDATA_ZERO,	
.data1 = CY_SMARTIO_DUDATA_DATAREG,	
.opcode = Cr_SMARTIO_DUOPC_INCR_WRAP,	
.size = CI_SMARTIO_DUSIAE_8, dataDec = 16	
.uacanog - 10,	V
< Code	oroviow t
Smart I/O 12 (smart io) Daramaters Cada Dravian	preview t



#### > Close Device configurator

- Click the Save button after completing all settings, then close the Device configurator

e(s) P_A12	Personality	18 17	16 15 14	13 12	11 10 9		1. 7 8	8 <b>B</b>   4	8220	Name	Value
e(s) P_A12	Personality ^	18 17	16 15 14	13 12	11 10 9						
P_A12					11 10 3	8 7	6 5	4 3	2 1	✓ Overview	
2 413		(and ()								⑦ Configuration Help	Open SmartIO Documentation
2 F - F F		66							88L	✓ External Tools	
P A14	-									③ Smart I/O Configurator	Launch Smart I/O Configurator
P_A15	-				0000				e e c	M General	
0 port 12 smartio 0	-		(m) (m) (m)		$\odot$				D	Clock Divider	R 16 hit Divider 2 clk (CLK Smorth) (USED)
And Andrews Co.									E	(2) Hold Override	(CERCSHIBILIO) [OSED]
P_DEBUG_UART_RX,CYBSP_D0									à à F	✓ I/O Terminal	
P_DEBUG_UART_TX,CYBSP_D1			26	20			10	66			
P_DEBUG_UART_RTS,CYBSP_D2				20			1			O I/O terminal 5 output	Projoj digital_out (KS1_OUT_N) [USED]
P_DEBUG_UART_CTS,CYBSP_D3						2.00	-	00	E E H	⑦ I/O terminal 6 input	P13[6] digital_in (PIN_RST_ENABLE) [USED]
_RST_ENABLE	Pin-3.0 v	😑 😁		-			-	(-)	• • I	⑦ I/O terminal 7 input	P13[7] digital_in (RST_IN_N) [USED]
DUT_N	Pin-3.0	0			000		0		K	✓ Advanced	
(ST_ENABLE	Pin-3.0 V	(494)	(m) (m)						aa.	③ Store Config in Flash	5
N_N	Pin-3.0 ~			00		6					
(_io	Smart I/O-3.0			20					88."		
									N N		
P_A0			(m) (m)					$(\odot)$	(m) (m) P		
P_A1									R		
P_A2			(ma) (ma) (ma)		(ma) (ma) (m						
P_A3							562	66	ăă H		
P_A4								28			
P_A5									<u> </u>		
P_A6				0	TABFBCHE (2	272-BGA)					
P_A7	~			Ausig     Dati	cand GRD	• Last				Smart I/O 12 (rmart io) - Perame	terr Code Preview
PILI PIPIPIPIPIPIPIPIPIPIPIPIPIPIPIPIPIP	A15 port,12,smartio.0 DEBLG,UART,PXCVBSP_D0 DEBLG,UART,PXCVBSP_D0 DEBLG,UART,PXCVBSP_D0 DEBLG,UART,PXCVBSP_D03 STS,ENABLE UT,N T,DNABLE N N A0 A1 A2 A3 A4 A5 A6 A7	A15 port_12_smartio_0 DEBUG_UART_EXCVSSP_D0 DEBUG_UART_EXCVSSP_D0 DEBUG_UART_EXCVSSP_D0 DEBUG_UART_EXCVSSP_D0 ST_ENABLE Pin-3.0 v Pin-3.0 v Pin-3.	A15 port_12_smartin_0 DEBUG_UART_RXCY85P_D0 DEBUG_UART_RXCY85P_D2 DEBUG_UART_RXCY85P_D2 DEBUG_UART_RXCY85P_D3 ST ENABLE NDN Pri-30 io Smart (/0-1.0 ************************************	A15 port,12,gmantio.0 DEBUG,UART,PXCVESP_D0 DEBUG,UART,PXCVESP_D2 DEBUG,UART,PXCVESP_D2 DEBUG,UART,PXCVESP_D3 STI,ENABLE Pm-30 io Smart (/0-3.0 A1 A2 A3 A4 A5 A5 A7 X	A15 port,12,3mantio.0 DEBUG_UART_SXCr85P_D1 DEBUG_UART_SXCr85P_D2 DEBUG_UART_SXCr85P_D2 DEBUG_UART_SXCr85P_D3 ST_ENABLE N N N A2 A3 A4 A5 A6 A7 V	A15 port,12 gmantio.0 DEBUG,UART,FXCY859_D0 DEBUG,UART,FXCY859_D1 DEBUG,UART,FXCY859_D2 DEBUG,UART,FXCY859_D3 ST,ENABLE TUN Physical A2 A3 A4 A5 A5 A7 TUN A4 A5 A7 TUN A4 A5 A5 A7 TUN A4 A5 A5 A5 A5 A5 A5 A5 A5 A5 A5	A15 DP1,12,3mantio.0 DEBUG_UART_SXCr85P_D1 DEBUG_UART_SXCr85P_D2 DEBUG_UART_SXCr85P_D3 ST_ENABLE NN PP-3.0 Smart VO-3.0 A2 A3 A4 A5 A7 V	A15 port,12, gmantio.0 DEBUG, UART, PXCVESP_D0 DEBUG, UART, PXCVESP_D1 DEBUG, UART, PXCVESP_D2 DEBUG, UART, PXCVESP_D3 DEBUG, UART, PXCVESP_	A15 pot_12_mmin0_0 DEBUG_MART_SXCr8SP_D0 DEBUG_MART_SXCr8SP_D1 DEBUG_MART_SXCr8SP_D2 DEBUG_MART_SXCr8SP_D3 ST_ENABLE NN NPR-30 io Smart VO-30 A2 A3 A4 A5 A5 A7 X K M A7 X K K M A7 X K K K K K K K K K K K K K	A15       D         DPD11_2 mm10.0       D         DEBUG_MART_RXCY859_D0       D         DEBUG_MART_RXCY859_D1       D         DEBUG_MART_RXCY859_D2       D         DEBUG_MART_RXCY859_D3       D         ST_INABLE       Pn:30         ID       Smart (0-10         A2       A3         A3       MA         A4       A3         A7       V	A15



#### > Configuration file

- The Smart I/O Configurator generates code into a "GeneratedSource" directory in your Eclipse IDE application, or in the same location you saved the \*.modus file for non-IDE applications.
- In this example, the following code is generated:





### Implementation

- This section describes how to implement the configured Smart I/O. This example will implement Smart I/O configuration in the Smart\_IO\_training project.
  - Open main.c in Smart\_IO\_training project



### Implementation (contd.)



### > Add include file

README.md 🖬 *main.c 🛛	
* does not assume any liability arising out of the application or use of * Software or any product or circuit described in the Software. Cypress d * not authorize its products for use in any products where a malfunction * failure of the Cypress product may reasonably be expected to result in * significant property damage, injury or death ("High Risk Product"). By * including Cypress's product in a High Risk Product, the manufacturer * of such system or application assumes all risk of such use and in doing * so agrees to <u>indemnify</u> Cypress against all liability.	ess the pes or ******/
<pre>     /*********************************</pre>	******
<pre>#include "cybsp.h" #include "cy_pdl.h" #include "cycfg.h" Add include file in the main.c</pre>	
<pre>     /*********************************</pre>	******/



### Implementation (contd.)

#### > Add Smart I/O initialization and enable function





### Implementation (contd.)

### Smart I/O initialization

- > Call the Cy\_SmartIO\_Init() function to configure Smart I/O
  - Initialize the Smart I/O 13 include LUT4-7 and DU setting

#### Smart I/O enable

> Call the <u>Cy\_SmartIO\_Enable()</u> function to enable Smart I/O

#### **GPIO** port write

- > Call the <u>Cy\_GPIO\_Write()</u> function to set GPIO
  - It is used to enable the "GPIO\_RST\_ENABLE" signal
  - "GPIO\_RST\_ENABLE" is configured as "GPIO\_RST\_ENABLE\_PORT (= Port 13)" and "GPIO\_RST\_ENABLE\_PIN (= 4 pin)" in cycfg\_pins.h file



### Compiling and programming

- 1. Connect to power and USB cable
- Use Eclipse IDE for ModusToolbox<sup>™</sup> software for compiling and programming
- 3. Compile
  - a) Select the target application project in the Project Explorer
  - b) In the Quick Panel, scroll down, and click "Build Application" in Smart\_IO\_training (APP KIT\_T2G-B-H\_EVK)



#### 4. Programming

- a) Select the target application project in the Project Explorer
- b) In the Quick Panel, scroll down, and click "Smart\_IO\_training Program (KitProg3\_MiniProg4)" in Launches

🔛 Quick Panel 🔅 Variables 🙀 Expressions 🔏 Breakpoints

#### ▼ Launches

- \* Smart\_IO\_training Debug (JLink)
- Smart\_IO\_training Debug (KitProg3\_MiniProg4)
- Smart\_IO\_training Program (JLink)

Smart\_IO\_training Program (KitProg3\_MiniProg4)

Generate Launches for Smart\_IO\_training

Suild Application
Clean Application



### Run and test

1. To run this use case, use jumper wires, as shown below, on the board



Name	GPIO pin	Connection	Function
PIN_RST_ENABLE	Port13.6	Port 17.3	USER_BTN2
RST_IN_N	Port13.7	Port 21.4	USER_BTN1
RST_OUT_N	Port13.5		Monitor



### Run and test (contd.)

- 2. After programming, the application starts automatically
- 3. Press USER BTN1 (RST\_IN\_N), you can observe the following waveform



4. When press USER BTN1 (RST\_IN\_N) while pressing USER BTN2 (PIN\_RST\_ENABLE), the output does not

change.





#### Datasheet

- > <u>CYT4BF datasheet 32-bit Arm® Cortex®-M7 microcontroller TRAVEO™ T2G family</u>
- Architecture Technical reference manual
- > TRAVEO™ T2G automotive body controller high family architecture technical reference manual

### **Registers Technical reference manual**

> <u>TRAVEO™ T2G Automotive body controller high registers technical reference manual</u>

PDL/HAL

- > <u>PDL</u>
- > <u>HAL</u>

Training

> TRAVEO™ T2G Training

### **Application note**

> Smart I/O Usage Setup in Traveo II Family



### **Revision History**

Revision	ECN	Submission Date	Description of Change
**	7844899	2022-12-07	Initial release



### Important notice and warnings

All referenced product or service names and trademarks are the property of their respective owners.

#### Edition 2022-12 Published by Infineon Technologies AG 81726 Munich, Germany

© 2022 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Go to: www.infineon.com/support

Document reference 002-36605 Rev. \*\*

#### **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics

("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

#### WARNINGS

The data contained in this document is

exclusively intended for technically

trained staff. It is the responsibility of

customer's technical departments to

evaluate the suitability of the product for

the intended application and the

completeness of the product information

given in this document with respect to

For further information on the product,

conditions and prices please contact

your nearest Infineon Technologies

office (www.infineon.com).

terms

and

delivery

such application.

technology.

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.