CY8CPROTO-062S3-4343W PSoC 62S3 Wi-Fi BT Prototyping Kit Baseboard

CONTENTS

PAGE	DESCRIPTION
01	Title Page
02	Block Diagram
03	Power Supply (1)
04	Power Supply (2)
05	KitProg3
06	Carrier Module Power
07	Carrier Module Signals
08	Interfaces and Peripherals
09	Peripherals and Accessories
10	Revision History

Drawing Numbers	
PCBA	121-60562-01
PCB	600-60562-01
FAB DRW	610-60562-01
ASSY DRW	620-60562-01
SCH DRW	630-60562-01

CYPRESS SEMICONDUCTOR
198 CHAMPION COURT
SAN JOSE, CA 95134
(408) 943-2600


CYPRESS SEMICONDUCTOR © 2019

SCH Title : PSoC 62S3 Wi-Fi BT Prototyping Baseboard

Page Title : Title Page

Size	Document Number	Drawn By	Approved By	Rev
A4	630-60562-01	TARE	RKAD	03

Date: Thursday, September 19, 2019 Sheet 1 of 10



CYPRESS SEMICONDUCTOR
198 CHAMPION COURT
SAN JOSE, CA 95134
(408) 943-2600

CYPRESS SEMICONDUCTOR © 2019


SCH Title : PSoC 62S3 Wi-Fi BT Prototyping Baseboard

Page Title : Block Diagram


Size	Document Number	Drawn By	Approved By	Rev
A4	630-60562-01	TARE	RKAD	03

Date: Thursday, September 19, 2019 Sheet 2 of 10


KitProg3 USB Micro-B connector




PSoC 6 MCU USB Device Micro-B connector



Input Supply




Input Supply Header




Note: Remove L1 to disable on-board supply.

Module Power LED



VCC_3V6 Voltage Regulator



CYPRESS SEMICONDUCTOR
198 CHAMPION COURT
SAN JOSE, CA 95134
(408) 943-2600


CYPRESS SEMICONDUCTOR © 2019

SCH Title :	PSoC 62S3 Wi-Fi BT Prototyping Baseboard
Page Title :	Power Supply (1)


Size	Document Number	Drawn By	Approved By	Rev
A4	630-60562-01	TARE	RKAD	03

Date: Thursday, September 19, 2019 Sheet 3 of 10


VCC_1V8 Voltage Regulator




System Voltage Selection Header



VCC_3V3 Voltage Regulator



Reverse Voltage Protection




CYPRESS SEMICONDUCTOR
198 CHAMPION COURT
SAN JOSE, CA 95134
(408) 943-2600

CYPRESS SEMICONDUCTOR © 2019


SCH Title : PSoC 62S3 Wi-Fi BT Prototyping Baseboard				
Page Title : Power Supply (2)				
Size: A4	Document Number: 630-60562-01	Drawn By: TARE	Approved By: RKAD	Rev: 03
Date: Thursday, September 19, 2019		Sheet 4 of 10		

PSoC 5LP based KitProg3




PSoC 5LP Power


Decoupling Capacitors




KitProg3 I/O Connectors




UART H/W Flow Control Level Translator



Target Program/Debug Connector




KitProg3 H/W ID




Note: GND is read as binary "1" and floating as "0"


Voltage Monitoring




I2C Pull-ups




Mode Switch



KitProg3 Power LED



KitProg3 Status LED




CYPRESS SEMICONDUCTOR
198 CHAMPION COURT
SAN JOSE, CA 95134
(408) 943-2600


CYPRESS SEMICONDUCTOR © 2019

SCH Title : PSoC 62S3 Wi-Fi BT Prototyping Baseboard				
Page Title : KitProg3				
Size: A4	Document Number: 630-60562-01	Drawn By: TARE	Approved By: RKAD	Rev: 03
Date: Thursday, September 19, 2019		Sheet 5 of 10		


Current Measurement



Note: Load R54, R51 and remove R55, R71 to measure combined current (VBAT, VDDIO_WL and P6_VDD) . It is recommended to supply external power in this scenario




Module Power



MCU USB Voltage



Decoupling Capacitors



CYPRESS SEMICONDUCTOR
198 CHAMPION COURT
SAN JOSE, CA 95134
(408) 943-2600


CYPRESS SEMICONDUCTOR © 2019


SCH Title : PSoC 62S3 Wi-Fi BT Prototyping Baseboard


Page Title : Carrier Module Power

Size	Document Number	Drawn By	Approved By	Rev
A4	630-60562-01	TARE	RKAD	03

Date: Thursday, September 19, 2019 Sheet 6 of 10







CYPRESS SEMICONDUCTOR
198 CHAMPION COURT
SAN JOSE, CA 95134
(408) 943-2600

CYPRESS SEMICONDUCTOR © 2019


SCH Title : PSoC 62S3 Wi-Fi BT Prototyping Baseboard

Page Title : Carrie Module Signals


Size	Document Number	Drawn By	Approved By	Rev
A4	630-60562-01	TARE	RKAD	03

Date: Thursday, September 19, 2019 Sheet 7 of 10


User Button / Hibernate Wakeup




MCU Reset Button




I/O Headers




KitProg3 MCU I2C




KitProg3 MCU SWD



KitProg3 MCU UART with H/W Flow Control



MCU 10-pin SWD/JTAG Header



Note: Maximum voltage on P6_VDD is 3.6V. Supplying 5V through the 10-pin header will permanently damage the device

User LED



CYPRESS SEMICONDUCTOR
198 CHAMPION COURT
SAN JOSE, CA 95134
(408) 943-2600

CYPRESS SEMICONDUCTOR © 2019


SCH Title : PSoC 62S3 Wi-Fi BT Prototyping Baseboard

Page Title : Interefaces and Peripherals

Size	Document Number	Drawn By	Approved By	Rev
A4	630-60562-01	TARE	RKAD	03


Date: Thursday, September 19, 2019 Sheet 8 of 10

CapSense Buttons




Note: CSX Mode is not supported in this kit, but is used for future compatibility


CapSense Header




I2C EEPROM




CapSense Slider



CapSense Shield



Quad SPI Flash Memory Section



Accessories


PCBA label



Bumper




Jumper Shunt



Acrylic Overlay





CYPRESS SEMICONDUCTOR
198 CHAMPION COURT
SAN JOSE, CA 95134
(408) 943-2600

CYPRESS SEMICONDUCTOR © 2019

SCH Title : PSoC 62S3 Wi-Fi BT Prototyping Baseboard

Page Title : Peripherals and Accessories

Size	Document Number	Drawn By	Approved By	Rev
A4	630-60562-01	TARE	RKAD	03

Date: Thursday, September 19, 2019 Sheet 9 of 10

REVISION HISTORY

REV	DESCRIPTION OF CHANGE	DATE
01	Initial Internal Release	2019/07/27
02	Internal Release	2019/08/08
03	Initial Release	2019/09/19

CYPRESS SEMICONDUCTOR
198 CHAMPION COURT
SAN JOSE, CA 95134
(408) 943-2600

CYPRESS SEMICONDUCTOR © 2019

SCH Title : PSoC 62S3 Wi-Fi BT Prototyping Baseboard

Page Title : Revision History

Size	Document Number	Drawn By	Approved By	Rev
A4	630-60562-01	TARE	RKAD	03

Date: Thursday, September 19, 2019 Sheet 10 of 10