

# **NVM Non Volatile Memory**

AURIX™ TC4xx Microcontroller V1.0.0 2024-09




Please read the Important Notice and Warnings at the end of this document

# NVM

# Non volatile memory





#### **Highlights**

- The NVM subsystem comprises of Program and Data Flash Memory, Data Memory Unit (DMU), Program Flash Interface (PFI) and Flash Standard Interface (FSI)
- NVM enables writing to the flash memories through a command sequencer and controls the flash accesses for safety and security through protections

#### **Key Features**

Separate Security PFlash

Two parallel PFLASH Banks per CPU

Two complete and independent command interfaces

#### **Customer Benefits**

- > Read while write
- Independent access path and no performance impact on SOTA
- Domain Separation between HOST and CSRM

# NVM Separate Security PFlash



- > Read while write
  - reading code for security CPU is possible while HOST is doing application code updates
- > Freedom of interference between HOST and CSRM SOTA updates and swaps
  - HOST program/erase operations do not interfere with CSRM program/erase operations
  - A/B Swap setting can be set independent from each other

## NVM

# Two parallel PFLASH Banks per CPU



- > Each PFLASH block of any Host CPU is divided in 2 banks
- > Two completely independent access paths
  - read from one bank while operation is ongoing on the other bank
- > When SOTA support is enabled, no more impact on program execution performance

#### **NVM**


# Two complete and independent command interfaces



- One command interface for HOST and one for CSRM
- > Each command interface has an independent digital and analog part
  - time slice for two concurrent operations is no more needed
- > The allocation of NVM memory Banks to the command interfaces can be changed
  - new Bank Reallocation command

# NVM System integration





- All PFlash banks and DFlash/BROM can be read in parallel via dedicated SRI interface(s)
- Access control (PROT/APU) for safety and security for all assigned memories
- All PFlash banks have Prefetch Buffers implemented for improved read throughput to achieve higher system performance

# Application example Simplified sequence for programming



#### **Overview**

- "Clear Status" to clear flags
- "Enter Page Mode"
- Check for Page Mode status bit or error
- Repeat "Load Page" until the page is filled
- "Write Page"
- > Wait until Request Acknowledgement status bit
- > Wait until Request Done status bit
- Check for Program Verification bit
- > Fail if Operation/Sequence/Protection error is set

### **Advantages**

- Easy sequence of commands to perform all the programming steps
- Each command has a notification bit to check when the operation is completed
- Several kind of error bits to check during the sequence

#### **Trademarks**



All referenced product or service names and trademarks are the property of their respective owners.

Edition 2024-09 Published by Infineon Technologies AG 81726 Munich, Germany

© 2024 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Email: erratum@infineon.com

Document reference AURIX\_3\_Non\_ Volatile\_ Memory

#### **IMPORTANT NOTICE**

("Beschaffenheitsgarantie").

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### **WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

