HEXFET® Power MOSFET

Application
- Brushed Motor drive applications
- BLDC Motor drive applications
- PWM Inverterized topologies
- Battery powered circuits
- Half-bridge and full-bridge topologies
- Electronic ballast applications
- Synchronous rectifier applications
- Resonant mode power supplies
- OR-ing and redundant power switches
- DC/DC and AC/DC converters



V_{DSS}	40V
$R_{DS(on)}$ typ.	1.8mΩ
max	2.4mΩ
I_D	159A


PQFN 5X6 mm

Benefits
- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- RoHS Compliant containing no Lead, no Bromide, and no Halogen

Base part number	Package Type	Standard Pack		Orderable Part Number	Note
		Form	Quantity		
IRFH7440PbF	PQFN 5mm x 6mm	Tape and Reel	4000	IRFH7440TRPbF	
	~~PQFN 5mm x 6mm~~	~~Tape and Reel~~	~~400~~	~~IRFH7440TR2PbF~~	EOL notice # 259



Fig 1. Typical On-Resistance vs. Gate Voltage



Fig 2. Maximum Drain Current vs. Case Temperature

Absolute Maximum Rating

Symbol	Parameter	Max.	Units
I_D @ $T_{C(Bottom)}$ = 25°C	Continuous Drain Current, V_{GS} @ 10V ①	159	A
I_D @ $T_{C(Bottom)}$ = 100°C	Continuous Drain Current, V_{GS} @ 10V ①	101	
I_{DM}	Pulsed Drain Current ②	636	
P_D @ T_C = 25°C	Maximum Power Dissipation	104	W
	Linear Derating Factor	0.83	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery④	3.0	V/ns
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to + 150	°C

Avalanche Characteristics

Symbol	Parameter	Max.	Units
$E_{AS\ (Thermally\ limited)}$	Single Pulse Avalanche Energy ③	121	mJ
$E_{AS\ (Thermally\ limited)}$	Single Pulse Avalanche Energy ⑩	232	
I_{AR}	Avalanche Current ②	See Fig 15, 16, 22a, 22b	A
E_{AR}	Repetitive Avalanche Energy ②		mJ

Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$ (Bottom)	Junction-to-Case ⑨	–––	1.2	°C/W
$R_{\theta JC}$ (Top)	Junction-to-Case ⑨	–––	31	
$R_{\theta JA}$	Junction-to-Ambient ⑧	–––	35	
$R_{\theta JA}$ (<10s)	Junction-to-Ambient ⑧	–––	22	

Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	40	–––	–––	V	V_{GS} = 0V, I_D = 250µA
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	–––	0.031	–––	mV/°C	Reference to 25°C, I_D = 1.0mA
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	–––	1.8	2.4	mΩ	V_{GS} = 10V, I_D = 50A
		–––	2.7	–––		V_{GS} = 6.0V, I_D = 25A
$V_{GS(th)}$	Gate Threshold Voltage	2.2	–––	3.9	V	V_{DS} = V_{GS}, I_D = 100µA
I_{DSS}	Drain-to-Source Leakage Current	–––	–––	1.0	µA	V_{DS} = 40V, V_{GS} = 0V
		–––	–––	150		V_{DS} = 40V,V_{GS} = 0V,T_J = 125°C
I_{GSS}	Gate-to-Source Forward Leakage	–––	–––	100	nA	V_{GS} = 20V
	Gate-to-Source Reverse Leakage	–––	–––	-100		V_{GS} = -20V
R_G	Gate Resistance	–––	2.6	–––	Ω	

Notes:

① Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature at 25°C. For higher case temperature please refer to Diagram 2. De-rating will be required based on the actual environmental conditions.

② Repetitive rating; pulse width limited by max. junction temperature.

③ Limited by T_{Jmax}, starting T_J = 25°C, L = 0.097mH, R_G = 50Ω, I_{AS} = 50A, V_{GS} = 10V.

④ $I_{SD} \leq$ 50A, di/dt ≤ 1126A/µs, $V_{DD} \leq V_{(BR)DSS}$, $T_J \leq$ 150°C.

⑤ Pulse width ≤ 400µs; duty cycle ≤ 2%.

⑥ C_{oss} eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.

⑦ C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.

⑧ When mounted on 1 inch square 2 oz copper pad on 1.5 x 1.5 in. board of FR-4 material.

⑨ R_θ is measured at T_J approximately 90°C.

⑩ Limited by T_{Jmax}, starting T_J = 25°C, L = 1mH, R_G = 50Ω, I_{AS} = 22A, V_{GS} =10V.

Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
gfs	Forward Transconductance	149	—	—	S	V_{DS} = 10V, I_D = 50A
Q_g	Total Gate Charge	—	92	138	nC	I_D = 50A
Q_{gs}	Gate-to-Source Charge	—	22	—		V_{DS} = 20V
Q_{gd}	Gate-to-Drain Charge	—	29	—		V_{GS} = 10V ⑤
Q_{sync}	Total Gate Charge Sync. (Qg - Qgd)	—	63	—		
$t_{d(on)}$	Turn-On Delay Time	—	12	—	ns	V_{DD} = 20V
t_r	Rise Time	—	45	—		I_D = 30A
$t_{d(off)}$	Turn-Off Delay Time	—	53	—		R_G = 2.7Ω
t_f	Fall Time	—	42	—		V_{GS} = 10V ⑤
C_{iss}	Input Capacitance	—	4574	—	pF	V_{GS} = 0V
C_{oss}	Output Capacitance	—	700	—		V_{DS} = 25V
C_{rss}	Reverse Transfer Capacitance	—	466	—		f = 1.0MHz
$C_{oss\ eff.(ER)}$	Effective Output Capacitance (Energy Related)	—	863	—		V_{GS} = 0V, V_{DS} = 0V to 32V⑦
$C_{oss\ eff.(TR)}$	Output Capacitance (Time Related)	—	1229	—		V_{GS} = 0V, V_{DS} = 0V to 32V⑥

Diode Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	80	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I_{SM}	Pulsed Source Current (Body Diode) ②	—	—	636		
V_{SD}	Diode Forward Voltage	—	0.9	1.3	V	T_J = 25°C, I_S = 50A, V_{GS} = 0V ⑤
t_{rr}	Reverse Recovery Time	—	25	—	ns	T_J = 25°C V_{DD} = 34V
		—	27	—		T_J = 125°C I_F = 50A,
Q_{rr}	Reverse Recovery Charge	—	16	—	nC	T_J = 25°C di/dt = 100A/µs ⑤
		—	17	—		T_J = 125°C
I_{RRM}	Reverse Recovery Current	—	1.2	—	A	T_J = 25°C



Fig 3. Typical Output Characteristics



Fig 4. Typical Output Characteristics



Fig 5. Typical Transfer Characteristics



Fig 6. Normalized On-Resistance vs. Temperature



Fig 7. Typical Capacitance vs. Drain-to-Source Voltage



Fig 8. Typical Gate Charge vs. Gate-to-Source Voltage



Fig 9. Typical Source-Drain Diode Forward Voltage



Fig 10. Maximum Safe Operating Area



Fig 11. Drain-to-Source Breakdown Voltage



Fig 12. Typical C_{oss} Stored Energy



Fig 13. Typical On-Resistance vs. Drain Current



Fig 14. Maximum Effective Transient Thermal Impedance, Junction-to-Case



Fig 15. Typical Avalanche Current vs. Pulse Width



Fig 16. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves , Figures 15, 16:
(For further info, see AN-1005 at www.irf.com)

1. Avalanche failures assumption:
   Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax}. This is validated for every part type.
2. Safe operation in Avalanche is allowed as long asT_{jmax} is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 22a, 22b.
4. $P_{D\ (ave)}$ = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6. I_{av} = Allowable avalanche current.
7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 16).

   t_{av} = Average time in avalanche.
   D = Duty cycle in avalanche = tav ·f
   $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

   $PD\ (ave) = 1/2\ (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$

   $I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$

   $E_{AS\ (AR)} = P_{D\ (ave)} \cdot t_{av}$



Fig 17. Threshold Voltage vs. Temperature



Fig 18. Typical Recovery Current vs. dif/dt



Fig 19. Typical Recovery Current vs. dif/dt



Fig 20. Typical Stored Charge vs. dif/dt



Fig 21. Typical Stored Charge vs. dif/dt



Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs



Fig 23a. Unclamped Inductive Test Circuit



Fig 23b. Unclamped Inductive Waveforms



Fig 24a. Switching Time Test Circuit



Fig 24b. Switching Time Waveforms



Fig 25a. Gate Charge Test Circuit



Fig 25b. Gate Charge Waveform

PQFN 5x6 Outline "E" Package Details



SYMBOL	COMMON			
	MM		INCH	
	MIN.	MAX.	MIN.	MAX.
A	0.90	1.17	0.0354	0.0461
b	0.33	0.48	0.0130	0.0189
C	0.195	0.300	0.0077	0.0118
D	4.80	5.15	0.1890	0.2028
D1	3.91	4.31	0.1539	0.1697
D2	4.80	5.00	0.1890	0.1968
E	5.90	6.15	0.2323	0.2421
E1	5.65	6.00	0.2224	0.2362
E2	1.51	—	0.0594	—
E3	3.32	3.78	0.1307	0.1480
E4	3.42	3.58	0.1346	0.1409
E5	0.18	0.32	0.0071	0.0126
e	1.27 BSC		0.050 BSC	
L	0.05	0.25	0.0020	0.0098
L1	0.38	0.66	0.0150	0.0260
L2	0.51	0.86	0.0201	0.0339
I	0	0.18	0	0.0071

PQFN 5x6 Outline "G" Package Details



DIM / SYMBOL	MILLIMETERS		INCH	
	MIN.	MAX.	MIN.	MAX.
A	0.950	1.050	0.0374	0.0413
A1	0.000	0.050	0.0000	0.0020
A3	0.254 REF		0.0100 REF	
b	0.310	0.510	0.0122	0.0201
b1	0.025	0.125	0.0010	0.0049
b2	0.210	0.410	0.0083	0.0161
b3	0.180	0.450	0.0071	0.0177
D	5.150 BSC		0.2028 BSC	
D1	5.000 BSC		0.1969 BSC	
D2	3.700	3.900	0.1457	0.1535
E	6.150 BSC		0.2421 BSC	
E1	6.000 BSC		0.2362 BSC	
E2	3.560	3.760	0.1402	0.1488
E3	2.270	2.470	0.0894	0.0972
e	1.27 REF		0.050 REF	
K	0.830	1.400	0.0327	0.0551
L	0.510	0.710	0.0201	0.0280
L1	0.510	0.710	0.0201	0.0280
P	10 deg	12 deg	0 deg	12 deg

Note:

1. Dimensions and tolerancing confirm to ASME Y14.5M–1994
2. Dimension L represents terminal full back from package edge up to 0.1mm is acceptable
3. Coplanarity applies to the expose Heat Slug as well as the terminal
4. Radius on terminal is Optional

For more information on board mounting, including footprint and stencil recommendation, please refer to application note AN-1136: http://www.irf.com/technical-info/appnotes/an-1136.pdf

For more information on package inspection techniques, please refer to application note AN-1154:
Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

PQFN 5x6 Part Marking



PQFN 5x6 Tape and Reel



CODE	DESCRIPTION
Ao	Dimension design to accommodate the component width
Bo	Dimension design to accommodate the component lenght
Ko	Dimension design to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Note: All dimension are nominal

Package Type	Reel Diameter (Inch)	QTY	Reel Width W1 (mm)	Ao (mm)	Bo (mm)	Ko (mm)	P1 (mm)	W (mm)	Pin 1 Quadrant
5 X 6 PQFN	13	4000	12.4	6.300	5.300	1.20	8.00	12	Q1

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

Qualification Information

Qualification level	Industrial (per JEDEC JESD47F † guidelines)	
Moisture Sensitivity Level	PQFN 5mm x 6mm	MSL1 (per JEDEC J-STD-020D†)
RoHS Compliant	Yes	

† Applicable version of JEDEC standard at the time of product release.

Revision History

Date	Rev	Comments
01/13/2014	2.1	• Updated ordering information to reflect the End-Of-Life (EOL) of the mini-reel option (EOL notice #259). • Updated data sheet with the new IR corporate template.
02/19/2015	2.2	• Updated EAS (L =1mH) = 232mJ on page 2 • Updated note 10 “Limited by TJmax, starting T_J = 25°C, L = 1mH, R_G = 50Ω, I_{AS} = 22A, V_{GS} =10V”. on page 2
06/2/2015	2.3	• Updated package outline for “option E” and added package outline for “option G” on page 9. • Updated "IFX" logo on page 1 & 11. • Updated tape and reel on page 10.
07/07/2015	2.4	• Corrected package outline for “option E” on page 9.
04/16/2020	2.5	• Updated datasheet based on IFX template. • Updated Datasheet based on new current rating and application note :App-AN_1912_PL51_2001_180356

Edition 2016-04-19
Published by
Infineon Technologies AG
81726 Munich, Germany

Do you have a question about this document?
Email: erratum@infineon.com

Document reference
ifx1