



HEXFET® Power MOSFET

	Q1	Q2	
$V_{DSS}$	25	25	V
$R_{DS(on) \max}$ (@ $V_{GS} = 4.5V$ )	4.60	1.10	m $\Omega$
$Qg$ (typical)	10	44	nC
$I_D$ (@ $T_C = 25^\circ C$ )	45 <sup>⑦</sup>	45 <sup>⑦</sup>	A



**Applications**

- Control and Synchronous MOSFETs for synchronous buck converters



**Features**

Control and synchronous MOSFETs in one package
Low charge control MOSFET (10nC typical)
Low $R_{DS(on)}$ synchronous MOSFET (<1.10m $\Omega$ )
Intrinsic Schottky Diode with Low Forward Voltage on Q2
RoHS Compliant, Halogen-Free
MSL1, Industrial Qualification

results in  
⇒

**Benefits**

Increased power density
Lower switching losses
Lower conduction losses
Lower Switching Losses
Environmentally friendlier
Increased reliability

Base part number	Package Type	Standard Pack		Orderable Part Number
		Form	Quantity	
IRFH4251DPbF	Dual PQFN 5mm x 6mm	Tape and Reel	4000	IRFH4251DTRPbF

**Absolute Maximum Ratings**

	Parameter	Q1 Max.	Q2 Max.	Units
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$		V
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 4.5V$	64 <sup>⑥⑦</sup>	188 <sup>⑥⑦</sup>	A
$I_D @ T_C = 70^\circ C$	Continuous Drain Current, $V_{GS} @ 4.5V$	51 <sup>⑥⑦</sup>	151 <sup>⑥⑦</sup>	
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 4.5V$ (Source Bonding Technology Limited)	45 <sup>⑦</sup>	45 <sup>⑦</sup>	
$I_{DM}$	Pulsed Drain Current	120	750 <sup>⑧</sup>	
$P_D @ T_C = 25^\circ C$	Power Dissipation	31	63	W
$P_D @ T_C = 70^\circ C$	Power Dissipation	20	40	
	Linear Derating Factor	0.25	0.50	W/ $^\circ C$
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	-55 to + 150		$^\circ C$

**Thermal Resistance**

	Parameter	Q1 Max.	Q2 Max.	Units
$R_{\theta JC}$ (Bottom)	Junction-to-Case <sup>④</sup>	4.0	2.0	$^\circ C/W$
$R_{\theta JC}$ (Top)	Junction-to-Case <sup>④</sup>	20	12	
$R_{\theta JA}$	Junction-to-Ambient <sup>⑤</sup>	34	35	
$R_{\theta JA} (<10s)$	Junction-to-Ambient <sup>⑤</sup>	24	22	

Notes ① through ⑧ are on page 12

**Static @ T<sub>J</sub> = 25°C (unless otherwise specified)**







	Parameter		Min.	Typ.	Max.	Units	Conditions		
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	Q1	25	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA		
		Q2	25	—	—		V <sub>GS</sub> = 0V, I <sub>D</sub> = 1.0mA		
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	Q1	—	22	—	mV/°C	Reference to 25°C, I <sub>D</sub> = 1.0mA		
		Q2	—	20	—		Reference to 25°C, I <sub>D</sub> = 10mA		
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance	Q1	—	2.50	3.20	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 30A ③		
		Q2	—	0.60	0.85		V <sub>GS</sub> = 10V, I <sub>D</sub> = 30A ③		
		Q1	—	3.70	4.60		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 30A ③		
		Q2	—	0.85	1.10		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 30A ③		
V <sub>GS(th)</sub>	Gate Threshold Voltage	Q1	1.1	1.6	2.1	V	Q1: V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 35μA		
		Q2	1.1	1.6	2.1		Q2: V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 150μA		
ΔV <sub>GS(th)</sub> /ΔT <sub>J</sub>	Gate Threshold Voltage Coefficient	Q1	—	-5.7	—	mV/°C	Q1: V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 35μA		
		Q2	—	-10	—		Q2: V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 150μA		
I <sub>DSS</sub>	Drain-to-Source Leakage Current	Q1	—	—	1.0	μA	V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0V		
		Q2	—	—	250		V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0V		
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	Q1/Q2	—	—	100	nA	V <sub>GS</sub> = 20V		
	Gate-to-Source Reverse Leakage	Q1/Q2	—	—	-100		V <sub>GS</sub> = -20V		
g <sub>fs</sub>	Forward Transconductance	Q1	131	—	—	S	V <sub>DS</sub> = 10V, I <sub>D</sub> = 30A		
		Q2	161	—	—		V <sub>DS</sub> = 10V, I <sub>D</sub> = 30A		
Q <sub>g</sub>	Total Gate Charge	Q1	—	10	15	nC	Q1 V <sub>DS</sub> = 13V V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 30A  Q2 V <sub>DS</sub> = 13V V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 30A		
		Q2	—	44	66				
Q <sub>gs1</sub>	Pre-V <sub>th</sub> Gate-to-Source Charge	Q1	—	2.5	—				
		Q2	—	11	—				
Q <sub>gs2</sub>	Post-V <sub>th</sub> Gate-to-Source Charge	Q1	—	1.6	—				
		Q2	—	4.2	—				
Q <sub>gd</sub>	Gate-to-Drain Charge	Q1	—	3.8	—				
		Q2	—	15	—				
Q <sub>godr</sub>	Gate Charge Overdrive	Q1	—	2.1	—				
		Q2	—	13.8	—				
Q <sub>sw</sub>	Switch Charge (Q <sub>gs2</sub> + Q <sub>gd</sub> )	Q1	—	5.4	—				
		Q2	—	19.2	—				
Q <sub>oss</sub>	Output Charge	Q1	—	10	—	nC	V <sub>DS</sub> = 16V, V <sub>GS</sub> = 0V		
		Q2	—	44	—				
R <sub>G</sub>	Gate Resistance	Q1	—	2.4	—	Ω			
		Q2	—	0.85	—				
t <sub>d(on)</sub>	Turn-On Delay Time	Q1	—	10	—	ns	Q1 V <sub>DS</sub> = 13V V <sub>GS</sub> = 4.5V I <sub>D</sub> = 30A, R <sub>G</sub> = 1.8Ω  Q2 V <sub>DS</sub> = 13V V <sub>GS</sub> = 4.5V I <sub>D</sub> = 30A, R <sub>G</sub> = 1.8Ω		
		Q2	—	24	—				
t <sub>r</sub>	Rise Time	Q1	—	61	—				
		Q2	—	105	—				
t <sub>d(off)</sub>	Turn-Off Delay Time	Q1	—	13	—				
		Q2	—	35	—				
t <sub>f</sub>	Fall Time	Q1	—	15	—				
		Q2	—	60	—				
C <sub>iss</sub>	Input Capacitance	Q1	—	1314	—			pF	V <sub>GS</sub> = 0V V <sub>DS</sub> = 13V f = 1.0MHz
		Q2	—	5845	—				
C <sub>oss</sub>	Output Capacitance	Q1	—	365	—				
		Q2	—	1703	—				
C <sub>rss</sub>	Reverse Transfer Capacitance	Q1	—	92	—				
		Q2	—	408	—				







**Avalanche Characteristics**







	Parameter	Typ.	Q1 Max.	Q2 Max.	Units
$E_{AS}$	Single Pulse Avalanche Energy ②	—	61	1292	mJ
$I_{AR}$	Avalanche Current ①	—	30	60	A







**Diode Characteristics**




	Parameter		Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	Q1	—	—	45⑦	A	MOSFET symbol showing the integral reverse p-n junction diode.
		Q2	—	—	45⑦		
$I_{SM}$	Pulsed Source Current (Body Diode)	Q1	—	—	120	A	
		Q2	—	—	750⑧		
$V_{SD}$	Diode Forward Voltage	Q1	—	—	1.0	V	$T_J = 25^\circ\text{C}$ , $I_S = 30\text{A}$ , $V_{GS} = 0\text{V}$ ③
		Q2	—	—	0.75		$T_J = 25^\circ\text{C}$ , $I_S = 30\text{A}$ , $V_{GS} = 0\text{V}$ ③
$t_{rr}$	Reverse Recovery Time	Q1	—	16	—	ns	$Q1$ $T_J = 25^\circ\text{C}$ , $I_F = 30\text{A}$ $V_{DD} = 13\text{V}$ , $di/dt = 235\text{A}/\mu\text{s}$ ③
		Q2	—	36	—		
$Q_{rr}$	Reverse Recovery Charge	Q1	—	13	—	nC	$Q2$ $T_J = 25^\circ\text{C}$ , $I_F = 30\text{A}$ $V_{DD} = 13\text{V}$ , $di/dt = 190\text{A}/\mu\text{s}$ ③
		Q2	—	67	—		


**Fig 1. Typical Output Characteristics**

**Fig 2. Typical Output Characteristics**

**Fig 3. Typical Output Characteristics**

**Fig 4. Typical Output Characteristics**

**Fig 5. Typical Transfer Characteristics**

**Fig 6. Typical Transfer Characteristics**



**Fig 7.** Typical Capacitance vs. Drain-to-Source Voltage

**Fig 8.** Typical Capacitance vs. Drain-to-Source Voltage

**Fig 9.** Typical Gate Charge vs. Gate-to-Source Voltage

**Fig 10.** Typical Gate Charge vs. Gate-to-Source Voltage

**Fig 11.** Maximum Safe Operating Area

**Fig 12.** Maximum Safe Operating Area


**Fig 13. Normalized On-Resistance vs. Temperature**

**Fig 14. Normalized On-Resistance vs. Temperature**

**Fig 15. Typical Source-Drain Diode Forward Voltage**

**Fig 16. Typical Source-Drain Diode Forward Voltage**

**Fig 17. Typical On-Resistance vs. Gate Voltage**

**Fig 18. Typical On-Resistance vs. Gate Voltage**










**Fig 19.** Maximum Drain Current vs. Case Temperature

**Fig 20.** Maximum Drain Current vs. Case Temperature

**Fig 21.** Threshold Voltage vs. Temperature

**Fig 22.** Threshold Voltage vs. Temperature

**Fig 23.** Maximum Avalanche Energy vs. Drain Current

**Fig 24.** Maximum Avalanche Energy vs. Drain Current



**Fig 25. Max Avalanche Current vs. Pulse Width (Q1)**

**Fig 26. Max Avalanche Current vs. Pulse Width (Q2)**

**Fig 27. Maximum Effective Transient Thermal Impedance, Junction-to-Case (Q1)**






**Fig 28.** Maximum Effective Transient Thermal Impedance, Junction-to-Case (Q2)


**Fig 29. Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET<sup>®</sup> Power MOSFETs**

**Fig 30a. Unclamped Inductive Test Circuit**

**Fig 30b. Unclamped Inductive Waveforms**

**Fig 31a. Switching Time Test Circuit**

**Fig 31b. Switching Time Waveforms**

**Fig 32a. Gate Charge Test Circuit**

**Fig 32b. Gate Charge Waveform**


**Dual PQFN 5x6 Outline "H" Package Details**


Dimension Table				
Thickness Symbol	V : Very Thin			NOTE
	MINIMUM	NOMINAL	MAXIMUM	
A	0.80	0.90	1.00	
A1	0.00	0.02	0.05	
b	0.30	0.40	0.50	6
D	6.00 BSC			
E	5.00 BSC			
e	1.27 BSC			
D1	2.42	2.57	2.67	
E1	4.41	4.56	4.66	
D2	0.78	0.93	1.03	
E2	4.01	4.16	4.26	
K	0.20	---	---	
L1	1.67	1.77	1.87	
L2	0.40	0.50	0.60	

For more information on board mounting, including footprint and stencil recommendation, please refer to application note AN-1136: <http://www.irf.com/technical-info/appnotes/an-1136.pdf>  
 For more information on package inspection techniques, please refer to application note AN-1154: <http://www.irf.com/technical-info/appnotes/an-1154.pdf>

**PQFN 5x6 Outline "H" Part Marking**


Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

**Dual PQFN 5x6 Outline Tape and Reel**


Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

**Qualification Information†**

<b>Qualification level</b>	Industrial (per JEDEC JESD47F †† guidelines )	
<b>Moisture Sensitivity Level</b>	DUAL PQFN 5mm x 6mm	MSL1 (per JEDEC J-STD-020D††)
<b>RoHS Compliant</b>	Yes	

† Qualification standards can be found at International Rectifier's web site <http://www.irf.com/product-info/reliability>

†† Applicable version of JEDEC standard at the time of product release.

**Notes:**

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting  $T_J = 25^\circ\text{C}$ ,  
Q1:  $L = 0.14\text{mH}$ ,  $R_G = 50\Omega$ ,  $I_{AS} = 30\text{A}$ ;  
Q2:  $L = 0.72\text{mH}$ ,  $R_G = 50\Omega$ ,  $I_{AS} = 60\text{A}$ .
- ③ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ④  $R_\theta$  is measured at  $T_J$  approximately  $90^\circ\text{C}$ .
- ⑤ When mounted on 1 inch square PCB (FR-4). Please refer to AN-994 for more details:  
<http://www.irf.com/technical-info/appnotes/an-994.pdf>
- ⑥ Calculated continuous current based on maximum allowable junction temperature.
- ⑦ Current is limited to Q1 = 45A & Q2 = 45A by source bonding technology.
- ⑧ Pulsed drain current is limited to 180A by source bonding technology.

**Revision History**

Date	Comments
05/28/2013	<ul style="list-style-type: none"> <li>• Updated the schematic drawing, on page 1.</li> <li>• Updated the Features and Benefits table, on page 1.</li> <li>• Updated Vsd for Q2 from 1.0V to 0.75V, on page 3.</li> <li>• Added Tape and Reel drawing, on page 12.</li> </ul>
06/10/2013	<ul style="list-style-type: none"> <li>• Updated the MSL level from MSL3 to MSL2, on pages 1 &amp; 12.</li> </ul>
08/15/2013	<ul style="list-style-type: none"> <li>• Added "Fast/RFET™" above the part number, on page 1.</li> <li>• Added part marking drawing, on page 11.</li> </ul>
01/16/2014	<ul style="list-style-type: none"> <li>• Update the MSL level from MSL2 to MSL1, on page 1 &amp; 12.</li> </ul>
5/20/2014	<ul style="list-style-type: none"> <li>• Updated fig. 25 to show the max avalanche plateau at 45A, on page 8.</li> <li>• Corrected fig. 26 to cap the curves at package limitation current of 45A, on page 8.</li> </ul>

## **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office ([www.infineon.com](http://www.infineon.com)).

## **WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.