

Device **C504-2E**
Marking/Step **Step CA**
Package **P-MQFP-44**

This Errata Sheet describes the deviations from the current user documentation.

The module oriented classification and numbering system uses an ascending sequence over several derivatives, including already solved deviations. So gaps inside this enumeration can occur.

Current Documentation

- C504 User's Manual 11.97
- C504 Data Sheet May 2000
- Instruction Set Manual 07.2000

Note: Devices marked with EES- or ES are engineering samples which may not be completely tested in all functional and electrical characteristics, therefore they should be used for evaluation only.

The specific test conditions for EES and ES are documented in a separate Status Sheet.

Contents

Section	Page
History List/Change Summary	2
Functional Deviations	4
Deviations from Electrical- and Timing Specification	7
Application Hints	10

1 History List/Change Summary

(since last CPU Step ES-BB/BB, previous Errata Sheet V1.5)

Table 1 Functional Deviations

Functional Deviation	Short Description	Fixed in Step	Change
CCU.1	Spike at CCx / COUTx pins	ES-CA/ CA	
EH.1	Emulation Mode not supported		
RST.1	Figure in User's Manual and Data Sheet regarding the Reset Circuitries is incorrect		New
T2.1	Timer 2 - Concurrent Access on T2CON	ES-CA/ CA	
WDT.1	Watchdog Timer is not halted in the Idle Mode		
WDT.2	To refresh the Watchdog Timer, the WDT and SWDT bits in WDCON Register can not be set by using Immediate Addressing Mode instruction		
OTP.1	ROM Verification Mode 2 and verification error signaling at Port 3.5		
OTP.2	OTP module may fail under special conditions, leading to undefined operation		

Table 2 AC/DC Deviations

AC/DC Deviation	Short Description	Fixed in Step	Change
AC.1	Minimum Oscillator Clock Frequency		
DC.1	± 4 LSB Total Unadjusted Error (TUE) of A/D Converter		
DC.2	Power Down Mode supply current	ES-CA/ CA	
DC.3	Maximum value of - 70 μ A for the logic 0 input current (Ports 1, 2, 3)		Updated
DC.5	Output low voltage (V_{OL}) of the output pin COUT3		

Table 2 AC/DC Deviations (cont'd)

AC/DC Deviation	Short Description	Fixed in Step	Change
DC.6	± 6 LSB Total Unadjusted Error (TUE) of A/D Converter at 40 MHz		
DC.8	Minimum value of - 3 µA for the logic 0 input current (Ports 1, 2, 3)		New
DC.9	Maximum limit values of the power supply current (I _{DD})for Active Mode		New
DC.10	Maximum limit values of the power supply current (I _{DD})for Idle Mode		New

Table 3 Application Hints

Application Hint	Short Description	Fixed in Step	Change
None.			

2 Functional Deviations

EH.1: Emulation Mode not supported

The “Enhanced Hooks Technology” Emulation Mode is not supported by the C504-2E.

Workaround:

None.

RST.1: Figure in User’s Manual and Data Sheet regarding the Reset Circuitries is incorrect

Figure 5-1 in User’s Manual and Figure 6 in Data Sheet show incorrectly that the RESET pin has an internal pullup resistor connected to the V_{DD} . Instead, at the RESET pin, an internal pulldown resistor is connected to the V_{SS} . The correct implementation is illustrated in [Figure 1](#).




Figure 1 Reset Circuitries

This correction will be updated to the future versions of the User’s Manual and Data Sheet.

Workaround:

Not applicable

WDT.1: Watchdog Timer is not halted in Idle Mode

The Watchdog Timer (WDT) is not halted in the Idle Mode as defined. However, during the Idle Mode, an overflow condition of the WDT does not initiate an internal reset. In such a case, the WDT starts a new count sequence.

Workaround:

1. Do not use the Watchdog Timer function in combination with the Idle Mode
2. In case of WDT is running before entry into idle mode, to avoid a WDT initiated reset upon exit of the Idle Mode, the following methods can be used.
 - a) The WDT is refreshed immediately upon exit from Idle Mode.
 - b) A timed interrupt can be used to exit the Idle Mode before the WDT reaches the counter state 7FFCh. This can be achieved by using Timer 0, 1 or 2. This timer can be programmed to generate an interrupt at a WDT counter state prior to overflow, for e.g., at 7F00h. Prior to entering Idle Mode, the WDT can be refreshed and Timer 0, 1 or 2 can be started immediately to synchronize the WDT. In the interrupt service routine of Timer 0, 1 or 2, the WDT must be refreshed. If required, Idle Mode could be entered again.

WDT.2: Setting WDT and SWDT bits in WDCON Register by using Immediate Addressing Mode instruction may not refresh the Watchdog Timer.

To initiate a refresh of the Watchdog Timer, the WDT bit should be set directly before the SWDT bit in WDCON register (WDCON.1 and WDCON.0). However, using the Immediate Addressing Mode instruction to set the WDT and SWDT bits may not refresh the Watchdog Timer, the Watchdog Timer may keep counting until overflow and reset the device.

For example:

```
MOV    WDCON, #02h
MOV    WDCON, #01h
```

These instructions will not refresh the Watchdog Timer.

Workaround:

Use the Bit Manipulation Instruction to set the WDT and SWDT bits.

For example:

```
SETB   WDCON.1
SETB   WDCON.0
```

OTP.1: ROM Verification Mode 2 and verification error signaling at Port 3.5

The last block of 16 bytes will always return verification error in the ROM Verification Mode 2.

Workaround:

None.

OTP.2: OTP module may fail under special conditions, leading to undefined operation

The OTP module may malfunction, causing the C504 to enter an undefined state with unsteady operation, if there is a remaining voltage at the V_{DD} pin before powering up. The critical remaining voltage is approximately 100-400mV. The undefined state can only be left by a complete power off ($V_{CC}=0V$) and not by any RESET-source (e.g. hardware reset, WDT-reset). The problem is due to variation in technology and manufacturing parameters.

Workaround:

The device should always be powered up from $V_{DD}=0V$, ensuring that there is no voltage at any pins which leads to a remaining voltage level at V_{DD} pin (coupling over the ESD-structure).

3 Deviations from Electrical- and Timing Specification

AC.1: Minimum Oscillator Clock Frequency

The minimum oscillator clock frequency $1/t_{\text{CLCL}}$ is increased to 4 MHz (instead of 3.5 MHz).

Workaround:

None.

DC.1: ± 4 LSB Total Unadjusted Error (TUE) of A/D Converter

The total unadjusted error of the A/D Converter does not meet the specified value of the DC characteristics. The value for TUE is limited as follows:

$$\text{TUE} = \pm 4 \text{ LSB} \quad \text{in the } V_{\text{IN}} \text{ range: } V_{\text{SS}} < V_{\text{IN}} < V_{\text{CC}}$$

Workaround:

None.

DC.3: Maximum value of $-70 \mu\text{A}$ for the logic 0 input current (Ports 1, 2, 3)

The maximum value of the logic 0 input current for ports 1, 2, and 3 is higher than the specified value:

$$I_{\text{IL max}} = -70 \mu\text{A} \quad (\text{instead of } -50 \mu\text{A})$$

Note: This DC deviation is updated from previous Errata Sheet V1.5, where it was previously documented as fixed in Step ES-CA/CA.

Workaround:

None.

Deviations from Electrical- and Timing Specification**DC.5: Output low voltage (V_{OL}) of the output pin COUT3**

The maximum output low voltage of the output pin COUT3 (pin #28) is increased:

$$V_{OL}(\text{max}) = 0.7 \text{ V} \quad (\text{instead of } 0.45 \text{ V})$$

Workaround:

None.

DC.6: ± 6 LSB Total Unadjusted Error (TUE) of A/D Converter at 40 MHz

The total unadjusted error of the A/D Converter at 40 MHz operating frequency does not meet the specified value of the DC characteristics. The value for TUE is limited as follows:

$$\text{TUE} = \pm 6 \text{ LSB} \quad \text{in the } V_{IN} \text{ range: } V_{SS} < V_{IN} < V_{CC} \text{ at } 40 \text{ MHz}$$

Workaround:

None.

DC.8: Minimum value of - 3 μA for the logic 0 input current (Ports 1, 2, 3)

The minimum value of the logic 0 input current for ports 1, 2, and 3 is lower than the specified value:

$$I_{IL} \text{ min.} = - 3 \mu\text{A} \quad (\text{instead of } - 10 \mu\text{A})$$

Workaround:

None.

Deviations from Electrical- and Timing Specification
DC.9: Maximum limit values of the power supply current (I_{DD}) for Active Mode

The maximum limit values of the power supply current (I_{DD}) for Active Mode are shown in the table below, instead of the specified values stated in the Data Sheet.

Power Supply Current

Parameter			Symbol	Maximum Limit Values	Unit
Active Mode	C504-2E	24 MHz	I_{DD}	32.11	mA
		40 MHz	I_{DD}	49.87	mA

Workaround:

None.

DC.10: Maximum limit values of the power supply current (I_{DD}) for Idle Mode

The maximum limit values of the power supply current (I_{DD}) for Idle Mode are shown in the table below, instead of the specified values stated in the Data Sheet.

Power Supply Current

Parameter			Symbol	Maximum Limit Values	Unit
Idle Mode	C504-2E	24 MHz	I_{DD}	19.02	mA
		40 MHz	I_{DD}	27.79	mA

Workaround:

None.

4 Application Hints

No application hints for this step.

Application Support Group, Singapore