

SmartLEWIS™ TRX

TDA5340

Migration from a TDA5240/35 design to a TDA5340 design

Application Note

Revision 1.1, 2012-06-20

Edition 2012-06-20

**Published by
Infineon Technologies AG
81726 Munich, Germany**

**© 2012-07-10 Infineon Technologies AG
All Rights Reserved.**

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

TDA5340 Enhanced Sensitivity Transceiver TDA5340

Revision History: 2012-06-20, Revision 1.1

Previous Revision:

Page	Subjects (major changes since last revision)
	Register Content update to final TDA5340 design

Trademarks of Infineon Technologies AG

AURIX™, C166™, CanPAK™, CIPOS™, CIPURSE™, EconoPACK™, CoolMOS™, CoolSET™, CORECONTROL™, CROSSAVE™, DAVE™, DI-POL™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPIM™, EconoPACK™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, I²RF™, ISOFACE™, IsoPACK™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OptiMOS™, ORIGA™, POWERCODE™, PRIMARION™, PrimePACK™, PrimeSTACK™, PRO-SIL™, PROFET™, RASIC™, ReverSave™, SatRIC™, SIEGET™, SINDRION™, SIPMOS™, SmartLEWIS™, SOLID FLASH™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™.

Other Trademarks

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2011-11-11

Table of Contents

	Table of Contents	4
1	Introduction	5
2	PCB Hardware Differences	5
3	Software Considerations	6
3.1	Power On Reset	6
3.2	SPI Communication	6
3.3	FIFO Handling	7
3.4	Interrupt Handling	7
3.5	Operating Modes	7
3.6	SFR Register Map	7
3.6.1	Registers Overview	8

1 Introduction

The TDA5340 transceiver is based on the TDA5240/35 receiver design and provides the same functionality on the receiver side except of some improvements like Antenna Diversity and Multiband frontend switching. The pinout of the TDA5340 allows a PCB design which can be used for the TDA5240/35 receiver as well as for the TDA5340 transceiver.

This application note describes the main differences of the TDA5340 transceiver compared to the TDA5240/35 receiver and explains the main topics which have to be considered to migrate from a TDA5240/35 receiver design to a TDA5340 transceiver design.

2 PCB Hardware Differences

As already mentioned the pinout of the TDA5340 transceiver allows a PCB design which can be either populated with a TDA5240/35 receiver or with a TDA5340 transceiver.

Table 1 Pin Out Comparison

TDA5240				TDA5340			
IFBUF_IN	1	28	IF_OUT	RSSI	1	28	IF_OUT
IFBUF_OUT	2	27	VDDA	VDDA	2	27	VDDRF
GNDA	3	26	RSSI	GNDA	3	26	PPRF
IFMIX_INP	4	25	PP3	IF_IN	4	25	RFOUT
IFMIX_INN	5	24	GNDRF	GNDIF	5	24	GNDRF
VDD5V	6	23	LNA_INP	VDD5V	6	23	LNA_INP
VDDD	7	22	LNA_INN	VDDD	7	22	LNA_INN
VDDD1V5	8	21	T2	VDDD1V5	8	21	GNDRF
GNDD	9	20	T1	GNDD	9	20	TM
PP0	10	19	SDO	PP0	10	19	SDO
PP1	11	18	SDI	PP1	11	18	SDI
PP2	12	17	SCK	PP2	12	17	SCK
P_ON	13	16	NCS	P_ON	13	16	NCS
XTAL1	14	15	XTAL2	XTAL1	14	15	XTAL2

Hardware trade-off and considerations when doing an universal PCB design for TDA5240/35 and TDA5340

- The analog RSSI pin of the TDA5240/35 is replaced by the PPRF pin in the TDA5340 and moved to Pin1.
 - An external solder jumper needs to be introduced if the analog RSSI is used by the application controller
 - Access to digital RSSI (which is anyhow recommended) via SPI with no trade-off
- 2nd external IF Filter pins removed
 - The TDA5340 does not support a second external IF Filter
 - The input for the IF signal has to be adjusted to the IFMIX_INP pin for the TDA5240/35.
- The output pin for the external IF Filter is used within the TDA5340 as additional supply input.
 - A solder jumper for VDDA has to be foreseen in the TDA5240/35 receiver design
- The PP3 pin of the TDA5240/35 receiver is on the TDA5340 transceiver used as the power amplifier output pin

- Usage of an external LNA with enable of the PP3 pin must be done with the PPRF pin in the TDA5340 transceiver design.
- External load Capacitors for the Crystal circuitry
 - The TDA5340 transceiver has the permanently connected load capacitor integrated
 - Depending on the application, either the external capacitors can be removed completely (use only the internal load capacitors) or only the tighter tolerated external capacitors can be used (internal load capacitors are switched out of the circuit)
 - Crystal load capacitors has to be foreseen on the layout in case of the receiver design and can be saved (not populated) in the TDA5340 transceiver design.
- Antenna Matching
 - The TDA5340 transceiver supports an antenna switch by shorting the LNA input pins to ground which allows a quite easy migration from a receiver design to a transceiver design.
 - The matching components have to be changed
 - By using a SAW filter in the RX path only, the simple LNA input switches can not be used. A design with an external Antenna switch must be considered.

3 Software Considerations

The TDA5340 has of course different modes compared to the TDA5240/35 receiver due to the additional features within the TDA5340. The main differences are in the location and positioning of the register and bit positions.

3.1 Power On Reset

The Power on Reset procedure of the TDA5340 transceiver has not changed compared to the TDA5240/35 receiver.

3.2 SPI Communication

The SPI communication interface of the TDA5340 is compatible with the TDA5240/35 receiver. Of course additional functions needs to be implemented for the TX portion.




Figure 1 TX FIFO write




Figure 2 TX transparent command

3.3 FIFO Handling

The TDA5340 provides additional almost full and almost empty interrupts which enables easier FIFO handling. The FIFO size of the TDA5340 is increased from 256 bits to 288 bits.

3.4 Interrupt Handling


The TDA5340 has one additional interrupt status register which covers the additional transmit functionality together with the RX/TX FIFO fill interrupts and the new deep sleep mode information.

3.5 Operating Modes

The Self Polling Mode and the Run Mode Slave from the TDA5240/35 receiver are unchanged in the TDA5340 transceiver. To implement the transmit functionality of course the existing implementation of the TDA5240/35 operating modes needs to be adopted accordingly.

Within [Table 2](#), the two different main state diagrams for the TDA5240/35 receiver and the TDA5340 transceiver are depicted.

Table 2 Mode Comparison



3.6 SFR Register Map

The following section shows the differences of the SFR registers between TDA5240/35 and TDA5340. Within the yellow marked registers some bits and functions are changed.

3.6.1 Registers Overview

Table 3 Registers Overview

Register Short Name	Register Long Name	TDA5340		TDA5240/35		Register Bit/Function Changes
		Offset Address	Reset Value	Offset Address	Reset Value	
A_MID0	Message ID Register 0	000 _H	00 _H	000 _H	00 _H	No
A_MID1	Message ID Register 1	001 _H	00 _H	001 _H	00 _H	No
A_MID2	Message ID Register 2	002 _H	00 _H	002 _H	00 _H	No
A_MID3	Message ID Register 3	003 _H	00 _H	003 _H	00 _H	No
A_MID4	Message ID Register 4	004 _H	00 _H	004 _H	00 _H	No
A_MID5	Message ID Register 5	005 _H	00 _H	005 _H	00 _H	No
A_MID6	Message ID Register 6	006 _H	00 _H	006 _H	00 _H	No
A_MID7	Message ID Register 7	007 _H	00 _H	007 _H	00 _H	No
A_MID8	Message ID Register 8	008 _H	00 _H	008 _H	00 _H	No
A_MID9	Message ID Register 9	009 _H	00 _H	009 _H	00 _H	No
A_MID10	Message ID Register 10	00A _H	00 _H	00A _H	00 _H	No
A_MID11	Message ID Register 11	00B _H	00 _H	00B _H	00 _H	No
A_MID12	Message ID Register 12	00C _H	00 _H	00C _H	00 _H	No
A_MID13	Message ID Register 13	00D _H	00 _H	00D _H	00 _H	No
A_MID14	Message ID Register 14	00E _H	00 _H	00E _H	00 _H	No
A_MID15	Message ID Register 15	00F _H	00 _H	00F _H	00 _H	No
A_MID16	Message ID Register 16	010 _H	00 _H	010 _H	00 _H	No
A_MID17	Message ID Register 17	011 _H	00 _H	011 _H	00 _H	No
A_MID18	Message ID Register 18	012 _H	00 _H	012 _H	00 _H	No
A_MID19	Message ID Register 19	013 _H	00 _H	013 _H	00 _H	No
A_MIDC0	Message ID Control Register 0	014 _H	00 _H	014 _H	00 _H	No
A_MIDC1	Message ID Control Register 1	015 _H	00 _H	015 _H	00 _H	No
A_IF1	IF1 Register	016 _H	A3 _H	016 _H	20 _H	Yes
A_WUC	Wake-Up Control Register	017 _H	04 _H	017 _H	04 _H	Yes
A_WUPAT0	Wake-Up Pattern Register 0	018 _H	00 _H	018 _H	00 _H	No
A_WUPAT1	Wake-Up Pattern Register 1	019 _H	00 _H	019 _H	00 _H	No
A_WUBCNT	Wake-Up Bit or Chip Count Register	01A _H	00 _H	01A _H	00 _H	No
A_WURSSITH1	RSSI Wake-Up Threshold for Channel 1 Register	01B _H	00 _H	01B _H	00 _H	No
A_WURSSIBL1	RSSI Wake-Up Blocking Level Low Channel 1 Register	01C _H	FF _H	01C _H	FF _H	No

Table 3 Registers Overview

Register Short Name	Register Long Name	TDA5340		TDA5240/35		Register Bit/Function Changes
		Offset Address	Reset Value	Offset Address	Reset Value	
A_WURSSIBH1	RSSI Wake-Up Blocking Level High Channel 1 Register	01D _H	00 _H	01D _H	00 _H	No
A_WURSSITH2	RSSI Wake-Up Threshold for Channel 2 Register	01E _H	00 _H	01E _H	00 _H	No
A_WURSSIBL2	RSSI Wake-Up Blocking Level Low Channel 2 Register	01F _H	FF _H	01F _H	FF _H	No
A_WURSSIBH2	RSSI Wake-Up Blocking Level High Channel 2 Register	020 _H	00 _H	020 _H	00 _H	No
A_WURSSITH3	RSSI Wake-Up Threshold for Channel 3 Register	021 _H	00 _H	021 _H	00 _H	No
A_WURSSIBL3	RSSI Wake-Up Blocking Level Low Channel 3 Register	022 _H	FF _H	022 _H	FF _H	No
A_WURSSIBH3	RSSI Wake-Up Blocking Level High Channel 3 Register	023 _H	00 _H	023 _H	00 _H	No
A_WURSSITH4	RSSI Wake-Up Threshold for Channel 4 Register	024 _H	00 _H	n.a	n.a	n.a
A_WURSSIBL4	RSSI Wake-Up Blocking Level Low Channel 4 Register	025 _H	FF _H	n.a	n.a	n.a
A_WURSSIBH4	RSSI Wake-Up Blocking Level High Channel 4 Register	026 _H	00 _H	n.a	n.a	n.a
A_SRTHR	Signal Recognition Threshold Register	027 _H	10 _H	01D _H ;020 _H ;023 _H	00 _H	No
A_SIGDETSAT	Signal Detector Saturation Threshold Register	028 _H	FF _H	024 _H	10 _H	No
A_WULOT	Wake-up on Level Observation Time Register	029 _H	00 _H	025 _H	00 _H	No
A_SYSRCTO	Synchronization Search Time-Out Register	02A _H	87 _H	026 _H	87 _H	No
A_TOTIM0	Timeout Timer Register 0	02B _H	FF _H	n.a	n.a	No
A_TOTIM1	Timeout Timer Register 1	02C _H	0F _H	n.a	n.a	No
A_TOTIM_SYNC	SYNC Timeout Timer Register	02D _H	FF _H	027 _H	FF _H	No
A_TOTIM_TSI	TSI Timeout Timer Register	02E _H	00 _H	028 _H	00 _H	No
A_TOTIM_EOM	EOM Timeout Timer Register	02F _H	00 _H	029 _H	00 _H	No
A_AFCLIMIT	AFC Limit Configuration Register	030 _H	02 _H	02A _H	02 _H	Yes
A_AFCAGCD	AFC/AGC Freeze Delay Register	031 _H	00 _H	02B _H	00 _H	Yes
A_AFCSCFCG	AFC Start/Freeze Configuration Register	032 _H	00 _H	02C _H	00 _H	Yes

Table 3 Registers Overview

Register Short Name	Register Long Name	TDA5340		TDA5240/35		Register Bit/Function Changes
		Offset Address	Reset Value	Offset Address	Reset Value	
A_AFCKCFG0	AFC Integrators Gain Coefficients Register 0	033 _H	00 _H	02D _H ;02E _H	00 _H	Yes
A_AFCKCFG1	AFC Integrators Gain Coefficients Register 1	034 _H	00 _H	02F _H ;030H	00 _H	Yes
A_PMFUDSF	Peak Memory Filter Up-Down Factor Register	035 _H	42 _H	031 _H	42 _H	No
A_AGCSFCFG	AGC Start/Freeze Configuration Register	036 _H	00 _H	032 _H	00 _H	No
A_AGCCFG0	AGC Configuration Register 0	037 _H	0B _H	033 _H	2B _H	Yes
A_AGCCFG1	AGC Configuration Register 1	038 _H	2F _H	034 _H	03 _H	Yes
A_AGCTHR	AGC Threshold Register	039 _H	08 _H	035 _H	08 _H	No
A_DIGRXC	Digital Receiver Configuration Register	03A _H	40 _H	036 _H	40 _H	No
A_PKBITPOS	RSSI Peak Detector Bit Position Register	03B _H	00 _H	037 _H	00 _H	No
A_PDFMFC	PD Filter and Matched Filter Configuration Register	03C _H	77 _H	03C _H ;038 _H	07 _H ; 07 _H	Yes
A_PDECF	Pre Decimation Factor Register	03D _H	00 _H	039 _H	00 _H	No
A_PDECSCFSK	Pre Decimation Scaling Register FSK Mode	03E _H	00 _H	03A _H	00 _H	No
A_PDECSCASK	Pre Decimation Scaling Register ASK Mode	03F _H	20 _H	03B _H	20 _H	No
A_SRC	Sampe Rate Converter NCO Tune	040 _H	00 _H	03D _H	00 _H	No
A_EXTSLC0	External Data Slicer Configuration Register 0	041 _H	02 _H	03E _H	02 _H	No
A_EXTSLC1	External Data Slicer Configuration Register 1	042 _H	00 _H	n.a	n.a	n.a
A_EXTSLC2	External Data Slicer Configuration Register 2	043 _H	00 _H	n.a	n.a	n.a
A_EXTSLTHR0	External Data Slicer BW Switching Threshold Register 0	044 _H	00 _H	n.a	n.a	n.a
A_EXTSLTHR1	External Data Slicer BW Switching Threshold Register 1	045 _H	00 _H	n.a	n.a	n.a
A_SIGDET0	Signal Detector Threshold Level Register - Run Mode	046 _H	00 _H	03F _H	00 _H	No
A_SIGDET1	Signal Detector Threshold Level Register - Wakeup	047 _H	00 _H	040 _H	00 _H	No
A_SIGDETLO	Signal Detector Threshold Low Level Register	048 _H	00 _H	041 _H	00 _H	No

Table 3 Registers Overview

Register Short Name	Register Long Name	TDA5340		TDA5240/35		Register Bit/Function Changes
		Offset Address	Reset Value	Offset Address	Reset Value	
A_SIGDETSEL	Signal Detector Range Selection Register	049 _H	7F _H	042 _H	7F _H	No
A_SIGDETCFG	Signal Detector Configuration Register	04A _H	00 _H	043 _H	00 _H	No
A_NDTHRES	FSK Noise Detector Threshold Register	04B _H	00 _H	044 _H	00 _H	No
A_NDCONFIG	FSK Noise Detector Configuration Register	04C _H	07 _H	045 _H	07 _H	No
A_CDRP	Clock and Data Recovery P Configuration Register	04D _H	E6 _H	046 _H	E6 _H	No
A_CDRI	Clock and Data Recovery Configuration Register	04E _H	45 _H	047 _H	65 _H	No
A_CDRCFG0	CDR Configuration Register 0	04F _H	4C _H	049 _H ; 048 _H	0C _H ; 01 _H	Yes
A_CDRCFG1	CDR Configuration Register 1	050 _H	1E _H	04A _H ; 048 _H	1E _H ; 01 _H	Yes
A_TVWIN	Timing Violation Window Register	051 _H	28 _H	04B _H	28 _H	No
A_SLCCFG	Slicer Configuration Register	052 _H	90 _H	04C _H	90 _H	Yes
A_TSIMODE	TSI Detection Mode Register	053 _H	80 _H	04D _H	80 _H	No
A_TSILENA	TSI Length Register A	054 _H	00 _H	04E _H	00 _H	No
A_TSILENB	TSI Length Register B	055 _H	00 _H	04F _H	00 _H	No
A_TSIGAP	TSI Gap Length Register	056 _H	00 _H	050 _H	00 _H	No
A_TSIPTA0	TSI Pattern Data Reference A Register 0	057 _H	00 _H	051 _H	00 _H	No
A_TSIPTA1	TSI Pattern Data Reference A Register 1	058 _H	00 _H	052 _H	00 _H	No
A_TSIPTB0	TSI Pattern Data Reference B Register 0	059 _H	00 _H	053 _H	00 _H	No
A_TSIPTB1	TSI Pattern Data Reference B Register 1	05A _H	00 _H	054 _H	00 _H	No
A_EOMC	End Of Message Control Register	05B _H	05 _H	055 _H	05 _H	No
A_EOMDLEN	EOM Data Length Limit Register	05C _H	00 _H	056 _H	00 _H	No
A_EOMDLENP	EOM Data Length Limit Parallel Mode Register	05D _H	00 _H	057 _H	00 _H	No
A_CHCFG	Channel Configuration Register	05E _H	00 _H	058 _H	04 _H	Yes
A_TXRF	TX RF Configuration Register	05F _H	04 _H	n.a	n.a	n.a

Table 3 Registers Overview

Register Short Name	Register Long Name	TDA5340		TDA5240/35		Register Bit/Function Changes
		Offset Address	Reset Value	Offset Address	Reset Value	
A_TXCFG	TX Configuration Register	060 _H	05 _H	n.a	n.a	n.a
A_TXCHOFFS0	TX Channel Offset Register 0	061 _H	00 _H	n.a	n.a	n.a
A_TXCHOFFS1	TX Channel Offset Register 1	062 _H	00 _H	n.a	n.a	n.a
A_TXBDRDIV0	TX Baudrate Divider Register 0	063 _H	00 _H	n.a	n.a	n.a
A_TXBDRDIV1	TX Baudrate Divider Register 1	064 _H	00 _H	n.a	n.a	n.a
A_TXDSHCFG0	TX Data Shaping Configuration Register 0	065 _H	00 _H	n.a	n.a	n.a
A_TXDSHCFG1	TX Data Shaping Configuration Register 1	066 _H	00 _H	n.a	n.a	n.a
A_TXDSHCFG2	TX Data Shaping Configuration Register 2	067 _H	00 _H	n.a	n.a	n.a
A_TXPOWER0	TX Power Configuration Register 0	068 _H	00 _H	n.a	n.a	n.a
A_TXPOWER1	TX Power Configuration Register 1	069 _H	00 _H	n.a	n.a	n.a
A_TXFDEV	TX Frequency Deviation Register	06A _H	00 _H	n.a	n.a	n.a
A_PLLINTC1	PLL MMD Integer Value Register Channel 1	06B _H	93 _H	059 _H	93 _H	No
A_PLLFRAC0C1	PLL Fractional Division Ratio Register 0 Channel 1	06C _H	F3 _H	05A _H	F3 _H	No
A_PLLFRAC1C1	PLL Fractional Division Ratio Register 1 Channel 1	06D _H	07 _H	05B _H	07 _H	No
A_PLLFRAC2C1	PLL Fractional Division Ratio Register 2 Channel 1	06E _H	09 _H	05C _H	09 _H	No
A_PLLINTC2	PLL MMD Integer Value Register Channel 2	06F _H	13 _H	05D _H	13 _H	No
A_PLLFRAC0C2	PLL Fractional Division Ratio Register 0 Channel 2	070 _H	F3 _H	05E _H	F3 _H	No
A_PLLFRAC1C2	PLL Fractional Division Ratio Register 1 Channel 2	071 _H	07 _H	05F _H	07 _H	No
A_PLLFRAC2C2	PLL Fractional Division Ratio Register 2 Channel 2	072 _H	09 _H	060 _H	09 _H	No
A_PLLINTC3	PLL MMD Integer Value Register Channel 3	073 _H	13 _H	061 _H	13 _H	No
A_PLLFRAC0C3	PLL Fractional Division Ratio Register 0 Channel 3	074 _H	F3 _H	062 _H	F3 _H	No
A_PLLFRAC1C3	PLL Fractional Division Ratio Register 1 Channel 3	075 _H	07 _H	063 _H	07 _H	No

Table 3 Registers Overview

Register Short Name	Register Long Name	TDA5340		TDA5240/35		Register Bit/Function Changes
		Offset Address	Reset Value	Offset Address	Reset Value	
A_PLLFRAC2C3	PLL Fractional Division Ratio Register 2 Channel 3	076 _H	09 _H	064 _H	09 _H	No
A_PLLINTC4	PLL MMD Integer Value Register Channel 4	077 _H	13 _H	n.a	n.a	n.a
A_PLLFRAC0C4	PLL Fractional Division Ratio Register 0 Channel 4	078 _H	F3 _H	n.a	n.a	n.a
A_PLLFRAC1C4	PLL Fractional Division Ratio Register 1 Channel 4	079 _H	07 _H	n.a	n.a	n.a
A_PLLFRAC2C4	PLL Fractional Division Ratio Register 2 Channel 4	07A _H	09 _H	n.a	n.a	n.a
A_RXPLLBW	PLL Bandwidth Selection Register for RX Mode	07B _H	0C _H	n.a	n.a	n.a
A_TXPLLBW	PLL Bandwidth Selection Register for TX Mode	07C _H	27 _H	n.a	n.a	n.a
A_PLLTST	PLL Startup Time Register	07D _H	5B _H	n.a	n.a	n.a
A_ANTSW	Antenna Switch Configuration Register	07E _H	22 _H	n.a	n.a	n.a
A_ADRSFCFG	ADR Start/Freeze Configuration Register	07F _H	00 _H	n.a	n.a	n.a
A_ADRTCFO0	ADR Timeout Configuration Register 0	080 _H	40 _H	n.a	n.a	n.a
A_ADRTCFO1	ADR Timeout Configuration Register 1	081 _H	40 _H	n.a	n.a	n.a
A_ADRTCFO2	ADR Timeout Configuration Register 2	082 _H	00 _H	n.a	n.a	n.a
A_ADRTHR0	ADR Threshold Register 0	083 _H	05 _H	n.a	n.a	n.a
A_ADRTHR1	ADR Threshold Register 1	084 _H	84 _H	n.a	n.a	n.a
SFRPAGE	Special Function Register Page Register	0A0 _H	00 _H	080 _H	00 _H	No
PPCFG0	PP0 and PP1 Configuration Register	0A1 _H	50 _H	081 _H	50 _H	Yes
PPCFG1	PP2 and PPRF Configuration Register	0A2 _H	F2 _H	082 _H	12 _H	Yes
PPCFG2	PPx Port Configuration Register	0A3 _H	00 _H	083 _H	00 _H	Yes
PPCFG3	PPRF_RSSI Configuration Register	0A4 _H	0F _H	n.a	n.a	n.a
RXRUNCFG0	RX RUN Configuration Register 0	0A5 _H	FF _H	084 _H	FF _H	No
RXRUNCFG1	RX RUN Configuration Register 1	0A6 _H	FF _H	085 _H	FF _H	No

Table 3 Registers Overview

Register Short Name	Register Long Name	TDA5340		TDA5240/35		Register Bit/Function Changes
		Offset Address	Reset Value	Offset Address	Reset Value	
CLKOUT0	Clock Divider Register 0	0A7 _H	0B _H	086 _H	0B _H	No
CLKOUT1	Clock Divider Register 1	0A8 _H	00 _H	087 _H	00 _H	No
CLKOUT2	Clock Divider Register 2	0A9 _H	10 _H	088 _H	00 _H	No
ANTSW	Antenna Switch Configuration Register	0AA _H	1D _H	n.a	n.a	No
RFC	RF Control Register	0AB _H	E7 _H	089 _H	07 _H	No
BPFALCFG0	BPF Calibration Configuration Register 0	0AC _H	07 _H	08A _H	07 _H	No
BPFALCFG1	BPF Calibration Configuration Register 1	0AD _H	04 _H	08B _H	04 _H	No
XTALCAL0	XTAL Coarse Calibration Register	0AE _H	90 _H	08C _H	10 _H	No
XTALCAL1	XTAL Fine Calibration Register	0AF _H	00 _H	08D _H	00 _H	No
RSSICFG	RSSI Configuration Register	0B0 _H	11 _H	08E _H	01 _H	No
ADCINSEL	ADC Input Selection Register	0B1 _H	00 _H	08F _H	00 _H	No
RSSIOFFS	RSSI Offset Register	0B2 _H	80 _H	090 _H	80 _H	No
RSSISLOPE	RSSI Slope Register	0B3 _H	80 _H	091 _H	80 _H	No
DELOGSFT	DELOG Shift Register	0B4 _H	00 _H	n.a	n.a	n.a
CDRDRTHRP	CDR Data Rate Acceptance Positive Threshold Register	0B5 _H	1E _H	092 _H	1E _H	No
CDRDRTHRN	CDR Data Rate Acceptance Negative Threshold Register	0B6 _H	23 _H	093 _H	23 _H	No
IM0	Interrupt Mask Register 0	0B7 _H	00 _H	094 _H	00 _H	No
IM1	Interrupt Mask Register 1	0B8 _H	00 _H	095 _H	00 _H	No
IM2	Interrupt Mask Register 2	0B9 _H	00 _H	n.a	n.a	n.a
SPMIP	Self Polling Mode Idle Periods Register	0BA _H	01 _H	097 _H	01 _H	No
SPMC	Self Polling Mode Control Register	0BB _H	08 _H	098 _H	00 _H	Yes
SPMRT	Self Polling Mode Reference Timer Register	0BC _H	01 _H	099 _H	01 _H	No
SPMOFFT0	Self Polling Mode Off Time Register 0	0BD _H	01 _H	09A _H	01 _H	No
SPMOFFT1	Self Polling Mode Off Time Register 1	0BE _H	00 _H	09B _H	00 _H	No
SPMONTA0	Self Polling Mode On Time Config A Register 0	0BF _H	01 _H	09C _H	01 _H	No
SPMONTA1	Self Polling Mode On Time Config A Register 1	0C0 _H	00 _H	09D _H	00 _H	No

Table 3 Registers Overview

Register Short Name	Register Long Name	TDA5340		TDA5240/35		Register Bit/Function Changes
		Offset Address	Reset Value	Offset Address	Reset Value	
SPMONTB0	Self Polling Mode On Time Config B Register 0	0C1 _H	01 _H	09E _H	01 _H	No
SPMONTB1	Self Polling Mode On Time Config B Register 1	0C2 _H	00 _H	09F _H	00 _H	No
SPMONTC0	Self Polling Mode On Time Config C Register 0	0C3 _H	01 _H	0A0 _H	01 _H	No
SPMONTC1	Self Polling Mode On Time Config C Register 1	0C4 _H	00 _H	0A1 _H	00 _H	No
SPMONTD0	Self Polling Mode On Time Config D Register 0	0C5 _H	01 _H	0A2 _H	01 _H	No
SPMONTD1	Self Polling Mode On Time Config D Register 1	0C6 _H	00 _H	0A3 _H	00 _H	No
EXTPCMD	External Processing Command Register	0C7 _H	00 _H	0A4 _H	00 _H	Yes
TXC	TX Control Register	0C8 _H	00 _H	n.a	n.a	n.a
RXC	RX Control Register	0C9 _H	84 _H	0A5 _H	04 _H	Yes
CMC	Chip Mode Control Register	0CA _H	10 _H	0A6 _H	10 _H	Yes
TXCHNL	TX Channel Configuration Register	0CB _H	00 _H	n.a	n.a	n.a
PLLCFG	PLL Configuration Register	0CC _H	08 _H	n.a	n.a	n.a
VACERRTH	VCO Autocalibration Error Threshold	0CD _H	00 _H	n.a	n.a	n.a
PRBS	PRBS Starting Value Register	0CE _H	50 _H	n.a	n.a	n.a
TXFIFOAEL	TX FIFO Almost Empty Level Register	0CF _H	00 _H	n.a	n.a	n.a
TXFIFOAFL	TX FIFO Almost Full Level Register	0D0 _H	00 _H	n.a	n.a	n.a
RXFIFOAFL	RX FIFO Almost Full Level Register	0D1 _H	00 _H	n.a	n.a	n.a
PLLSTAT	PLL Status Register	0D2 _H	00 _H	n.a	n.a	n.a
IS2	Interrupt Status Register 2	0D3 _H	FF _H	n.a	n.a	n.a
IS0	Interrupt Status Register 0	0D4 _H	FF _H	0A8 _H	FF _H	No
IS1	Interrupt Status Register 1	0D5 _H	FF _H	0A9 _H	FF _H	No
RFPLLACC	RF PLL Actual Channel and Configuration Register	0D6 _H	00 _H	0AA _H	00 _H	Yes
RSSIPWU	Wakeup Peak Detector Readout Register	0D7 _H	00 _H	0A7 _H	00 _H	No
RSSIPRX	RSSI Peak Detector Readout Register	0D8 _H	00 _H	0AB _H	00 _H	No

Table 3 Registers Overview

Register Short Name	Register Long Name	TDA5340		TDA5240/35		Register Bit/Function Changes
		Offset Address	Reset Value	Offset Address	Reset Value	
RSSIPPL	RSSI Payload Peak Detector Readout Register	0D9 _H	00 _H	0AC _H	00 _H	No
PLDLEN	Payload Data Length Register	0DA _H	00 _H	0AD _H	00 _H	No
ADCRESH	ADC Result High Byte Register	0DB _H	00 _H	0AE _H	00 _H	No
ADCRESL	ADC Result Low Byte Register	0DC _H	00 _H	0AF _H	00 _H	No
AFCOFFSET	AFC Offset Read Register	0DD _H	00 _H	0B1 _H	00 _H	No
AGCGAINR	AGC Gain Readout Register	0DE _H	00 _H	0B2 _H	00 _H	No
SPIAT	SPI Address Tracer Register	0DF _H	00 _H	0B3 _H	00 _H	No
SPIDT	SPI Data Tracer Register	0E0 _H	00 _H	0B4 _H	00 _H	No
SPICHSUM	SPI Checksum Register	0E1 _H	00 _H	0B5 _H	00 _H	No
SN0	Serial Number Register 0	0E2 _H	00 _H	0B6 _H	00 _H	No
SN1	Serial Number Register 1	0E3 _H	00 _H	0B7 _H	00 _H	No
SN2	Serial Number Register 2	0E4 _H	00 _H	0B8 _H	00 _H	No
SN3	Serial Number Register 3	0E5 _H	00 _H	0B9 _H	00 _H	No
CHIPID	Chip ID Register	0E6 _H	00 _H	n.a	n.a	n.a
RSSIRX	RSSI Readout Register	0E7 _H	00 _H	0BA _H	00 _H	No
RSSIPMF	RSSI Peak Memory Filter Readout Register	0E8 _H	00 _H	0BB _H	00 _H	No
SPWR	Signal Power Readout Register	0E9 _H	00 _H	0BC _H	00 _H	No
NPWR	Noise Power Readout Register	0EA _H	00 _H	0BD _H	00 _H	No

www.infineon.com

Published by Infineon Technologies AG