

TLE9560/1/2– Step-by-step MOSFET driver setting guide and calculator description

About this document

Scope and purpose

This application note explains:

- the parameters and calculations needed to set the MOSFET driver of the TLE9560/1/2.
- how to use the calculation tool for the settings of the gate drivers in PWM operation

It provides a step-by-step process to configure the MOSFET driver based on the MOSFET datasheet to control the MOSFET switching times in PWM operation:

- rise and fall times
- turn-on and turn-off delay times
- recommendations for the settings of the cross-current protection time and of the blank times

It also gives guidelines to use the TLE9560/1/2 gate driver settings” tool

Intended audience

This document is intended for users who develop application with the motor system IC family (TLE956x)

Table of contents

About this document.....	1
Table of contents.....	1
1 Introduction	3
2 General information	5
2.1 Conditions	5
2.2 Overview of the calculations steps	5
2.3 Notations	8
2.4 Software setup	9
3 Input parameters	10
3.1 MOSFET input parameters	10
3.1.1 Gate charges Q_{gs_typ} , Q_{gd_typ} , Q_{g_typ}	10
3.1.2 Gate threshold voltage V_{gs_th} (or $V_{gs(th)}$)	12
3.1.3 MOSFET input capacitances at $V_{ds} = V_s$	12
3.1.4 MOSFET reverse transfer capacitances at $V_{ds} = V_s$ and $V_{ds} = V_{dd_typ}$	13
3.2 Application related input parameters	14
3.3 Output parameters.....	17
4 Recommendations	19
4.1 Conditions on t_{rise_target} and t_{fall_target}	19
4.2 Conditions on the pre-charge phase ($AGC = 1$ and $AGC = 2$)	19

4.3	Recommendation for tpchg (AGC = 1 and AGC = 2).....	19
4.4	Conditions on the pre-discharge phase (AGC = 1 and AGC = 2)	19
4.5	Recommendation for tpdchg (AGC = 1 or 2).....	20
4.6	Recommendations for toff_fw_target.....	20
5	Calculation of the gate driver currents and timings.....	21
5.1	Calculation with Adaptive Gate Control disabled (AGC = 0)	21
5.1.1	Calculation of gate driver currents with AGC = 0	21
5.1.2	Timing calculation with AGC = 0	22
5.2	Calculation with precharge and predischage enabled (AGC = 1 or 2).....	23
5.2.1	Calculation of gate driver currents with AGC = 1 or 2	24
5.2.2	Timing calculation with AGC = 2	25
6	Adaption of the gate charges to the application conditions	26
6.1	Adaption of Qgs (at Vds = Vs)	26
6.2	Adaption of Qgd (at Vds = Vs)	26
6.3	Adaption of Qg at (Vds = Vs) for the active MOSFET	27
7	Conclusions	29
8	References	30
	Revision history.....	30

1 Introduction


The Motor System IC family (TLE956x) is a multi-half-bridge MOSFET driver, which combines power, communication and supply.

All devices feature a low-dropout voltage regulator with an output current of 250mA/5V. The communication interface incorporates a CAN FD transceiver up to 5Mbit/s according to ISO 11898-2:2016 (including Partial Networking option) and/or LIN transceiver.

All devices are available in a VQFN-48 (7mm x 7mm) package.

The devices offer a wide range of diagnostic features for the bridge driver both in on-state and in off-state. This application note focuses on the off-state diagnostic features of the half-bridge.

Figure 1 Block diagram – TLE956x



[illegible]

2 General information

2.1 Conditions

The calculations and considerations of this document are valid for an inductive load controlled in half-bridge / full-bridge configuration with active freewheeling in PWM operation.

It is assumed that no external gate-drain / gate-source capacitance is placed at the MOSFET gate.

Note: Electrical parameters of the TLE956x and of the MOSFETs are subject to variations such as production spread, supply voltage, temperature drift etc... The proposed calculation and settings are done with typical values for a specific MOSFET operating condition (e.g. supply voltage, load current etc...), uses small-signal MOSFET capacitances and may differ from the tested devices under different test conditions. The calculations do not have the precision of a simulation and do not replace measurements.

2.2 Overview of the calculations steps

In this calculation tool, the user enters:

- MOSFET parameters extracted from the datasheet
- The application specific parameters and MOSFET driver's pre-charge and pre-discharge times

The calculation tool provides:

- The adapted MOSFET gate charges ($V_{ds} = V_s$, Figure 5)
- The recommended settings of the MOSFET driver:
 - o Gate driver currents
 - o Cross-current protection times and blank times
 - o Resulting switching times

Figure 3 MOSFET input parameters (example with IPZ40N04S5-3R1)

USER INPUT	
Datasheet MOSFET parameters:	
Qgs_typ	7.7 nC
Qgd_typ	7.1 nC
Qg_typ	31.0 nC
Vdd_typ	32.0 V
Vgh_typ	10.0 V
Vplateau_typ	4.4 V
Vgs_th	2.8 V
Ciss_vs	1740.0 pF
Crss_vs	100.0 pF
Crss_typ	27.0 pF

Figure 4 Application and MOSFET driver input parameters

Application conditions:	
Vs	14.0 V
Vgp	4.2 V
FET_LVL	0
Active MOSFET	LS active
trise_target	600.0 ns
tfall_target	800.0 ns
toff_fw_target	800.0 ns
tdon_min_margin	300.0 ns
tdoff_min_margin	300.0 ns
t_margin	30.0 %
tpchg	160 ns
tpdchg	267 ns
Adaptive Gate Control	1

Figure 5 Outputs: MOSFET adapted gate charges (to $V_{ds} = V_s$)





Figure 6 Outputs: recommended cross-current protection time, blank time, gate driver currents and resulting switching times



2.3 Notations

Table 1 List of notations

Abbreviation	Definition	Comment
V_{ds}	MOSFET drain-source voltage	
V_{gs}	MOSFET gate-source voltage	
I_{ds}	MOSFET drain-source current	
V_{gh}	MOSFET gate-source voltage when the gate is fully charged	
td_gdrv_on	TLE956x gate driver turn-on delay time	150 ns
td_gdrv_off	TLE956x gate driver turn-off delay time	150 ns
Ciss_0V	MOSFET input capacitance for drain-source voltage with V _{ds} ~ 0V and V _{gs} > V _{plateau}	Chapter 6.3

V_{gh} is a TLE956x parameter which depends on the high-side MOSFET, and on the setting of the FET_LVL bit (refer to Table 2 and datasheet chapter 12.7). That is the reason why FET_LVL and the position of the active MOSFET must be entered (Figure 4)

Table 2 Typical V_{gh} depending on FET_LVL bit and the considered high-side / low-side MOSFET


	Typ. V _{gh} high-side	Typ. V _{gh} low-side
FET_LVL = 0	10 V	11.5 V
FET_LVL = 1	11.5 V	11.5 V

2.4 Software setup

The GUI requires the installation of the Infineon Toolbox ([Link](#)). The following steps are required:

1. Go to: www.infineon.com/toolbox
2. Follow the instructions provided on the toolbox installation webpage. Also see the “Download Getting Started Infineon Toolbox Guide” link for des additional user information
3. Launch the Infineon Toolbox on your PC:
4. Go to **Manage Tools** and search and install the tool: **Config Wizard for Motor System IC**
5. Start the **Config Wizard for Motor System IC**
6. Click on **TLE9560/1/2 GATE DRIVER SETTINGS**

Figure 7 Starting the tool



3 Input parameters

This chapter explains the meaning of the required input parameters.

3.1 MOSFET input parameters

This section describes the required MOSFET input parameters, and how to extract them from the MOSFET datasheet.

Table 3 List of MOSFET input parameters

Abbreviation	Definition	Unit	Comment
Qgs_typ	Typical MOSFET gate-source charge	nC	According to the datasheet conditions, Figure 9
Qgd_typ	Typical MOSFET gate-drain charge	nC	According to the datasheet conditions, Figure 9
Qg_typ	Typical MOSFET total gate charge	nC	According to the datasheet conditions (in general @Vgs = 10 V), Figure 9
Vdd_typ	Vds at which Qgd_typ is specified	V	e.g. For IPZ40N04S5-3R1: Vdd_typ = 32 V, Figure 9
Vgh_typ	Vgs at which Qg_typ is specified for full turn-on	V	e.g. For IPZ40N04S5-3R1: Vgh_typ = 10 V, Figure 9
Vplateau_typ	Vgs plateau at which Qgs_typ is specified	V	For IPZ40N04S5-3R1: Vplateau_typ=4.4 V @ Ids=40A, Figure 9
Vgs_th	Vgs threshold according to the typical application conditions (Ids, etc...)	V	According to the datasheet conditions, Figure 9
Ciss_vs	MOSFET input capacitance for drain-source voltage with Vds = Vs	pF	Figure 12, corresponding to the nominal application conditions (Vs = 14 V in this application note)
Crss_vs	MOSFET reverse transfer capacitance with Vds = Vs	pF	Figure 12
Crss_typ	MOSFET reverse transfer capacitance at Vds = Vdd_typ	pF	Figure 12

3.1.1 Gate charges Qgs_typ, Qgd_typ, Qg_typ

Qg_typ, Qgd_typ, Qgs_typ are required parameters for the control of the switching times of the active MOSFET. Refer to Figure 8 for the definition.

In general the gate charges are specified for a very specific condition (32 V, 40A, Vgs from 0 to 10 V, Figure 9).

Figure 8 Gate charge definition and example (IPZ40N04S4-3R1, Infineon OptiMOS 5 MOSFET, [4])




Figure 9 Example of gate charge specification (IPZ40N04S4-3R1) under specific conditions (32 V, 40A, Vgs from 0 to 10 V)

Gate Charge Characteristics ²⁾						
Gate to source charge	Q_{gs}	$V_{DD}=32V, I_D=40A,$ $V_{GS}=0 \text{ to } 10V$	-	7.7	10.2	nC
Gate to drain charge	Q_{gd}		-	7.1	10.6	
Gate charge total	Q_g		-	31	41	
Gate plateau voltage	$V_{plateau}$		-	4.4	-	V

Note: the specified gate charges in Figure 9 correspond to Q_{gs_typ} , Q_{gd_typ} , and Q_{g_typ} .

These parameters depend on the working point of the active MOSFET. Indeed, these gate charges vary (among others) with:

- the applied drain-source voltage
- the MOSFET I_{ds} current
- the applied gate-source voltage, when the MOSFET is turned on (V_{gh}).

Note: Q_g in the MOSFET datasheets is often given for $V_{gs} = 0V$ to $10V$. However, the typical V_{gh} of the TLE956x depends on the setting of the FET_LVL bit and on the high-side/ low-side MOSFET. Therefore, Q_g is re-calculated by the tool (for the applicable V_{gh} instead of V_{gs_typ} , refer to chapter 6.3).

For a more accurate control of the switching times, the gate charges must be adapted to the specific application conditions. Refer to chapter 6.

3.1.2 Gate threshold voltage V_{GS_th} (or $V_{GS(th)}$)

V_{GS_th} : typical MOSFET threshold voltage (Refer to Figure 8 and Figure 10).

Figure 10 IPZ40N04S4-3R1 gate threshold voltage

Static characteristics						
Drain-source breakdown voltage	$V_{(BR)DSS}$	$V_{GS}=0V, I_D=1mA$	40	-	-	V
Gate threshold voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=30\mu A$	2.2	2.8	3.4	

3.1.3 MOSFET input capacitances at $V_{DS} = V_S$

C_{iss_vs} is the input capacitance under the following conditions: $V_{DS} = V_S$ and $V_{GS} = 0V$

C_{iss_vs} is needed to set conditions on the gate driver configurations for the pre-charge phase (AGC = 1 or 2), in order to avoid a too fast current increase of I_{DS} (i.e. high dI_{ds}/dt) during the turn-on of the MOSFET.


Figure 11 Specification of C_{iss} at $V_{GS} = 0V$ and $V_{DS} = 25V$ (IPZ40N04S4-3R1)

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Dynamic characteristics ²⁾						
Input capacitance	C _{iss}	V _{GS} =0V, V _{DS} =25V, f=1MHz	-	1740	2310	pF
Output capacitance	C _{oss}		-	490	650	
Reverse transfer capacitance	C _{rss}		-	35	55	

The IPZ40N04S5-3R1 shows no substantial variation for the C_{iss} between 14 V and 25 V (Figure 12). Therefore C_{iss_vs} can be considered to be equal to 1740 pF for this MOSFET.

Note: The MOSFET input capacitance depends on V_{DS} (and V_{GS}). This parameter is in general specified under a specific condition, which may differ from the typical application conditions.

Figure 12 Determination of C_{iss_vs} , C_{rss_vs} (IPZ40N04S5-3R1, $V_s = 14V$)



3.1.4 MOSFET reverse transfer capacitances at $V_{ds} = V_s$ and $V_{ds} = V_{dd_typ}$

C_{rss_vs} is the reverse transfer capacitance at $V_{ds} = V_s$ and $V_{gs} = 0 V$.

C_{rss_typ} is the reverse transfer capacitance at $V_{ds} = V_{dd_typ}$ and $V_{gs} = 0 V$.

C_{rss_vs} and C_{rss_typ} are required to estimate Q_{gd} at $V_{ds} = V_s$, using Q_{gd_typ} (at $V_{ds} = V_{dd_typ}$).

The value of these capacitances can be read from Figure 12 for the IPZ40N04S5-3R1. $C_{rss} @ V_{ds} = 30 V$ is a good estimation of C_{rss_typ} (at $V_{ds} = V_{dd_typ} = 32 V$), because the C_{rss} curve is flat in this range for this MOSFET.

3.2 Application related input parameters


This section describes the application related input parameters, which are listed in Table 4.

Table 4 List of inputs parameters in the application conditions

Abbreviation	Definition	Unit	Comment
Vs	Nominal application supply voltage	V	Vs = 14 V in this document
Vgh	MOSFET driver gate-source voltage when the gate is fully charged ¹⁾	V	Refer to Table 2
Vplateau	Vgs plateau in the application conditions	V	Refer to Figure 14
trise_target	Active MOSFET target rise time	ns	
tfall_target	Active MOSFET target fall time	ns	
toff_fw_target	FW MOSFET target turn-off time	ns	
tdon_min_margin	Additional delay between the end of the pre-charge phase and the moment when Vgs reaches Vgs_th	ns	300 ns in the examples
tdoff_min_margin	Additional delay between the end of the pre-discharge phase and the moment when Vds decreases (Vgs reaches Vplateau)	ns	300 ns in the examples
t_margin	Margin in % added to the min. required cross-current protection time and blank time	%	30 % in the examples
tpchg	Gate driver pre-charge time	ns	TPRECHG register
tpdchg	Gate driver pre-discharge time	ns	TPRECHG register
AGC	Adaptive gate control bit		GENTCTRL register

Figure 13 shows the switching times, the cross-current protection time and blank time of the active and FW MOSFETs during PWM operation (the control scheme of the active MOSFET represented on Figure 13 corresponds to AGC = 1 and AGC = 2).

Figure 13 Switching times and timings definition



trise_target: is the target rise time of the active MOSFET. This parameter is defined as the duration of the V_{ds} slope at the turn-on of the active MOSFET (Refer to Figure 13).

tfall_target: is the target fall time of the active MOSFET. This parameter is defined as the duration of the V_{ds} slope at the turn-off of the active MOSFET (Refer to Figure 13).

toff_fw_target is the target switch-off time of the FW MOSFET.

tccp_active is the cross-current protection time of the active MOSFET. The gate driver must be configured so that active MOSFET is off before the end of the t_{CCP_ACTIVE}


tccp_fw is the cross-current protection time of the FW MOSFET. The gate driver must be configured so that the FW MOSFET is off before the end of the t_{CCP_FW} .

t_margin: is the margin (in percent) added to the minimum required cross-current protection times and the blank times for the active MOSFET and for the FW MOSFET.

tdon_min_margin is relevant for AGC = 1 and 2 (refer to datasheet for information about the AGC bit).

It is a minimum delay between the end of the pre-charge phase and the moment when V_{gs} reaches V_{gs_th} . Refer to chapter 4.

tdoff_min_margin: is relevant for AGC = 1 or 2. It is the minimum delay between the end of the pre-discharge phase and the beginning of t_{fall} . Refer to chapter 4.

Figure 14 Determination of $V_{plateau}$ in the application conditions – IPZ40N04S5-3R1, $I_{ds} = 15\text{ V}$ 

3.3 Output parameters

The calculation tool provides the recommended charge and discharge currents for the active and FW MOSFETs and the expected switching times. The user will also find the recommendations for the blank time and cross-current protection times.

The MOSFET gate charges Q_g , Q_{gs} and Q_{gd} are adapted by the calculation tool according to the description in chapter 6.

Note that the maximum allowed pre-charge current pre-discharge currents (for AGC = 1 or 2) is supposed to be set to 100 mA typ.

Table 5 List of output parameters

Abbreviation	Definition	Unit	Control register
ICHG	Active MOSFET charge current	mA	HB_ICHG
IDCHG	Active MOSFET discharge current	mA	
ICHG_FW	FW MOSFET charge current	mA	
IDCHG_FW	FW MOSFET discharge current	mA	
IPCHG_INIT	Active MOSFET initial pre-charge current	mA	HB_PCHG_INIT
IPDCHG_INIT	Active MOSFET initial pre-discharge current	mA	
tdon	Active MOSFET turn-on delay time	ns	
tdoff	Active MOSFET turn-off delay time	ns	
trise	Active MOSFET effective rise time	ns	
tfall	Active MOSFET achievable fall time	ns	
ton_fw	FW MOSFET turn-on time	ns	
toff_fw	FW MOSFET turn-off time	ns	
tblank_active	Active MOSFET selected blank time	ns	CCP_BLK
tccp_active	Active MOSFET current-cross protection time	ns	
tblank_fw	FW MOSFET blank time	ns	
tccp_fw	FW MOSFET current-cross protection time	ns	

Notes:

1. $trise$, $tfall$, ton_fw , $toff_fw$ may differ from $trise_target$, $tfall_target$, ton_fw_target and $toff_fw_target$. This difference is due to the fact that the calculation of $trise$, $tfall$, ton_fw , $toff_fw$ considers the nearest available gate driver's charge and discharge currents
2. $tdon$, $tdoff$, ton_fw and $toff_fw$ include the gate driver delay times td_gdrv_on and td_gdrv_off
3. $tblank_active$ is selected so that its **minimum** value fulfills [0.12], [1.12]. The calculation tool displays the corresponding **typical** value.f
4. $tccp_active$ is selected so that its **minimum** value fulfills [0.13], [1.13]. The calculation tool displays the corresponding **typical** value.

5. `tccp_fw` is selected so that its **minimum** value fulfills [0.14], [1.14]. The calculation tool displays the corresponding **typical** value.
6. `tblank_fw` is selected so that its **minimum** value fulfills [0.15], [1.15]. The calculation tool displays the corresponding **typical** value.

4 Recommendations

4.1 Conditions on trise_target and tfall_target

trise_target and tfall_target are input parameters determined by the application requirements. These parameters are determined by the **trade-off between the electromagnetic emissions (EME) and the switching losses**, and must be defined for each application according to their specific requirements.

4.2 Conditions on the pre-charge phase (AGC = 1 and AGC = 2)

If the pre-charge phase is activated, **the pre-charge phase should be over before the Ids increases in the active MOSFET (i.e. before Vgs = Vgs_th)**. If this condition is not fulfilled, then the possible high pre-charge current causes a fast increase of Ids, resulting in a high EME.

This criteria is taken into account in 5.2.1 Step 3 and gives a condition on IPCHG_INIT.

tdon_min_margin (e.g. 300 ns) further reduces the maximum allowed pre-charge current, in order to avoid a fast increase of Ids.

Note: tdon_min_margin is an additional delay, which is directly reflected on the turn-on delay time, explaining the name of the parameter.

4.3 Recommendation for tpchg (AGC = 1 and AGC = 2)

tpchg must fulfill two conditions:

1. It should be as short as possible in order to avoid an unnecessary increase of tdon
2. It should be long enough, so that the charges delivered during the pre-charge phase ($tpchg \times IPCHG$) and during the charge phase allow to reach the target tdon.

For the common MOSFETs used in combination with the TLE9560/1/2, **tpchg = 160 ns is often a good starting point**.

4.4 Conditions on the pre-discharge phase (AGC = 1 and AGC = 2)

When the pre-discharge phase is activated (AGC = 1 or 2), **the pre-discharge phase should over before the decrease of Vds**. If this condition is not fulfilled, then the possible high pre-discharge current causes a fast decrease of Vds, resulting in a high EME.

This criteria is taken into account in 5.2.1 Step 4 (AGC = 1 or 2) and gives a condition on IPDCHG_INIT.

tdoff_min_margin (e.g. 300 ns) further reduces the maximum allowed pre-discharge current, in order to avoid that the pre-discharge phase is still active during the increase of Vds.

Note: in the calculations of this application note, a symmetrical tdon and tdoff requires $tdoff_min_margin > tdon_min_margin$

4.5 Recommendation for tpdchg (AGC = 1 or 2)

tpdchg must fulfill two conditions:

1. It should be as short as possible in order to avoid an unnecessary increase of tdoff
2. It should be long enough, so that the charges removed from the MOSFET's gate during the pre-discharge phase ($\text{tpdchg} \times \text{IPDCHG}$) and during the discharge phase allow to reach the target tdoff.

For the common MOSFETs used in combination with the TLE9560/1/2 such as the IPZ40N04S5-3R1, tpdchg = 267 ns is often suitable.

4.6 Recommendations for toff_fw_target

The turn-off (and the turn-on) of the FW MOSFET has a much lower impact on the EME than for the active MOSFET. Therefore it is possible to turn-off the FW MOSFET faster than the active MOSFET: e.g. between 600 ns and 1 μs as a starting point. toff_fw_target determines the suitable FW discharge current.

Note: IDCHG_FW is determined by toff_fw_target and by the MOSFET characteristics. The setting FW MOSFET charge and discharge currents are set by common control bits, therefore the turn-on time of the FW MOSFET is also determined.

5 Calculation of the gate driver currents and timings

This chapter shows the calculations that apply for for AGC = 0, AGC = 1 or AGC = 2.

5.1 Calculation with Adaptive Gate Control disabled (AGC = 0)

This section shows the formulas used to calculate the required gate driver settings based on the input parameters when AGC = 0.

In this mode, the pre-charge and pre-discharge phases are disabled. The gate of the active MOSFET is charged, respectively discharged with the constant currents ICHG and IDCHG.

5.1.1 Calculation of gate driver currents with AGC = 0

This section calculates the required ICHG, IDCHG, IDCHG_FW.

Table 6 Calculation of gate driver currents with AGC = 0

Step	Parameters [mA]	Formula	
1	Active MOSFET Charge current	$ICHG = \frac{Q_{gd}}{t_{rise_target}}$	[0.1]
2	Active MOSFET Discharge current	$IDCHG = \frac{Q_{gd}}{t_{fall_target}}$	[0.2]
3	Active MOSFET initial pre-charge current ¹⁾	$IPCHG_INIT = ICHG$	[0.3]
4	Active MOSFET initial pre-discharge current ¹⁾	$IPDCHG_INIT = IDCHG$	[0.4]
5	FW MOSFET discharge current ³⁾	$IDCHG_FW = \frac{C_{iss_0v} \times V_{gh}}{t_{off_fw_target} - t_{d_gdrv_off}}$	[0.5]

- 1) These parameters are not relevant if AGC = 0: Therefore the IPCHG_INIT and IPDCHG_INIT must not be programmed when AGC = 0.
- 2) Once the required current is calculated, the nearest available MOSFET driver current of the TLE9560/1/2 is selected by the calculation tool. Refer to the datasheet rev. 1.0, Table 13 and Table 14, [1].
- 3) The FW MOSFET charge current is automatically determined when the FW MOSFET discharge current is selected (the FW MOSFET charge and discharge currents are set by the same control bits, [1]).

5.1.2 Timing calculation with AGC = 0

This section calculates the effective trise, tfall, tdon, tdoff, ton_fw, toff_fw, tblank_active, tccp_active, tccp_fw, and tblank_fw.

Attention: The nearest available ICHG, IDCHG, ICHG_FW and IDCHG_FW must be used in this calculation step.

Table 7 Timing calculation with AGC = 0

Step	Parameters	Formula	
6	Effective rise time	$trise = \frac{Q_{gd}}{ICHG}$	[0.6]
7	Effective fall time	$tfall = \frac{Q_{gd}}{IDCHG}$	[0.7]
8	Turn-on delay time	$tdon = \frac{Q_{gs}}{ICHG} + td_gdrv_on$	[0.8]
9	Turn-off delay time	$tdoff = \frac{Q_g - Q_{gs} - Q_{gd}}{IDCHG} + td_gdrv_off$	[0.9]
10	FW turn-on time	$ton_fw = \frac{Ciss_0v \times V_{gh}}{ICHG_FW} + td_gdrv_on$	[0.10]
11	FW turn-off time	$toff_fw = \frac{Ciss_0v \times V_{gh}}{IDCHG_FW} + td_gdrv_off$	[0.11]
12	Active MOSFET blank time ¹⁾	$tblank_active = (tdon + trise) \times (1 + t_margin)$	[0.12]
13	Active MOSFET CCP ²⁾ time	$tccp_active = (tdoff + tfall + \frac{Q_{gs}}{IDCHG}) \times (1 + t_margin)$	[0.13]
14	FW CCP ²⁾ time	$tccp_fw = toff_fw \times (1 + t_margin)$	[0.14]
15	FW blank time	$tblank_fw = ton_fw \times (1 + t_margin)$	[0.15]

1) CCP : Cross current protection

12 If the MOSFET must have the full Rdson at the end of tblank_active (i.e. Vgs = Vgh) and the postcharge phase is disabled, then [0.12] must be changed to:

$$tblank_active = (tdon + trise + \frac{Q_g - Q_{gs} - Q_{gd}}{ICHG}) \times (1 + t_margin).$$

5.2 Calculation with precharge and predischARGE enabled (AGC = 1 or 2)

This section shows the formulas used to calculate the required gate driver settings based on the input parameters when AGC = 1 and AGC = 2.

For AGC = 1:

- the pre-charge phase is enabled. The MOSFET is charged with the current IPCHG_INIT during this phase
- the pre-discharge phase is enabled. The MOSFET is discharged with the current IPDCHG_INIT during this phase
- tdon and tdoff are not regulated by the TLE9560/1/2

For AGC = 2:

- tdon and tdoff are regulated by the TLE9560/1/2
- the pre-charge is enabled. The MOSFET is initially charged with the current IPCHG_INIT during this phase for the first PWM period. Then the device adapts IPCHG cycle-by-cycle.
- the pre-discharge phase is enabled. The MOSFET is initially discharged with the current IPDCHG_INIT during this phase for the first PWM period. Then the device adapts IPDCHG cycle-by-cycle.

5.2.1 Calculation of gate driver currents with AGC = 1 or 2

Table 8 Calculation of gate driver currents with AGC = 1 or 2

Step	Parameters [mA]	Formula	
1	Active MOSFET charge current	$ICHG = \frac{Q_{gd}}{trise_target}$	[1.1]
2	Active MOSFET discharge current	$IDCHG = \frac{Q_{gd}}{tfall_target}$	[1.2]
3	Active MOSFET initial pre-charge current	$IPCHG_INIT = \frac{Q_g - (tdon_min - td_gdrv_on - tpchg) \times ICHG}{tpchg}$	[1.3]
4	Active MOSFET initial pre-discharge current	$IPDCHG_INIT = \frac{Q_g - Q_{gs} - Q_{gd} - (tdoff_min - td_gdrv_off - tpdchg) \times IDCHG}{tpdchg}$	[1.4]
5	FW discharge current ²⁾	$IDCHG_FW = \frac{Ciss_0V \times V_{gh}}{toff_fw_target - td_gdrv_off}$	[1.5]

- 1) The nearest available current must be selected. Refer to the datasheet rev. 1.0, Table 13 and Table 14, [1] and the corresponding datasheet.
- 2) The FW MOSFET charge current is automatically determined when the FW MOSFET discharge current is selected (the FW MOSFET charge and discharge currents are set by the same control bits, [1] and the corresponding datasheet.).

3 Condition on IPCHG_max to ensure that the pre-charge phase is over before $V_{gs} = V_{gs_th}$:

$$IPCHG_INIT \leq IPCHG_max = \frac{V_{gs_th} \times Ciss_vs}{tpchg}$$

The minimum allowed $tdon$ (noted $tdon_min$), considering a margin ($tdon_min_margin$) is given by:

$$tdon_min = \frac{Q_g - tpchg \times IPCHG_max}{ICHG} + td_gdrv_on + tpchg + tdon_min_margin$$

4 Condition on IPDCHG_max to ensure that the pre-discharge phase is over before V_{gs} reaches $V_{plateau}$ at the turn-off of the active MOSFET:

$$IPDCHG_INIT \leq IPDCHG_max = \frac{Q_g - Q_{gs} - Q_{gd}}{tpdchg}$$

The minimum allowed $tdoff$ (noted $tdoff_min$), considering a margin ($tdoff_min_margin$) is given by:

$$tdoff_min = \frac{Qg - Qgs - Qgd - tpdchg \times IPDCHG_max}{IDCHG} + td_gdrv_off + tpdchg + tdoff_min_margin$$

5.2.2 Timing calculation with AGC = 2

Table 9 Timing calculations with AGC = 2

Step	Parameters [ns]	Formula	
7	Effective rise time	$trise = \frac{Qgd}{IDCHG}$	[1.7]
8	Effective fall time	$tfall = \frac{Qgd}{IDCHG}$	[1.8]
9	Turn-on delay time	$tdon = \frac{Qgs - tpchg \times IPCHG_INIT}{IDCHG} + td_gdrv_on + tpchg$	[1.9]
10	Turn-off delay time	$tdoff = \frac{Qg - Qgs - Qgd - tpdchg \times IPDCHG_INIT}{IDCHG} + td_gdrv_off + tpdchg$	[1.10]
11	FW turn-on time	$ton_fw = \frac{Ciss_0v \times Vgh}{IDCHG_FW} + td_gdrv_on$	[1.11]
12	FW turn-off time	$toff_fw = \frac{Ciss_0v \times Vgh}{IDCHG_FW} + td_gdrv_off$	[1.12]
13	Active MOSFET blank time	$tblank_active = (tdon + trise) \times (1 + t_margin)$	[1.13]
14	Active MOSFET CCP ²⁾ time	$tccp_active = (tdoff + tfall) \times (1 + t_margin)$	[1.14]
15	FW CCP time	$tccp_fw = toff_fw \times (1 + t_margin)$	[1.15]
16	FW blank time	$tblank_fw = ton_fw \times (1 + t_margin)$	[1.16]

6 Adaption of the gate charges to the application conditions

The MOSFET Q_{gs} , Q_{gd} and Q_g are specified for specific conditions. Refer to Figure 9: IPZ40N04S5-3R1:

$V_s = 32\text{ V}$, V_{gs} from 0 to 10 V and $I_{ds} = 40\text{ A}$.

However, the value of the gate charge depends on the supply voltage, the load current ([2] [3]), and V_{gh} . for the TLE9560/1/2.

6.1 Adaption of Q_{gs} (at $V_{ds} = V_s$)

During the turn-on of the active MOSFET until $V_{gs} = V_{plateau}$, the current delivered by the gate driver charges C_{iss} . Therefore the charge injected in the MOSFET gate until V_{gs} reaches $V_{plateau}$ is equal to $C_{iss_vs} \times V_{plateau}$

$Q_{gs} \text{ (at } V_{ds} = V_s) = C_{iss_vs} \times V_{plateau}$

Example: $V_s = 14\text{ V}$, $V_{plateau} = 4.2\text{ V}$

$C_{iss_vs} \sim 1740\text{ pF}$

$Q_{gs} = 1740 \times 10^{-12} \times 4.2 \sim 7.3\text{ nC}$


6.2 Adaption of Q_{gd} (at $V_{ds} = V_s$)

An estimation of Q_{gd} consist in using Q_{gd_typ} and substracting the gate charge related to C_{rss} between V_{dd_typ} and $V_{ds} = V_s$ ([2] [3]). The gate charge difference is represented by the highlighted area in Figure 15.

Approximating this area to a trapezoid, gives $Q_{gd_typ} - Q_{gd} \sim x (C_{rss_vs} + C_{rss_typ}) \times (V_{dd_typ} - V_s) / 2$.

$Q_{gd} = Q_{gd_typ} - (C_{rss_vs} + C_{rss_typ}) \times (V_{dd_typ} - V_s) / 2$.

Figure 15 Estimation of the difference between Q_{gd_typ} and Q_{ds}



Example: MOSFET IPZ40N04S5-3R1, $V_s = 14\text{ V}$, $V_{dd_typ} = 32\text{ V}$

$Cr_{ss_vs} = 100\text{ pF}$, $Cr_{ss_typ} \sim 27\text{ pF}$, $Q_{gd_typ} = 7.1\text{ nC}$

$Q_{gd} = 7.1 \times 10^{-9} - (100 + 27) \times 10^{-12} \times (32 - 14) / 2 \sim 6.0\text{ nC}$

6.3 Adaption of Q_g at ($V_{ds} = V_s$) for the active MOSFET

During the turn-on phase of the active MOSFET, the remaining charge delivered by the MOSFET driver between the end of the Miller plateau and $V_{gs} = V_{gh}$ represents the charge required to charge C_{iss_0v} from $V_{plateau}$ to V_{gh} .

$$Q_g - Q_{gd} - Q_{gs} = C_{iss_0v} \times (V_{gh} - V_{plateau})$$

$$Q_g = C_{iss_0v} \times (V_{gh} - V_{plateau})$$


Where C_{iss_0v} is the MOSFET input capacitance with V_{ds} close to 0 V

This parameter is not directly provided in the MOSFET datasheets. It is the inverse slope of the graph V_{gs} versus gate charge (Figure 16).

$$C_{iss_0v} = (Q_{g_typ} - Q_{gs_typ} - Q_{gd_typ}) / (V_{gh_typ} - V_{plateau_typ})$$

$$Q_g = Q_{gd} + Q_{gs} + C_{iss_0v} \times (V_{gh} - V_{plateau})$$

Figure 16 Determination of C_{iss_0v} (IPZ40N04S5-3R1)



Example:

MOSFET IPZ40N04S5-3R1, $V_s = 14\text{ V}$,

$V_{gh_typ} = 10\text{ V}$, $V_{gh} = 11.5\text{ V}$ (low-side PWM or high-side PWM with $FET_LVL = 0$)

$Q_{gs_typ} = 7.7\text{ nC}$, $Q_{gd_typ} = 7.1\text{ nC}$, $Q_{g_typ} = 31\text{ nC}$

$V_{plateau_typ} = 4.4\text{ V}$, $V_{plateau} = 4.2\text{ V}$

In 6.1 and 6.2, we have seen that $Q_{gs} = 7.3\text{ nC}$, $Q_{gd} = 6.0\text{ nC}$

$$C_{iss_0V} = \frac{(31 - 7.1 - 7.7) \times 10^{-9}}{(10 - 4.4)} \sim 2.89\text{ nF}$$

$$Q_g = 7.3 \times 10^{-9} + 6.0 \times 10^{-9} + 2.89 \times 10^{-9} \times (11.5 - 4.2) \sim 34.4\text{ nC}$$

7 Conclusions

This application note provides recommendations for the setting of the gate driver of the TLE9560/1/2 in PWM operation. It also gives step-by-step calculation details used by the gate driver setting tool for the determination of the MOSFET driver currents and timings and the resulting MOSFET switching times, for an open loop control.

However, the MOSFET switching times are dependent from the application conditions (e.g. current, voltage timings) and is subject to the production spread of the MOSFET and the Muti MOSFET driver itself.

To overcome the limitations of an open loop control, the TLE9560/1/2 also integrates features which allows a closed loop regulation of the switching times:

- a self-regulation of t_{don} and t_{doff} can be done by the TLE9560/1/2
- a closed loop regulation of t_{rise} and t_{fall} can be done by the microcontroller thanks to measured in-application switching times provided by the TLE9560/1/2. The principle is described in the application note [2].

8 References

[1]. Datasheet TLE956x , [Link](#)

[2]. Rise and fall time regulation with current source MOSFET drivers [Link](#)

[3]. AND9083. MOSFET gate charge origin and its applications. [Link](#)

[4]. Datasheet IPZ40N04S5-3R1. [Link](#)

Revision history

Document version	Date of release	Description of changes
V 1.0	2021-02-25	First release

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-02-25

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2021 Infineon Technologies AG.

All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference

Z8F0818614

IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.