

<b>Device</b>	<b>XMC1100</b>
<b>Marking/Step</b>	<b>EES-AA, ES-AA, AA</b>
<b>Package</b>	<b>PG-TSSOP-16/38, PG-VQFN-24/40</b>

---

## Overview

This “Errata Sheet” describes product deviations with respect to the user documentation listed below.

**Table 1      Current User Documentation**

<b>Document</b>	<b>Version</b>	<b>Date</b>
XMC1100 Reference Manual	V1.1	Apr 2014
XMC1100 Data Sheet	V1.4	May 2014

Make sure that you always use the latest documentation for this device listed in category “Documents” at <http://www.infineon.com/xmc1000>.

## Notes

- 1. The errata described in this sheet apply to all temperature and frequency versions and to all memory size and configuration variants of affected devices, unless explicitly noted otherwise.*
- 2. Devices marked with EES or ES are engineering samples which may not be completely tested in all functional and electrical characteristics, therefore they must be used for evaluation only. The specific test conditions for EES and ES are documented in a separate “Status Sheet”.*

## Conventions used in this Document

Each erratum is identified by **Module\_Marker.TypeNumber**:

- **Module**: Subsystem, peripheral, or function affected by the erratum.
- **Marker**: Used only by Infineon internal.
- **Type**: type of deviation
  - **(none)**: Functional Deviation
  - **P**: Parametric Deviation
  - **H**: Application Hint
  - **D**: Documentation Update
- **Number**: Ascending sequential number. As this sequence is used over several derivatives, including already solved deviations, gaps inside this enumeration can occur.

# 1 History List / Change Summary

**Table 2 History List**

Version	Date	Remark
1.11	2016-11	This Document. Removed Firmware_CM.002 - not applicable for AA devices. Other changes see column "Chg" in the table below.

**Table 3 Errata fixed in this step**

Errata	Short Description	Change
- none -		

**Table 4 Functional Deviations**

Functional Deviation	Short Description	XMC1100	Chg	Pg
<a href="#">ADC_AI.003</a>	<a href="#">Additional bit to enable ADC function</a>	X		<a href="#">8</a>
<a href="#">ADC_AI.004</a>	<a href="#">ADC Calibration Weakness</a>	X	Update	<a href="#">8</a>
<a href="#">ADC_AI.008</a>	<a href="#">Wait-for-Read condition for register GLOBRES not detected in continuous auto-scan sequence</a>	X		<a href="#">10</a>
<a href="#">ADC_AI.010</a>	<a href="#">ADC Operating Range</a>	X		<a href="#">10</a>
<a href="#">ADC_AI.013</a>	<a href="#">Sigma-Delta Loop</a>	X		<a href="#">10</a>
<a href="#">ADC_AI.015</a>	<a href="#">Sporadic Result Errors when Operated in Low Voltage Range</a>	X		<a href="#">11</a>
<a href="#">ADC_AI.016</a>	<a href="#">No Channel Interrupt in Fast Compare Mode with GLOBRES</a>	X		<a href="#">11</a>
<a href="#">CCU_AI.005</a>	<a href="#">CCU4 and CCU8 External IP clock Usage</a>	X		<a href="#">11</a>

**Table 4 Functional Deviations (cont'd)**

Functional Deviation	Short Description	XMC1100	Chg	Pg
CCU_AI.006	Value update not usable in period dither mode	X		13
CPU_CM.002	Watchpoint PC functions can report false execution	X		14
CPU_CM.003	Prefetch faulting instructions can erroneously trigger breakpoints	X		15
Firmware_CM.001	User routine _NvmProgVerify stalls the system bus for two to three maximum 10 µs periods	X		16
Firmware_CM.004	SSC BSL is not supported	X	New	16
Firmware_CM.005	Last byte of SRAM is not available for ASC BSL	X	New	17
Firmware_CM.006	Header resend not supported for incorrect ASC BSL header byte	X	New	17
NVM_CM.001	NVM Write access to trigger NVM erase operation must NOT be executed from NVM	X		18
NVM_CM.002	Completion of NVM verify-only operations do not trigger NVM interrupt	X		18
PORTS_CM.004	Outputs of CCU4, BCCU and ACMP cannot be used to effectively control the pull devices on Pin	X		19
SCU_CM.010	Handling of Master Reset via bit RSTCON.MRSTEN	X		19
SCU_CM.011	Incomplete Initialisation after a System Reset	X		19
SCU_CM.012	Calibrating DCO based on Temperature Sensor	X		20

**Table 4 Functional Deviations (cont'd)**

Functional Deviation	Short Description	XMC1100	Chg	Pg
SCU_CM.013	Brownout reset triggered by External Brownout Detector (BDE)	X		20
SCU_CM.016	Usage of Offset Formulae for DCO Calibration based on Temperature	X		21
SCU_CM.018	Accuracy of Temperature Sensor out of specification	X		22
SCU_CM.020	DCO nominal frequencies and accuracy based on Temperature Sensor calibration	X		22
USIC_AI.008	SSC delay compensation feature cannot be used	X	New	23
USIC_AI.014	No serial transfer possible while running capture mode timer	X		23
USIC_AI.017	Clock phase of data shift in SSC slave cannot be changed	X		23
USIC_AI.018	Clearing PSR.MSLS bit immediately deasserts the SELOx output signal	X		24
WDT_CM.001	No overflow is generated for WUB default value	X	New	24

**Table 5 Application Hints**

Hint	Short Description	XMC1100	Chg	Pg
ACMP_CM.H002	Disabling the ORC	X	New	26
ADC_AI.H006	Ratio of Module Clock to Converter Clock	X		26

**Table 5 Application Hints (cont'd)**

Hint	Short Description	XMC1100	Chg	Pg
ADC_AI.H007	Ratio of Sample Time $t_s$ to SHS Clock $f_{SH}$	X		27
ADC_AI.H009	ADC Operation with internal reference, lower supply voltage range	X		28
Firmware_CM.H001	Switching to high baudrates in enhanced ASC BSL	X		28
Firmware_CM.H002	Ensuring correct selection of RxD Pin in ASC Bootstrap Loader	X		30
NVM_CM.H001	Adding a wait loop to stand-alone verification sequences	X		31
SCU_CM.H001	Temperature Sensor Functionality	X		31
USIC_AI.H004	I2C slave transmitter recovery from deadlock situation	X		32

**Table 6 Documentation Updates**

Hint	Short Description	XMC1100	Chg	Pg
ADC_CM.D001	Definition of trigger bus bits in register OCS is wrong	X	New	33
Firmware_CM.D001	Incorrect specification of length of Chip Variant Identification Number	X		33
Firmware_CM.D002	Incorrect specification of value of Status Indicators returned by NVM routines	X		34

**Table 6      Documentation Updates**

Hint	Short Description	XMC1100	Chg	Pg
<b>STARTUP_CM.D001</b>	<b>SSC Bootstrap Loader Identification Byte is documented wrong</b>	X	New	<b>35</b>
<b>WDT_CM.D001</b>	<b>Correction to section "Pre-warning Mode"</b>	X	New	<b>35</b>

## 2 Functional Deviations

The errata in this section describe deviations from the documented functional behavior.

### **ADC AI.003 Additional bit to enable ADC function**

The analog section of ADC is not fully functioning when it is enabled by bit SHSCFG.ANOFF.

#### **Workaround**

To enable the analog section of the ADC, write value 00000001<sub>H</sub> to register address 40010500<sub>H</sub> in addition to the setup as mentioned above.

### **ADC AI.004 ADC Calibration Weakness**

The calibration mechanisms of the ADC show a problem with the offset calibration. This leads to inaccurate result values and, therefore, requires additional actions.

#### **Workaround**

Additional actions are recommended for ADC initialization and during operation.

During ADC initialization and before start of calibration, the following sequence is required:

- Enable Analog Converter to normal mode,  
GxARBCFG(x = 0 - 1).ANONS = 0x03  
SHS0\_SHSCFG.ANOFF = 0
- Wait until Converter has turned on, SHS0\_SHSCFG.ANRDY = 1
- Add approximately 15 µsec for the ADC power to stabilize
- Configure the sample and conversion time

Next, trigger the startup calibration and gain calibration loop:

- Startup Calibration
  - a) Initiate start up calibration, GLOBCFG.SUCAL = 1



- b) Disable Post calibration, GLOB\_CFG.DPCAL0 = 1
- c) Wait until start-up calibration is started, G0ARBCFG.CALS = 1
- d) Clear offset calibration values<sup>1)</sup>
  - for 1920 calibration cycles
  - while waiting for start-up calibration to finish
  - , G0ARBCFG.CAL = 0
- e) Clear again the offset calibration values<sup>1)</sup> before exit.
- Gain calibration workaround loop
  - a) Set
    - CALMAX to maximum value, SHS0\_CALCTR.CALMAX = 3F
    - calibration maximum timing by writing 3F100400<sub>H</sub> to register address 480340BC<sub>H</sub>
  - b) Setup group 0 channel for conversion.
  - c) Enable post calibration for group 1 and group 0, GLOB\_CFG.DPCAL1 = GLOB\_CFG.DPCAL0 = 0
  - d) Clear offset calibration values.<sup>1)</sup>
  - e) Execute 9 x 2000 dummy conversions and clear offset calibration values<sup>1)</sup> after each conversion.
  - f) Clear offset calibration values<sup>1)</sup> while waiting for the post calibration loop to finish, SHS0\_SHSCFG.STATE = 0
  - g) Reset the configuration used for dummy conversion.

After the end of the gain calibration workaround loop, configure the ADC for user application.

During runtime:

- Since a post calibration cycle is executed automatically after each conversion cycle, it is sufficient to clear offset values<sup>1)</sup> after retrieving a result value. Calibration steps are automatically inserted when no conversions are executed. To avoid miscalibration, ensure that the offset values are cleared<sup>1)</sup> before a lapse of 1024 µs.

1) Offset calibration values are cleared by writing value 00008000<sub>H</sub> to register addresses 480340E0<sub>H</sub> and 480340E4<sub>H</sub>.

**ADC AI.008 Wait-for-Read condition for register GLOBRES not detected in continuous auto-scan sequence**

In the following scenario:

- A continuous auto-scan is performed over several ADC groups and channels by the Background Scan Source, using the global result register (GLOBRES) as result target, and
  - The Wait-for-Read mode for GLOBRES is enabled (GLOBCCR.WFR=1<sub>B</sub>),
- each conversion of the auto-scan sequence has to wait for its start until the result of the previous conversion has been read out of GLOBRES.

When the last channel of the auto-scan is converted and its result written to GLOBRES, the auto-scan re-starts with the highest channel number of the highest ADC group number. But the start of this channel does not wait until the result of the lowest channel of the previous sequence has been read from register GLOBRES, i.e. the result of the lowest channel may be lost.

**Workaround**

None.

**ADC AI.010 ADC Operating Range**

ADC operation at 3.5 V to 5.5 V is covered by production test. Other range is not yet covered by production test. Gain error may increase at 3.0 V to 3.5 V and 1.8 V to 2.2 V.

**Workaround**

None.

**ADC AI.013 Sigma-Delta Loop**

The sigma-delta loop does not operate as specified and, therefore, cannot be used.

**Workaround**

None.

**ADC AI.015 Sporadic Result Errors when Operated in Low Voltage Range**

When the ADC is operated in low voltage range (SHSCFG.AREF = 11<sub>B</sub>, internal reference), the result values may be sporadically inaccurate.

**Workaround**

Attenuate the noise created by these inaccurate results by averaging several result values or using a filter. A median filter is suitable.

**ADC AI.016 No Channel Interrupt in Fast Compare Mode with GLOBRES**

In fast compare mode, the compare value is taken from bitfield RESULT of the global result register GLOBRES and the result of the comparison is stored in the respective bit FCR.

The channel event indicating that the input becomes higher or lower than the compare value, is not generated.

The comparison is executed correctly, the target bit is stored correctly, source events and result events are generated.

**Workaround**

The result bit FCR can be evaluated if the input is higher or lower than the compare value.

**CCU AI.005 CCU4 and CCU8 External IP clock Usage**

Each CCU4/CCU8 module offers the possibility of selecting an external signal to be used as the master clock for every timer inside the module Figure 1. External signal in this context is understood as a signal connected to other module/IP or connected to the device ports.

**Functional Deviations**

The user has the possibility after selecting what is the clock for the module (external signal or the clock provided by the system), to also select if this clock needs to be divided. The division ratios start from 1 (no frequency division) up to 32768 (where the selected timer uses a frequency of the selected clock divided by 32768).


This division is selected by the PSIV field inside of the CC4yPSC/CC8yPSC register. Notice that each Timer Slice (CC4y/CC8y) have a specific PSIV field, which means that each timer can operate in a different frequency.

Currently is only possible to use an external signal as Timer Clock when a division ratio of 2 or higher is selected. When no division is selected (divided by 1), the external signal cannot be used.

The user must program the PSIV field of each Timer Slice with a value different from 0000<sub>B</sub> - minimum division value is /2.

This is only applicable if the Module Clock provided by the system (the normal default configuration and use case scenario) is not being used. In the case that the normal clock configured and programmed at system level is being used, there is not any type of constraints.

One should not also confuse the usage of an external signal as clock for the module with the usage of an external signal for counting. These two features are completely unrelated and there are not any dependencies between both.



## Workaround

None.

## **CCU AI.006 Value update not usable in period dither mode**

Each CCU4/CCU8 timer gives the possibility of enabling a dither function, that can be applied to the duty cycle and/or period. The duty cycle dither is done to increase the resolution of the PWM duty cycle over time. The period dither is done to increase the resolution of the PWM switching frequency over time.

Each of the dither configurations is set via the DITHE field:

- DITHE = 00<sub>B</sub> - dither disabled

---

**Functional Deviations**

- DITHE = 01<sub>B</sub> - dither applied to the duty-cycle (compare value)
- DITHE = 10<sub>B</sub> - dither applied to the period (period value)
- DITHE = 11<sub>B</sub> - dither applied to the duty-cycle and period (compare and period value)

Whenever the dither function is applied to the period (DITHE = 10<sub>B</sub> or DITHE = 11<sub>B</sub>) and an update of the period value is done via a shadow transfer, the timer can enter a stuck-at condition (stuck at 0).

**Implication**

Period value update via shadow transfer cannot be used if dither function is applied to the period (DITHE programmed to 10<sub>B</sub> or 11<sub>B</sub>).

**Workaround**

None

**CPU CM.002 Watchpoint PC functions can report false execution**

In the presence of interrupts including those generated by the SVC instruction, it is possible for both the data watchpoint unit's PC match facility and PC sample-register to operate as though the instruction immediately following the interrupted or SVC instruction had been executed.

**Conditions**

Either:

1. Halting debug is enabled via C\_DEBUGEN = 1
2. Watchpoints are enabled via DWTENA = 1
3. A watchpoint is configured for PC sampling DWT\_FUNCTION = 0x4
4. The same watchpoint is configured to match a `target instruction`
5. And either:
  - a) The `target instruction` is interrupted before execution, or
  - b) The `target instruction` is preceded by a taken SVC instruction
6. The DWT will unexpectedly match the `target instruction`
7. The processor will unexpectedly enter debug state once inside the exception handler

Or:

1. The debugger performs a read access to the DWT\_PCSR
2. A `non-committed instruction` is preceded by a taken SVC instruction
3. The DWT\_PCSR value unexpectedly matches the `non-committed instruction`

### Implications

If halting debug is enabled and PC match watchpoints are being used, then spurious entry into halted debug state may occur under the listed conditions.

If the DWT\_PCSR is being used for coarse grain profiling, then it is possible that the results can include hits for the address of an instruction immediately after an SVC instruction, even if said instruction is never executed.

### Workaround

This errata does not impact normal execution of the processor.

A debug agent may choose to handle the infrequent false positive Debug state entry and erroneous PCSR values as spurious events.

### **CPU\_CM.003 Prefetch faulting instructions can erroneously trigger breakpoints**

External prefetch aborts on instruction fetches on which a BPU breakpoint has been configured, will cause entry to Debug state. This is prohibited by revision C of the ARMv6-M Architecture Reference Manual. Under this condition, the breakpoint should be ignored, and the processor should instead service the prefetch-abort by entering the HardFault handler.

### Conditions

1. Halting debug is enabled via CDEBUG\_EN == '1'
2. A BPU breakpoint is configured on an instruction in the first 0.5GB of memory
3. The fetch for said instruction aborts via an AHB Error response
4. The processor will erroneously enter Debug state rather than entering HardFault.

## Implications

If halting debug is enabled and a BPU breakpoint is placed on an instruction with faults due to an external abort, then a non-compliant entry to Debug state will occur.

## Workaround

This errata does not impact normal execution of the processor.

A debug agent may choose to avoid placing BPU breakpoints on addresses that generate AHB Error responses, or may simply handle the Debug state entry as a spurious debug event.

### **Firmware CM.001 User routine \_NvmProgVerify stalls the system bus for two to three maximum 10 $\mu$ s periods**

The user routine “Erase, Program and Verify Flash Page” (\_NvmProgVerify) in the Boot ROM stalls the system bus for two to three periods, the duration of each period being maximum 10  $\mu$ s. The bus stall is the result of accessing the NVM while NVM is busy.

During these periods when the bus is stalled, any interrupts generated will be delayed until the bus becomes available again. This is the case even for interrupts that have their handlers located in the SRAM, since all memory accesses have to go through the system bus.

## Workaround

None.

### **Firmware CM.004 SSC BSL is not supported**

SSC Bootstrap Loader start-up mode is not supported for EES and ES samples.

## Workaround

None.



**Firmware CM.005 Last byte of SRAM is not available for ASC BSL**

For start-up mode selection of ASC BSL and ASC BSL with timeout modes, the last byte of available SRAM is not available for user application code. Application length error (BSL\_NOK) is transmitted back to the host for application code length of available SRAM size.

**Workaround**

Host to send application code length of available SRAM size - 1 Byte or less.

**Firmware CM.006 Header resend not supported for incorrect ASC BSL header byte**

For start-up mode selection of ASC BSL and ASC BSL with timeout modes, the baud rate detection is performed based on the Start Byte (00<sub>H</sub>) received from the host. Next, the Header Byte defined in [Table 7](#) is expected from the host. An incorrect Header Byte received leads to a hang-up of the device.

**Table 7 Header Byte definition in ASC BSL**

Name	Length, Byte	Value	Description
Data sent by the Host:			
BSL_ASC_F	1	6C <sub>H</sub>	Header requesting full duplex ASC mode with the current baud rate
BSL_ASC_H	1	12 <sub>H</sub>	Header requesting half duplex ASC mode with the current baud rate
BSL_ENC_F	1	93 <sub>H</sub>	Header requesting full duplex ASC mode with a request to switch the baud rate
BSL_ENC_H	1	ED <sub>H</sub>	Header requesting half duplex ASC mode with a request to switch the baud rate

**Workaround**

None.

**NVM\_CM.001 NVM Write access to trigger NVM erase operation must NOT be executed from NVM**

When the NVM write access to trigger an NVM erase operation is executed from NVM, the erase operation is not always executed.

**Implications**

This issue only affects the NVM operation ERASE. The remaining NVM operations WRITE and VERIFY are not affected.

**Workaround**

When implementing the Low-Level Programming Routines, the programmer has to take care that the write access to the NVM that is triggering the ERASE operation is not executed from NVM.

It is recommended to use always the NVM user routines provided in the ROM, especially for NVM erase.

**NVM\_CM.002 Completion of NVM verify-only operations do not trigger NVM interrupt**

The completion of either one-shot or continuous verify-only operation (NVMPROG.ACTION = D0<sub>H</sub> or E0<sub>H</sub> respectively) does not trigger the NVM interrupt, contrary to specifications.

**Implications**

The NVM interrupt cannot be used to detect for the end of verify-only operations.

**Workaround**

To detect for the end of verify-only operations, poll the register bit NVMSTATUS.BUSY to be 0 after the specific verify-only operation has started.

**PORTS CM.004 Outputs of CCU4, BCCU and ACMP cannot be used to effectively control the pull devices on Pin**

The outputs of BCCU0.OUTx, CCU40.OUTx and ACMPx.OUT can be used to control the internal pull devices via the direct hardware control in the PORTS module.

The intended behaviour is:

- When output is `1`, pull-up device is enable and pull-down device is disable
- When output is `0`, pull-up device is disable and pull-down device is enable

The actual behaviour is:

- When output is `1`, pull-up device is enable and pull-down device is enable
- When output is `0`, pull-up device is disable and pull-down device is disable

**Workaround**

None

**SCU CM.010 Handling of Master Reset via bit RSTCON.MRSTEN**

The reset initialisation sequence is incomplete when a Master Reset via bit RSTCON.MRSTEN is triggered after a System Reset while some RSTSTAT.RSTSTAT bit(s) indicating System reset - one or more out of bits [9:2] - is still set.

**Workaround**

Clear the reset status bits in RSTSTAT.RSTSTAT by setting bit RSTCLR.RSCLR to 1 before triggering the Master Reset.

**SCU CM.011 Incomplete Initialisation after a System Reset**

The reset initialisation is incomplete when a System Reset is triggered on devices with Firmware version : FFFFFFFF<sub>H</sub>. The Firmware version is stored in Flash Configuration Sector 0 (CS0), address 1000FEC<sub>H</sub> .

---

**Functional Deviations**

The issue is solved for devices with a different Firmware version than FFFFFFFF<sub>H</sub>.

**Workaround**

When a System Reset happens, it is recommended to trigger the Master Reset via bit RSTCON.MRSTEN after clearing the reset status bits in RSTSTAT.RSTSTAT via bit RSTCLR.RSCLR.

**SCU CM.012 Calibrating DCO based on Temperature Sensor**

The function of calibrating DCO based on temperature is not supported in EES and ES samples.

**Workaround**

None.

**SCU CM.013 Brownout reset triggered by External Brownout Detector (BDE)**

Samples with the following marking and Firmware version does not support the BDE brownout detection.

- Package marking of GE247, GE248 or GE249
- Firmware version : FFFFFFFF<sub>H</sub> (stored in CS0, address 1000FEC<sub>H</sub>)

The brownout reset may not be triggered when  $V_{DDP}$  drops below the  $V_{DDP}$  brownout reset voltage.

**Workaround**

None.

**SCU CM.014 Temperature Sensor User Routines in ROM**

The Temperature sensor user routines in ROM cannot be used.

## Workaround

Library functions are available and the details of these functions can be found in the Temperature Sensor device guide.

### **SCU\_CM.016 Usage of Offset Formulae for DCO Calibration based on Temperature**

In the productive device, DCO1 can be calibrated based on the measured temperature using the temperature sensor(TSE). The offset value for the calibration can be obtained based on the formulae below. The 4 constants are stored in the flash configuration page, where constant d and e may have the values of 0.

(1)

$$\text{OFFSET[steps]} = b + \frac{(a - b)(c - d)}{(e - d)}$$

where :

OFFSET value is range from 0 to 8

c is the measured temperature [°C]

a is constant DCO\_ADJLO\_T2

b is constant DCO\_ADJLO\_T1

d is constant ANA\_TSE\_T1

e is constant ANA\_TSE\_T2

## Workaround

If constant d is 0, set d to 25 in the formulae above. If constant e is 0, set e to 115, respectively.

**SCU CM.018 Accuracy of Temperature Sensor out of specification**

The temperature sensor accuracy parameter  $T_{TSAL}$ , does not fall within the defined limits for the corresponding test conditions in the Temperature Sensor Characteristics table in XMC1000 family Data Sheet V1.4. The deviation of the accuracy is specified in [Table 8](#).

*Note: The abovementioned deviation does not affect the functionality of the DCO1 calibration based on temperature sensor.*

**Table 8 Temperature Sensor Characteristics**

Parameter	Parameter Symbol	Values			Unit	Test conditions
		Min	Typ.	Max		
Sensor Accuracy	$T_{TSAL}$ CC	-6	–	6	°C	$T_J = 25^{\circ}\text{C}$ , $T_J = 70^{\circ}\text{C}$ , $T_J = 115^{\circ}\text{C}$
		-10	–	10	°C	$T_J = 0^{\circ}\text{C}$
		–	+/-12	–	°C	$T_J = -25^{\circ}\text{C}$
		–	+/-20	–	°C	$T_J = -40^{\circ}\text{C}$

**Workaround**

None.

**SCU CM.020 DCO nominal frequencies and accuracy based on Temperature Sensor calibration**

The accuracy of DCO1 based on temperature sensor calibration parameter  $\Delta f_{LTT}$  of the 64MHz DCO1 Characteristics table in XMC1000 family Data Sheet V1.4 is not valid.

The min and max limits for  $f_{NOM}$  of DCO1 and DCO2 under nominal conditions after trimming are not valid. These limits are defined by the specified accuracy parameter over temperature  $\Delta f_{LT}$ .

**Workaround**

To improve the accuracy of the DCO1 oscillator, refer to XMC1000 Oscillator Handling Application Note.

**USIC AI.008 SSC delay compensation feature cannot be used**

SSC master mode and complete closed loop delay compensation cannot be used. The bit DX1CR.DCEN should always be written with zero to disable the delay compensation.

**Workaround**

None.

**USIC AI.014 No serial transfer possible while running capture mode timer**

When the capture mode timer of the baud rate generator is enabled (BRG.TMEN = 1) to perform timing measurements, no serial transmission or reception can take place.

**Workaround**

None.

**USIC AI.017 Clock phase of data shift in SSC slave cannot be changed**

Setting PCR.SLPHSEL bit to 1 in SSC slave mode is intended to change the clock phase of the data shift such that reception of data bits is done on the leading SCLKIN clock edge and transmission on the other (trailing) edge.

However, in the current implementation, the feature is not working.

**Workaround**

None.

**USIC AI.018 Clearing PSR.MSLS bit immediately deasserts the SELOx output signal**

In SSC master mode, the transmission of a data frame can be stopped explicitly by clearing bit PSR.MSLS, which is achieved by writing a 1 to the related bit position in register PSCR.

This write action immediately clears bit PSR.MSLS and will deassert the slave select output signal SELOx after finishing a currently running word transfer and respecting the slave select trailing delay ( $T_{td}$ ) and next-frame delay ( $T_{nf}$ ).

However in the current implementation, the running word transfer will also be immediately stopped and the SELOx deasserted following the slave select delays.

If the write to register PSCR occurs during the duration of the slave select leading delay ( $T_{ld}$ ) before the start of a new word transmission, no data will be transmitted and the SELOx gets deasserted following  $T_{td}$  and  $T_{nf}$ .

**Workaround**

There are two possible workarounds:

- Use alternative end-of-frame control mechanisms, for example, end-of-frame indication with TSCR.EOF bit.
- Check that any running word transfer is completed (PSR.TSIF flag = 1) before clearing bit PSR.MSLS.

**WDT CM.001 No overflow is generated for WUB default value**

The Window Watchdog Timer (WDT) does not generate an overflow event if the default counter value FFFFFFFF<sub>H</sub> is used in register WUB.

**Implications**

Without an timer overflow no reset or pre-warning is requested. For other WUB values the WDT operates correctly and a reset or pre-warning is requested upon WDT overflow.



**Workaround**

Do not use FFFFFFFF<sub>H</sub> as counter value.

### 3 Application Hints

The errata in this section describe application hints which must be regarded to ensure correct operation under specific application conditions.

#### **ACMP CM.H002 Disabling the ORC**

When the ORC is disabled while detecting an overvoltage, i.e. while its output signal is high, the output will not always return to zero, but may remain high after disabling. It is therefore recommended to disable the connected units (ERU, interrupt generation) before disabling the corresponding out-of-range comparator.

#### **ADC AI.H006 Ratio of Module Clock to Converter Clock**

For back-to-back conversions, the ratio between the module clock  $f_{\text{ADC}}$  and the converter clock  $f_{\text{SH}}$  must meet the limits listed in [Table 9](#).

Otherwise, when the internal bus clock  $f_{\text{ADC}} = f_{\text{MCLK}}$  is too slow in relation to the converter clock  $f_{\text{SH}}$ , the internal result buffer may be overwritten with the result of the next conversion  $c_2$  before the result of the previous conversion  $c_1$  has been transferred to the specified result register.

**Table 9 VADC: Ratio of Module Clock to Converter Clock**

Conversion Type	$f_{\text{ADC}} / f_{\text{SH}}$ (min.)	Example for $f_{\text{SH}} = f_{\text{CONV}} = 32 \text{ MHz}$ (SHS0_SHSCFG.DIVS = 0)
10-bit Fast Compare Mode (bitfield CMS / CME = 101 <sub>B</sub> )	3/7	$f_{\text{ADC}} = f_{\text{MCLK}} > 13.72 \text{ MHz}$
Other Conversion Modes (8/10/12-bit)	1/3	$f_{\text{ADC}} = f_{\text{MCLK}} > 10.67 \text{ MHz}$

## **ADC\_AI.H007 Ratio of Sample Time $t_S$ to SHS Clock $f_{SH}$**

The sample time  $t_S$  is programmable to the requirements of the application.

To ensure proper operation of the internal control logic,  $t_S$  must be at least four cycles of the prescaled converter clock  $f_{SH}$ , i.e.  $t_S \geq 4 \times t_{CONV} \times (DIVS+1)$ .

(1) With **SHS\*\_TIMCFGx.SST > 0**, the sample time is defined by

$$t_S = SST \times t_{ADC}$$

In this case, the following relation must be fulfilled:

- $SST \geq 4 \times t_{CONV}/t_{ADC} \times (DIVS+1)$ , i.e.  $SST \geq 4 \times f_{ADC}/f_{CONV} \times (DIVS+1)$ .

– Example:

with the default setting  $DIVS=0$  and  $f_{ADC} = f_{MCLK} = 32 \text{ MHz}$ ,  $f_{SH} = f_{CONV} = 32 \text{ MHz}$  (for  $DIVS = 0$ ):  
select  $SST \geq 4$ .

(2) With **SHS\*\_TIMCFGx.SST = 0**, the sample time is defined by

$$t_S = (2+STC) \times t_{ADCI}, \text{ with } t_{ADCI} = t_{ADC} \times (DIVA+1)$$

In this case, the following relation must be fulfilled:

- $[(2+STC) \times (DIVA+1)] / (DIVS+1) \geq 4 \times t_{CONV}/t_{ADC} = 4 \times f_{ADC}/f_{CONV}$ .

– Example:

With the default settings  $STC=0$ ,  $DIVA=1$ ,  $DIVS=0$  and  $f_{ADC} = f_{MCLK} = 32 \text{ MHz}$ ,  $f_{SH} = f_{CONV} = 32 \text{ MHz}$  (for  $DIVS = 0$ ),  
this relation is fulfilled.

*Note: In addition, the condition  $f_{ADC} = f_{MCLK} \geq 0.55 f_{SH}$  must be fulfilled.*

*Note that this requirement is more restrictive than the requirement in ADC\_AI.H006.*

## **Definitions**

**DIVA:** Divider Factor for the Analog Internal Clock, resulting from bit field GLOBCFG.DIVA (range: 1..32<sub>D</sub>)

**DIVS:** Divider Factor for the SHS Clock, resulting from bit field SHS\*\_SHSCFG.DIVS (range: 1..16<sub>D</sub>)

**STC:** Additional clock cycles, resulting from bit field STCS/STCE in registers GxICLASS\*, GLOBICLACSSy (range: 0..256<sub>D</sub>)

SST: Short Sample Time factor, resulting from bit field SHS\*\_TIMCFGx.SST (range: 1..63<sub>D</sub>)

### Recommendation

Select the parameters such that the sample time  $t_S$  is at least four cycles of the prescaled converter clock  $f_{SH}$ , as described above.


### **ADC AI.H009** ADC Operation with internal reference, lower supply voltage range

If the internal reference is used in the lower voltage range, write value 0C<sub>H</sub> to the second byte of register address 480340BC<sub>H</sub>.

### **Firmware CM.H001** Switching to high baudrates in enhanced ASC BSL


The ASC Bootstrap Loader allows the user to switch to baudrates higher than the initial baudrate when the communication is established for faster downloading of code/data.

With the current implementation (refer to the “Bootstrap Loaders and User Routines” chapter in Reference Manual) the host device (e.g. a PC) may have problem to switch the baudrate fast enough after sending the request (BSL\_STEP as of [Figure 2](#)) and is not able to receive the device acknowledge (BSL\_BR\_OK) correctly with the changed ASC channel speed. If this happens, the host will get some error condition - wrong response, start bit not detected, etc. In such a case the host has to ignore the error and send the trailer Byte (BSL\_BR\_OK) with the new baudrate. The correctness of the communication speed settings will be then decided by the host upon the response from the device after sending the length of code for downloading (refer to [Figure 3](#)).



XMC1000-SBSL BR detection flow.vsd

**Figure 2 Baud Rate configuration sequence during ASC BSL entry**



**Figure 3 Standard ASC BSL: Application download protocol**

### **Firmware CM.H002 Ensuring correct selection of RxD Pin in ASC Bootstrap Loader**

To provide flexible usage in application, USIC0 channel 0 or 1 are both checked automatically as ASC Bootstrap Loader channel. To prevent possible misidentification of an ASC BSL on the wrong RxD pin, the application must ensure that only the intended pin is activated.

For example, having a capacitor on the pin of an unintended ASC BSL channel, may result in a ramping signal and false detection as the selected ASC BSL channel. Connecting a capacitor to P0.14 when P1.3 is the intended channel,

or to P1.3 when P0.14 is the intended channel, must be avoided when using the ASC Bootstrap Loader.

### **NVM CM.H001 Adding a wait loop to stand-alone verification sequences**

When a hardread level ( $\text{NVMCONF.HRLEV} = 01_{\text{B}}$  or  $10_{\text{B}}$ ) is selected for a stand-alone verification sequence ( $\text{NVMPROG.ACTION.VERIFY} = 11_{\text{B}}$ ), memory reads from the cell array and register write accesses should be avoided during the transition from VerifyWait to RIdleV state for up to  $10\ \mu\text{s}$ , else a bus stall will occur. The  $\text{NVMSTATUS.BUSY}$  bit remains cleared during this time.

Therefore, it is recommended to insert a wait loop of  $10\ \mu\text{s}$  following the completion of the verify sequence, before any write access to SFRs or read/write access to cell array.

Alternatively, if the verify operation is intended following a write operation, it is recommended to use the write operation with automatic verify ( $\text{NVMPROG.ACTION} = 51_{\text{H}}$  or  $61_{\text{H}}$ ), instead of the stand-alone write and verify operations. In this case, the  $\text{BUSY}$  bit always indicate the actual NVM status and no wait loop will be necessary.

### **SCU CM.H001 Temperature Sensor Functionality**

EES samples are not temperature tested, therefore the temperature sensor functionality is not supported.

### **Workaround**

None

**USIC AI.H004 I2C slave transmitter recovery from deadlock situation**

While operating the USIC channel as an IIC slave transmitter, if the slave runs out of data to transmit before a master-issued stop condition, it ties the SCL infinitely low.

**Recommendation**

To recover and reinitialize the USIC IIC slave from such a deadlock situation, the following software sequence can be used:

1. Switch the SCL and SDA port functions to be general port inputs for the slave to release the SCL and SDA lines:
  - a) Write 0 to the two affected Pn\_IOCRx.PCy bit fields.
2. Flush the FIFO buffer:
  - a) Write 1<sub>B</sub> to both USICx\_CHy\_TRBSCR.FLUSHTB and FLUSHRB bits.
3. Invalidate the internal transmit buffer TBUF:
  - a) Write 10<sub>B</sub> to USICx\_CHy\_FMR.MTDV.
4. Clear all status bits and reinitialize the IIC USIC channel if necessary.
5. Reprogram the Pn\_IOCRx.PCy bit fields to select the SCL and SDA port functions.

At the end of this sequence, the IIC slave is ready to communicate with the IIC master again.



## 4 Documentation Updates

The errata in this section contain updates to or completions of the user documentation. These updates are subject to be taken over into upcoming user documentation releases.

### **ADC CM.D001 Definition of trigger bus bits in register OCS is wrong**

The definition of register OCS contains bit fields controlling the OCDS trigger bus (OTBG). This trigger bus is not available in the product.

#### **Correction**

The following bit fields of register OCS are invalid:

- TGS
- TGB
- TG\_P

The definition is changed to field "0", type "r", description "Reserved, write 0, read as 0".

### **Firmware CM.D001 Incorrect specification of length of Chip Variant Identification Number**

In Flash data for SSW and user SW in XMC1100 Table of Reference Manual v1.1, the length of Chip Variant Identification is incorrectly specified as 28B starting from 1000'0F04<sub>H</sub>.

#### **Documentation Update**

The length of Chip Variant Identification should be corrected as 24B starting from 1000'0F04<sub>H</sub>.

# **Firmware CM.D002 Incorrect specification of value of Status Indicators returned by NVM routines**

These status indicators values returned by NVM routines in XMC1100 ROM Table of Reference Manual v1.1 are incorrectly specified.

**Table 10 Status indicators returned by NVM routines in XMC1100 ROM**

Status Indicator		Description
Symbolic name	Value	
NVM_E_DST_AREA_EXCEEDED	80010005 <sub>H</sub>	Destination data is not (completely) located in NVM
NVM_E_DST_ALIGNMENT	80010006 <sub>H</sub>	Destination data is not properly aligned
NVM_E_NVM_FAIL	80010009 <sub>H</sub>	NVM module can not be physically accessed
NVM_E_VERIFY	80010010 <sub>H</sub>	Verification of the written page not successful

## **Documentation Update**

The values of the status indicators should be corrected as per below.

**Table 11 Status indicators returned by NVM routines in XMC1100 ROM**

Status Indicator		Description
Symbolic name	Value	
NVM_E_NVM_FAIL	80010005 <sub>H</sub>	NVM module can not be physically accessed
NVM_E_VERIFY	80010006 <sub>H</sub>	Verification of the written page not successful
NVM_E_DST_AREA_EXCEEDED	80010009 <sub>H</sub>	Destination data is not (completely) located in NVM
NVM_E_DST_ALIGNMENT	80010010 <sub>H</sub>	Destination data is not properly aligned

**STARTUP\_CM.D001 SSC Bootstrap Loader Identification Byte is documented wrong**

Within chapter "SSC Bootstrap Loader" the "Identification Byte" is documented wrong as "D5<sub>H</sub>".

The correct value is "5D<sub>H</sub>".

**WDT\_CM.D001 Correction to section "Pre-warning Mode"**

Section "Pre-warning Mode" of WDT chapter in the Reference Manual states the following:

"... The alarm status is shown via register WDTSTS and can be cleared via register WDTCLR. A clear of the alarm status will bring the WDT back to normal state. The alarm signal is routed as request to the SCU, where it can be promoted to NMI. ..."

**Correction**

The statement "A clear of the alarm status will bring the WDT back to normal state" is wrong.

A clear of the alarm status bit via write to WDTCLR.ALMC will clear only the bit WDSTSTS.ALMS.

To transfer the WDT back to the normal state a WDT service request is required.