Please note that Cypress is an Infineon Technologies Company.
The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content
The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers
Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

AN224454

Using the SMIF in Traveo II Family

Author: Hiroo Mizuno

Associated Part Family: Traveo™ II Family CYT2/CYT3/CYT4 Series

Related Documents: see Related Documents

AN224454 describes the procedure to handle Serial Memory Interface (SMIF) for Traveo™ II family MCU.

Contents

1 Introduction

This application note describes how to provide a low pin count connection to off-chip SPI devices for Traveo II family MCUs. The SMIF is a master. This application note uses SPI Flash Memory S25FL256S as an example and describes use cases for single data rate (SDR) and dual data rate (DDR) in the dual-quad SPI mode. See the Architecture Technical Reference Manual (TRM) for details of single/dual/quad/octal SPI protocols.

To know more about the terminology used in this application note, see the Architecture TRM.

2 General Description

2.1 Features

The following are the features of SMIF:

- SPI or HyperBus™ master functionality
- HyperBus protocol
  - HyperFlash™
  - HyperRAM™
- SPI protocol
  - SPI mode 0 only, with configurable MISO sampling timing
  - Supports single, dual, quad, and octal SPI
  - Supports dual-quad SPI mode
  - Supports single data rate (SDR) and dual data rate (DDR) transfers
- Memory device
  - Supports overall device capacity in the range of 64 KB to 4 GB in power of two multiples
  - Supports configurable external device capacities
  - Supports two external memory devices

- Memory mapped I/O (MMIO) operation mode
- eXecute-In-Place (XIP) mode
  - XIP operation mode for both read and write accesses
  - XIP mode supports on-the-fly encryption and decryption
  - XIP operation mode via AHB interface for Arm® Cortex®M0 and AXI interface for Cortex M7 core
  - Supports up to four outstanding transactions
- Memory interface logic
  - Supports stalling of SPI and HyperBus transfers to address back pressure on FIFOs
  - Supports an asynchronous SPI/HyperBus transmit and receive interface clock
  - Supports read-write-data-strobe (RWDS)
  - Supports multiple interface receive clocks
  - Supports flexible external SPI memory devices data signal connections
  - Independent SPI interface transmitter clock from PLL/FLL
  - SPI interface logic supports flexible external memory devices data signal connections

2.2 Block Diagram

SMIF allows a low pin count connection to external devices. Figure 1 gives a high-level SMIF overview of CYT4B series.

The bottom part of Figure 1 shows the SPI interface signal connections to the I/O subsystem (IOSS). The section of Figure 1 highlighted in yellow shows the AXI slave interface and the AHB-Lite slave interface. XIP AHB-Lite interface has a dedicated cache. AHB-Lite transfers to the XIP address space either access the cache or are translated on-the-fly into SPI transfers to the external device. SMIF supports an address space located at Traveo II address 0x6000:0000. The location of the external devices in the XIP address space is programmable.

For dual-quad SPI mode, it is required to program the same MMIO device register values for the two external devices that are connected in parallel to the SMIF I/O signal interface.

AHB-Lite transfers to the MMIO address space by accessing the MMIO registers. The MMIO registers include registers to access the FIFOs. Whereas, the XIP address space supports highly efficient read and write access to external devices (through on-the fly translation of AHB-Lite transfers into SPI transfers), the MMIO address space provides flexibility in the construction of SPI transfers.

The SMIF has two TX FIFOs and one RX FIFO. These FIFOs provide an asynchronous clock domain transfer between CLK_mem logic and CLK_if_tx/CLK_if_rx memory interface logic. The memory interface logic is completely controlled through the TX and RX FIFOs. Additionally, SMIF has an RX data MMIO FIFO, which is used only in MMIO mode and is logically an extension of the RX data FIFO enabling an easy-to-use RX data handling in software.

The SMIF has a single interrupt line.

In XIP mode, a cryptography component supports on-the-fly encryption for write data and on-the-fly decryption for read data. The use of on-the-fly cryptography is determined by a device's `CRYPTO_EN` bit field in the `MMIO CTL` register. In MMIO mode, the cryptography component is accessible through a MMIO register interface to support offline encryption and decryption.

Figure 1. CYT4B Series High-Level Block Diagram



For the interrupt architecture of other series, see the Architecture TRM.

2.3 Commands for TX Command FIFO

In this application note, various commands are used. Following FIFOs are used to transmit and receive contents of these commands in SMIF:

- TX command FIFO: Transmits the commands for QUAD SPI and HyperBus to the memory interface logic. The FIFO consists of eight 27-bit entries. Each entry holds a command. The FIFO is controlled by SMIF_TX_CMD_FIFO_WR.DATA27[26:0] register. DATA27[26:24] specifies the command and DATA [23:0] sets the command specification depending on command type.
- TX data FIFO: Transmits write data to the memory interface logic
- RX data FIFO: Receives read data from the memory interface logic

The sequence for commands of QUAD SPI is classified by phase. For the phase, it is for 1 byte of instruction, 4 bytes of address, 1 byte of mode, dummy of cycle decided in QUAD memory, and reception data. A command in TX command FIFO specifies a phase of the sequence. Table 1 explains five types of commands that TX command FIFO supports. See the Architecture TRM and Registers TRM for details of five type commands.

Table 1. Five Types of Commands for TX Command FIFO

Command	DATA27[26:24]	Specification
TX	0	This command specifies phase, such as Instruction, Address, and Mode for commands of QUAD SPI.
TX_COUNT	1	This command is used when data is transmitted from TX data FIFO to external memories. This command specifies the number of memory data units to be transmitted.
RX_COUNT	2	This command is used when data is received from external memories to RX data FIFO. This command specifies the number of memory data units to be received.
DUMMY_COUNT	3	This command specifies the number of dummy cycles.
DESELECT	4	This command causes the memory interface transmit logic to finish a transfer and deselect the memory device.

Figure 2 explains how to use TX command FIFO for the read command of QUAD SPI.

Figure 2. Constructing a Read Command of QUAD SPI



TX command FIFO setting of read command of QUAD SPI is explained below:

A) Set entries to the TX command FIFO in the order Instruction, Address, and Mode using the “TX” command.

B) Set dummy cycle to the TX command FIFO using the “DUMMY_COUNT” command.

C) Set number of reception data to TX command FIFO using the “RX_COUNT” command.

D) RX data FIFO receives the number of data set.

Figure 3 explains how to use TX command FIFO for the program command of QUAD SPI.

Figure 3. Constructing a Program Command of QUAD SPI



TX command FIFO setting of program command of QUAD SPI is explained below:

A) Set entries to the TX command FIFO in the order Instruction and Address using the “TX” command.

B) Set the number of transmission data to TX command FIFO using the “TX_COUNT” command.

C) SMIF transmits the number of data set from the TX data FIFO.

Table 6 lists the details of the TX command FIFO entry for Quad Page Program (4QPP 34h).

2.4 Data Capture Scheme

SMIF supports the following data captures:

- Output/Feedback Clock-based Capture
- Internal Clock-based Capture
- RWDS-based Capture
- Delay Line and Data Learning Pattern-based Capture

The following is an overview of each capture scheme. See the Architecture TRM for more details.

2.4.1 Output/Feedback Clock-based Capture

This capture scheme captures data with the SMIF output or output feedback clock for SDR and DDR timing. It uses the memory output clock (spihb_clk_out), the inverted memory output clock, the memory output feedback clock (spihb_clk_in), or the inverted memory output feedback clock as the capture clock. This scheme has the delay line for delaying the output or feedback to adjust the sample time with a finer granularity. The clock can be selected by CLOCK_IF_RX_SEL[3:0] in the SMIFx_CTL register.

The output clock can be selected only in CYT4B and CYT3B series.

2.4.2 Internal Clock-based Capture

This capture scheme uses the interface clock (clk_if) or the inverted interface clock as capture clock. This scheme is always available in the source of the capture clock in the internal clock compared to the output/feedback clock-based capture scheme. The clock can be selected by CLOCK_IF_RX_SEL[3:0] in the SMIFx_CTL register.

2.4.3 RWDS-based Capture

In this capture scheme, the RWDS signal is used as a clock to capture the input data. It has the delay line for delaying the output or feedback to adjust the sample time with a finer granularity. The clock can be selected by CLOCK_IF_RX_SEL[3:0] in the SMIFx_CTL register.

2.4.4 Delay Line and Data Learning Pattern(DLP)-based Capture

This capture scheme uses the internal clock (clk_if or inverted clk_if) as a clock to capture the input data. This capture scheme provides a delay line to adjust the capture timing precisely.

The selection of the delay line tap can be done by software or automatically in hardware via data learning. The data learning scheme finds the best delay line tap in hardware for each data input line by comparing the captured data learning pattern with the expected one. The input data is received after the data learning pattern.

In this scheme, the software should initiate a memory read transaction in MMIO mode.

Figure 4. DLP Output Image



The memory device provides a known data pattern (the data learning pattern) on every data I/O pin within the read latency cycles before the requested read data is provided.

This scheme is not supported in CYT4B and CYT3B series.

3 Example of Dual-Quad SPI DDR Mode

This section explains the application to write data (SDR) and read data (DDR). Cryptography with the MMIO mode is used to write data. XIP mode is used to read data. Dual-quad SPI mode is also discussed for the connection method of the application.

3.1 Connecting Memory Devices

In this diagram, the dual-quad SPI mode is used as an example of SPI. Figure 5 illustrates memory devices 0 and 1; both are quad SPI memories. Each device uses dedicated data signal connections. The devices' address regions in the Traveo II address space are the same to ensure that the activation of spi_select[0] and spi_select[1] are the same. This is known as a dual-quad configuration: during SPI read and write transfers, each device provides a nibble of a byte.

Figure 5. Dual-Quad Configuration



3.2 Using S25FL256 Device in Dual-Quad Mode

In this use case, erase, write (SDR), and read (DDR) are checked with QUAD SPI Flash Memory S25FL256S. Figure 6 shows the flow of commands of the memory. This flow writes 16 bytes of data into the devices using dual-quad SPI mode in MMIO mode with cryptography. 16-bytes of data being written is random data. In the case of read, this flow sets the mode in the devices for Quad I/O Read (4QIOR ECh) with MMIO mode and read transfer with decrypting on the fly in XIP mode. All commands of QUAD in Figure 6 are dual-quad mode.

Figure 6. Example of Software Flowchart Using the Commands of QUAD



The example of software flowchart is explained below.

(0) Dual-quad SPI mode is set for the example.

(1) Initializes for SMIF and the devices of dual-quad. See 3.3.

From here to (4) is part of the erase operation using 4SE command of QUAD.

(2) Transmits the WREN command for 4SE command. See 3.4.

(3) Transmits the 4SE command to set all bits in the addressed sector to 1. See Table 5.

(4) Waits for devices to be ready. See Figure 9.

From here to (12) is part of the program operation using 4QPP command of QUAD.

(5) Sets Cryptography setting for MMIO. See Figure 13.

(6) Transmits the WREN command for 4QPP command.

(7) Transmits the 4QPP command to program. See Table 6.

Address of a sector of each Quad device used in the example: 0x01240000

Size: 16 bytes

(8) Initializes offset address of FOR LOOP.

(9) Checks quantity of encrypted data with offset address.

If Offset address of QUAD <16, go to (10).

Otherwise, go to (13).

(10) Waits until the SMIF_TX_DATA_FIFO_STATUS.USED4 bits are greater than or equal to 5.

(11) Sets SMIF_TX_DATA_FIFO_WR4 to encrypted data.

(12) Adds 4 to Offset address and go to (9).

(13) Waits for devices to be ready.

(14) Sets XIP setting and cryptography setting for XIP. See 3.6.

(15) Transmits the 4QIOR command to set Quad I/O High Performance Read Mode.

(16) Sets SMIF_CTL.XIP_MODE to “1” (XIP mode).

(17) The memory remains in Quad I/O High Performance Read Mode and the next address can be entered (after CS# is raised HIGH and then asserted LOW) without requiring the instruction. After this, hardware automatically generates memory read transfers for AHB-Lite or AXI read transfers.

3.3 Initialization

In this, SMIF and the devices are initialized as indicated by (1) in Figure 6. Figure 7 illustrates the flow of initialization. In the flowchart, SMIF is initialized and reset is sent to devices for dual-quad.

The configuration registers of devices are confirmed by RDCR (Read Configuration Register) command as (5) and (6) in Figure 7. If four-bit wide Quad I/O is not set in the devices, QUAD bit will be set as "1".

Commands of QUAD without device specification (for example: (2)) are dual-quad mode. When multiple bits are set for “Device select” bits of “SMIF_TX_CMD_FIFO_WR”, for example, 0x3 (Table 2, Table 5), the command is in dual-quad mode. Commands of QUAD with device specification (for example, (5)) are quad mode. When only one bit is set for “Device select”, for example, 0x1 or 0x2 (Table 3, Table 4), the command is in quad mode.

Figure 7. Software Flowchart for Initialization



The software flow for initialization is explained below.

(0) Set initialization for SMIF and the devices of dual-quad.

(1) Initialize SMIF to send a command of QUAD. See 3.3.1.

(2) Transmits the WREN command to allow WRR command to execute afterwards. See Table 2.

(3) Transmits the RESET command to reset the memory to await any new command. See Table 2.

(4) Wait for Devices to be Ready. See Figure 9.

(5) Transmits the RDCR (Read Configuration Register) command to check the QUAD bit in device0. See Table 3.

(6) Transmits the RDCR (Read Configuration Register) command to check the QUAD bit in device1.

(7) Transmits the RDSR1 (Read Status Register-1) command to check the BP bits in device0. See Table 3.

(8) Transmits the RDSR1 (Read Status Register-1) command to check the BP bits in device1.

(9) When the QUAD bit is set to 1, this bit switches the data width of the device to 4 bits - Quad mode.

If both QUAD bit are not “1”, go to (10).

If both QUAD bit are “1”, go to (14).

(10) Transmits the WREN command to allow WRR command to execute afterwards. See Table 2.

(11) Transmits the WRR command to set the QUAD bit and LC bits in device0. See Table 4.

(12) Transmits the WRR command to set the QUAD bit and LC bits in device1.

(13) Waits for devices to be ready.

(14) Initialization of SMIF and devices of dual-quad is completed.

3.3.1 Initialization for SMIF

SMIF is set for initialization as indicated by (1) in Figure 7.

Devices 0 and 1 are used to implement dual-quad SPI mode. In the SMIF0_DEVICE chapter of the Registers TRM, devices 0 and 1 are defined as SMIF0_DEVICE0 and SMIF0_DEVICE1. SMIF0_DEVICE0 and SMIF0_DEVICE1 have a SMIF_DEVICE_CTL register each. In this application note, registers are shown as SMIF_DEVICE0_CTL and SMIF_DEVICE1_CTL. If both SMIF0_DEVICE0 and SMIF0_DEVICE1 are set, the register is shown like SMIF_DEVICEx_CTL.

The following is the setting procedure:

1. Clocking system setting[1]
2. Port setting
3. Initialize SMIF block as a communication block
   - Set SMIF_INTR_MASK.TR_TX_REQ to “0” (Disabled: Configure the initial interrupt mask)
   - Set SMIF_INTR_MASK.TR_RX_REQ to “0” (Disabled: Configure the initial interrupt mask)
   - Set SMIF_CTL.CLOCK_IF_TX_SEL to “1” (DDR)
   - Set SMIF_CTL.CLOCK_IF_RX_SEL to “1” (SMIF output inverted clock for DDR or SDR capturing)
   - Set SMIF_CTL.DELAY_TAP_ENABLED to “0” (Registers DELAY_TAP_SEL or INT_CLOCK_DELAY_TAP_SEL0/1 are not used)
   - Set SMIF_CTL.INT_CLOCK_DL_ENABLED to “1” (Enabled. The delay line tap selections are modified by HW based on the data learning pattern)
   - Set SMIF_CTL.XIP_MODE to “0” (MMIO mode)
4. Setting for SMIF Device 0/1
   - Set SMIF_DEVICE0_CTL.DATA_SEL to “0” (spi_data[0] = IO0, spi_data[1] = IO1, …, spi_data[7] = IO7. This value is allowed for single, dual, quad, dual quad and octal SPI modes. This value must be used for the first device in dual quad SPI mode.)
   - Set SMIF_DEVICE0_CTL.WR_EN to “1” (Write transfers are allowed to this device.)
   - Set SMIF_DEVICE1_CTL.DATA_SEL to “2” (spi_data[4] = IO0, spi_data[5] = IO1, …, spi_data[7] = IO3.

[1] See the related chapter of Architecture TRM for details for setting.

This value is only allowed for single, dual, quad and dual quad SPI modes. In dual quad SPI mode, this value must be used for the second device.)

- Set SMIF_DEVICE1_CTL.WR_EN to “1” (Write transfers are allowed to this device.)

5. Enable SMIF
   - Set SMIF_CTL.ENABLED to “1” (Enabled)
   - Read SMIF_CTL (Read the register to flush the buffer)

3.3.2 Reset for QUAD

RESET command is sent to reset devices for dual-quad as indicated by (3) in Figure 7. Before sending the RESET command, it is necessary to send WREN command of QUAD. After sending the WREN command, the device will set the Write Enable Latch (WEL) in the Status Register to enable any write operations. RESET and WREN are stand-alone instruction commands that consist of only instruction as shown in Figure 8. See the data sheet of S25FL256S for details of the WRR command.

Figure 8. Stand-alone Instruction Command



Table 2 explains the TX command FIFO entry for stand-alone instruction command. Both spi_select[0] and spi_select[1] are selected because of dual quad SPI mode.

Table 2. SMIF_TX_CMD_FIFO_WR Setting for Stand Alone Instruction Command

bits	26:24	23	22	21	20	19	18	17:16	15:18 [2]	7:0	SMIF_TX_CMD_FIFO_WR
Entry	Command	Device Select				Last TX	SDR/DDR	Width of the Data Transfer		Transmitted Byte	
1	0 (Instruction)	3				1	0	0	0	8-bit instruction	0x038_00xx

In case of RESET command, set the 8-bit instruction to “0xF0”. In case of WREN command, set the 8-bit instruction specified in Table 2 to “0x01”.

[2] In case of "TX" command, DATA[15:8] specifies the second transmitted byte. This is only used (and must be specified) for octal data transfer with DDR mode, i.e., when DATA[17:16] = "3" and DATA[18] = "1".

Step (4) in Figure 7 checks the WIP bit in devices to confirm the completion of the RESET command.

Figure 9 illustrates the flow of “Wait for Devices to be Ready”.

Figure 9. Software Flowchart for Wait for Devices to be Ready



The software flow for Wait for Devices to be Ready is explained below.

(0) Start of flowchart for “Wait for Devices to be Ready”.

(1) Transmits the RDSR1 (Read Status Register-1) command to check the WIP bit in device0. See Table 3.

(2) When the WIP bit is set to 1, the device is busy.

If WIP bit is not “0”, go to (1).

If WIP bit is “0”, go to (3).

(3) Transmits the RDSR1 (Read Status Register-1) command to check the WIP bit in device1.

(4) When the WIP bit is set to 1, the device is busy.

If WIP bit is not “0”, go to (3).

If WIP bit is “0”, go to (5).

(5) End of flowchart for “Wait for Devices to be Ready”.

3.3.3 Register reading for QUAD

Function "Read register of QUAD" is used in both Figure 7 and Figure 9. This function gets the value of the register of QUAD set with an argument. Figure 10 is flow chart for “Read register of QUAD”.

Figure 10. Software Flowchart to Read Register of QUAD



(0) Read the register of QUAD. The two arguments include Device and Command.

(1) Transmits the Command argument to the set device.

(2) Waits until the SMIF_RX_DATA_MMIO_FIFO_STATUS.USED4 bits are greater than or equal to 1.

(3) End. When it is necessary to read only 1 byte from FIFO, check SMIF_RX_DATA_MMIO_FIFO_RD1 register.

RDCR and RDSR1 commands are read register command sequences as shown in Figure 11.

Figure 11. Read Register Command Sequence



Table 3 explains TX command FIFO entry for read register command sequence. In this application note, SMIF_TX_CMD_FIFO_WR setting of spi_select[0] and spi_select[1] are set separately for reading the register of QUAD flash.

Table 3. SMIF_TX_CMD_FIFO_WR Setting for Read Register Command Sequence

For device 0

bits	26:24	23	22	21	20	19	18	17:16	15:18[3]	7:0	SMIF_TX_CMD_FIFO_WR
Entry	Command	Device Select				Last TX	SDR/ DDR	Width of the Data Transfer		Transmitted Byte	
1	0 (Instruction)	1 (spi_select_out[0])				0	0	0	0	8-bit instruction	0x010_00xx
2	2 (RX_COUNT)	1				1	0	0	0x0000 (received memory data units [4])		0x218_0000

For device 1

bits	26:24	23	22	21	20	19	18	17:16	15:18[3]	7:0	SMIF_TX_CMD_FIFO_WR
Entry	Command	Device Select				Last TX	SDR/ DDR	Width of the Data Transfer		Transmitted Byte	
1	0 (Instruction)	2 (spi_select_out[1])				0	0	0	0	8-bit instruction	0x020_00xx
2	2 (RX_COUNT)	2				1	0	0	0x0000 (received memory data units [4])		0x228_0000

In case of RDCR command, set the 8-bit instruction to “0x35”. In case of RDSR1 command, set the 8-bit instruction to “0x05”.

[3] In case of "TX" command, DATA[15:8] specifies the second transmitted byte. This is only used (and must be specified) for octal data transfer with DDR mode, that is, when DATA[17:16] = "3" and DATA[18] = "1".

[4] In case of "RX_COUNT" command, DATA[15:0] specifies the number of received memory data units (minus 1); "0": 1 unit, "1": 2 units. For SPI (except octal SPI with DDR) one memory data unit is a byte, for octal SPI with DDR one memory data unit is a 2-byte word. The number of used RX data FIFO entries (in RX_DATA_FIFO_STATUS) is equal to the number of memory data units to be received * 8/data width (1, 2, 4, 8). The number of used RX data MMIO FIFO entries (in RX_DATA_MMIO_FIFO_STATUS) is equal to the number of bytes.

3.3.4 Register setting for QUAD

Steps (10) to (13) in Figure 7 sets the register of QUAD. WRR command is sent to set the register of devices as indicated by (11) and (12) in Figure 7. Before sending the WRR command, it is necessary to send WREN command of QUAD like RESET command.

Table 4 explains the TX command FIFO entry for WRR command. In this application note, SMIF_TX_CMD_FIFO_WR Setting of spi_select[0] and spi_select[1] are set separately for WRR command. Figure 9 checks the WIP bit in devices to confirm the completion of the WRR command.

Table 4. SMIF_TX_CMD_FIFO_WR Setting for Write Registers (WRR 01h)

For device 0

bits	26:24	23	22	21	20	19	18	17:16	15:18 [5]	7:0	SMIF_TX_CMD_FIFO_WR
Entry	Command	Device Select				Last TX	SDR/DDR	Width of the Data Transfer		Transmitted Byte	
1	0 (Instruction)	1 (spi_select_out[0])				0	0	0	0	0x01	0x010_0001
2	0 (Input Data)	1				0	0	0	Set BP bits = 0 in Status Register 1 [6]		0x010_00xx
3	0 (Input Data)	1				1	0	0	Set QUAD bit = 1 LC bits = 1 in Configuration Register [6]		0x018_00xx

For device 1

bits	26:24	23	22	21	20	19	18	17:16	15:18 [5]	7:0	SMIF_TX_CMD_FIFO_WR
Entry	Command	Device Select				Last TX	SDR/DDR	Width of the Data Transfer		Transmitted Byte	
1	0 (Instruction)	2 (spi_select_out[1])				0	0	0	0	0x01	0x020_0001
2	0 (Input Data)	2				0	0	0	Set BP bits = 0 in Status Register 1 [6]		0x020_00xx
3	0 (Input Data)	2				1	0	0	Set QUAD bit = 1 LC bits = 1 in Configuration Register [6]		0x028_00xx

[5] In case of "TX" command, DATA[15:8] specifies the second transmitted byte. This is only used (and must be specified) for octal data transfer with DDR mode, i.e., when DATA[17:16] = "3" and DATA[18] = "1".

[6] As shown in Table 3, obtain the register value of each QUAD in advance. Then, set the necessary bit for the register value.

3.4 Erase

Steps (2) to (4) in Figure 6 indicate the erase operation for QUAD. 4SE command is sent to erase sector of devices as indicated by (3) in Figure 6. Before sending the 4SE command, it is necessary to send WREN command of QUAD.

Table 5 explains the TX command FIFO entry for 4SE command.

Table 5. SMIF_TX_CMD_FIFO_WR Setting for Sector Erase (4SE DCh)

bits	26:24	23	22	21	20	19	18	17:16	15:18 [7]	7:0	SMIF_TX_CMD_FIFO_WR
Entry	Command	Device Select				Last TX	SDR/DDR	Width of the Data Transfer		Transmitted Byte	
1	0 (Instruction)	3				0	0	0	0	0xDC	0x030_00DC
2	0 (Address)	3				0	0	0	0	0x01	0x030_0001
3	0 (Address)	3				0	0	0	0	0x24	0x030_0024
4	0 (Address)	3				0	0	0	0	0x00	0x030_0000
5	0 (Address)	3				1	0	0	0	0x00	0x030_0000

Figure 9 checks the WIP bit in devices to confirm the completion of the 4SE command.

3.5 Write Transfer in MMIO Mode

Steps (5) to (13) in Figure 6 programs the QUAD. MMIO mode is used in steps (5) to (13) . Before sending the commands of QUAD, it is necessary to set cryptography.

In XIP mode, a cryptography component supports on-the-fly encryption for write data and on-the-fly decryption for read data. The use of on-the-fly cryptography is determined by a device's SMIF_DEVICEx_CTL.CRYPTO_EN. Figure 12 illustrates the complete XIP mode functionality.

Figure 12. Cryptography in XIP Mode



In MMIO mode, the cryptography component is accessible through a MMIO register interface to support off-line encryption and decryption. In this example, before programming using 4QPP command in the memory, encryption is set for program data with MMIO mode as indicated by (5) in Figure 6.

[7] In case of "TX" command, DATA[15:8] specifies the second transmitted byte. This is only used (and must be specified) for octal data transfer with DDR mode, i.e., when DATA[17:16] = "3" and DATA[18] = "1".

Figure 13 shows the encryption for program data with MMIO mode. In cryptography of XIP mode, the flow is realized by hardware.

Figure 13. Example of Software Flowchart of Encryption for Program Data with MMIO Mode



The example of software flow is explained below:

(0) Encryption with MMIO mode is set for the example.

(1) Set SMIF_CRYPTO_INPUT0~3 to a plaintext PT[127:0] (The plaintext PT[127:0] is the input to the AES-128 forward block cipher.) SMIF_CRYPTO_INPUT0[0:3], SMIF_CRYPTO_INPUT1[0:31], SMIF_CRYPTO_INPUT2[0:31], SMIF_CRYPTO_INPUT3[0:31] are static value. It means they correspond to “nonce”. SMIF_CRYPTO_INPUT0[4:31] is set dynamically according to read/write address. This corresponds to counter. So, this is like a CTR mode of block cipher. The nonce in the cryptographic context is an arbitrary number that is usually only used once for a cryptographic operation.

(2) Set SMIF_CRYPTO_KEY0~3 to a secret key KEY[127:0] (The key KEY[127:0] is the key of the AES-128 forward block cipher.).

(3) Set SMIF_CRYPTO_INPUT0 to the following value.

Value = ((0x6000_0000 + 0x0124_0000 x 2) & 0xFFFF_FFF0)

+ (SMIF_CRYPTO_INPUT0 & 0x0000_000F)

Start address range of SMIF in address map for Cortex-M7 and Cortex-M0+: 0x6000_0000

Address of a sector of each Quad device used in the example: 0x0124_0000

(4) Set SMIF_CRYPTO_CMD.START to “1” (SW sets this field to '1' to start a AES-128 forward block cipher operation. Hardware sets this field to '0' to indicate that the operation has completed.).

(5) Check until SMIF_CRYPTO_CMD.START bit is set to “0”.

(6) Set Program data as below:

Program data = (Input data) XOR (SMIF_CRYPTO_OUTPUT0~3)

(7) End of encryption with MMIO mode is set for the example.

4QPP command is sent to program for devices as (7) in Figure 6. Before sending it, it is necessary to send WREN command of QUAD. Table 6 explains the TX command FIFO entry for Quad Page Program (4QPP 34h). Figure 9 checks the WIP bit in devices to confirm the completion of the 4QPP command completion.

Table 6. SMIF_TX_CMD_FIFO_WR Setting for Quad Page Program (4QPP 34h)

Bits	26:24	23	22	21	20	19	18	17:16	15:18[8]	7:0	SMIF_TX_CMD_FIFO_WR
Entry	Command	Device Select				Last TX	SDR/DDR	Width of the Data Transfer		Transmitted Byte	
1	0 (Instruction)	3				0	0	0	0	0x34	0x030_0034
2	0 (Address)	3				0	0	0	0	0x01	0x030_0001
3	0 (Address)	3				0	0	0	0	0x24	0x030_0024
4	0 (Address)	3				0	0	0	0	0x00	0x030_0000
5	0 (Address)	3				0	0	0	0	0x00	0x030_0000
6	1 (TX_COUNT)	3				1	0	3	0x000F (transmitted memory data units [9])		0x030_0000

3.6 Read transfer in XIP mode

The SMIF in XIP mode automatically (without software intervention) generates memory transfers by accessing the TX FIFOs and RX FIFO. It generates memory read/write transfers for AHB-Lite or AXI read/write transfers.

This is done in the XIP block which:

- Translates read or write transfer requests from the AHB-Lite or AXI interfaces to commands in the TX command FIFO
- Sends and receives data to and from the TX/RX data FIFOs.

In this example, Quad I/O High Performance Read Mode, a function of QUAD flash, is used. In case of dual-quad configuration as indicated by (14) in Figure 6, the setting is different between device0 connected to spi_data[3:0] and device1 connected to spi_data[7:4] and both device0 and device1 must set each register. The setting by XIP mode explained below:

1. Set SMIF_DEVICE0_CTL.DATA_SEL to “0” (spi_data[0] = IO0, spi_data[1] = IO1, …, spi_data[7] = IO7.)
   Set SMIF_DEVICE1_CTL.DATA_SEL to “2” (spi_data[4] = IO0, spi_data[5] = IO1, …, spi_data[7] = IO3.)
2. Set SMIF_DEVICEx_CTL.WR_EN to “1” (Write transfers are allowed to this device)
3. Set SMIF_DEVICEx_CTL.CRYPTO_EN to “1” (Cryptography on read/write accesses is enabled)
4. Set SMIF_DEVICEx_CTL.MERGE_TIMEOUT to “0”
   Set SMIF_DEVICEx_CTL.MERGE_EN to “1”
5. Set SMIF_DEVICEx_CTL.TOTAL_TIMEOUT to “1000”
   Set SMIF_DEVICEx_CTL.TOTAL_TIMEOUT_EN to “1”
6. Set SMIF_DEVICEx_ADDR to “0x6000_0000” (Specifies the base address of the device region)
7. Set SMIF_DEVICEx_MASK to “0xFC00_0000” (Specifies the size of the device region. 32 Mbytes 2 devices)
8. Set SMIF_DEVICEx_ADDR_CTL.SIZE2 to “3” (Specifies the size of the XIP device address in bytes:"3": 4 byte address. ReadCmd: 4QOR, WriteCmd: 4QPP)

[8] In case of "TX" command, DATA[15:8] specifies the second transmitted byte. This is only used (and must be specified) for octal data transfer with DDR mode, i.e., when DATA[17:16] = "3" and DATA[18] = "1".

[9] In case of "TX_COUNT" command, DATA[15:0] specifies the number of transmitted memory data units (minus 1); "0": 1 unit, "1": 2 units. For SPI (except octal SPI with DDR) one memory data unit is a byte, for octal SPI with DDR and HyperBus one memory data unit is a 2-byte word. The number of used TX data FIFO entries (in TX_DATA_FIFO_STATUS) is equal to the number of memory data units to be transmitted.

9. Set SMIF_DEVICEx_ADDR_CTL.DIV2 to “1” ('1': Divide by 2)
10. From here to 16 sets the read for XIP mode.

    Set SMIF_DEVICEx_RD_CMD_CTL.CODE to “0x00” (Command byte code. It is setting-free for Continuous Transfer)

    Set SMIF_DEVICEx_RD_CMD_CTL.DDR_MODE to “0” (Mode of transfer rate:"0": SDR mode)

    Set SMIF_DEVICEx_RD_CMD_CTL.WIDTH to “0” (Width of data transfer:"0": 1 bit/cycle single data transfer)

    Set SMIF_DEVICEx_RD_CMD_CTL.PRESENT2 to “0” (Presence of command field: '0': not present because of Continuous Transfer)
11. Set SMIF_DEVICEx_RD_ADDR_CTL.DDR_MODE to “0” (Mode of transfer rate:"0": SDR mode)

    Set SMIF_DEVICEx_RD_ADDR_CTL.WIDTH to “2” (Width of data transfer:"2": 4 bits/cycle quad data transfer.)
12. Set SMIF_DEVICEx_RD_MODE_CTL.CODE to “0xA5” (Mode byte code.) See the section of Quad I/O Read in the data sheet of S25FL256S.

    Set SMIF_DEVICEx_RD_MODE_CTL.DDR_MODE to “0” (Mode of transfer rate:"0": SDR mode)

    Set SMIF_DEVICEx_RD_MODE_CTL.WIDTH to “2” (Width of data transfer:"2": 4 bits/cycle quad data transfer.)

    Set SMIF_DEVICEx_RD_MODE_CTL.PRESENT2 to “1” (Presence of command field: '1': present (1 Byte))
13. Set SMIF_DEVICEx_RD_DUMMY_CTL.SIZE5 to “3” (Number of dummy cycles (minus 1)). See the section of Configuration Register 1 (CR1) in the data sheet of S25FL256S.

    Set SMIF_DEVICEx_RD_DUMMY_CTL.PRESENT2 to “1” (Presence of command field: '1': present (1 Byte))
14. Set SMIF_DEVICEx_RD_DATA_CTL.DDR_MODE to “0” (Mode of transfer rate:"0": SDR mode)

    Set SMIF_DEVICEx_RD_DATA_CTL.WIDTH to “3” (Width of data transfer:"3": 8 bits/cycle octal data transfer.)
15. Set SMIF_DEVICEx_RD_CRC_CTL.CODE to “0x0000” (Read Bus CRC control is not used.)
16. Set SMIF_DEVICEx_RD_BOUND_CTL.CODE to “0x0000” (Read boundary control is used for HyperBus.)
17. Set SMIF_DEVICEx_WR_CRC_CTL.CODE to “0x0000” (Read Bus CRC control is not used.)
18. Set SMIF_DEVICEx_CTL.ENABLED to “1” (Device enable:'1': Enabled.)

In case of read command of QUAD SPI, address jumps can be done without the need for additional Quad I/O Read instructions. This is controlled through the setting of the Mode bits after the address sequence, as shown in Figure 2. Table 7 explains the TX command FIFO entry for the Mode setting of Quad I/O Read (4QIOR ECh). See the data sheet of S25FL256S for details of Quad I/O High Performance Read Mode, which is the function of QUAD Flash In Figure 6, the Mode setting with the MMIO mode and the reading with the XIP mode are done separately unlike shown in Figure 2.

Table 7. SMIF_TX_CMD_FIFO_WR Setting for Quad I/O Read (4QIOR ECh)

Bits	26:24	23	22	21	20	19	18	17:16	15:18 [10]	7:0	SMIF_TX_CMD_FIFO_WR
Entry	Command	Device Select				Last TX	SDR/DDR	Width of the Data Transfer		Transmitted Byte	
1	0 (Instruction)	3				0	0	0	0	0xEC	0x030_00EC
2	0 (Address)	3				0	0	2	0	0x01	0x032_0001
3	0 (Address)	3				0	0	2	0	0x24	0x032_0024
4	0 (Address)	3				0	0	2	0	0x00	0x032_0000
5	0 (Address)	3				0	0	2	0	0x00	0x032_0000
5	0 (Mode)	3				1	0	2	0	0xA5	0x032_00A5

[10] In case of "TX" command, DATA[15:8] specifies the second transmitted Byte. This is only used (and must be specified) for octal data transfer with DDR mode, i.e., when DATA[17:16] = "3" and DATA[18] = "1".

4 Glossary

Terms	Description
SMIF	Serial Memory Interface
SPI	Serial Peripheral Interface
HyperBus	Low signal count DDR interface
Dual-quad	Both devices are quad SPI memories. During SPI read and write transfers, each device uses dedicated data signal connections and provides a nibble of a byte.
SDR	Single Data Rate
DLP	Data Learning Pattern
DDR	Dual Data Rate
XIP	eXecute-In-Place
MMIO	Memory Mapped Input/Output
AHB	AMBA High-performance Bus
AES	Advanced Encryption Standard
TX command	One of five command types in TX command FIFO. This command specifies the phase, such as Instruction, Address, and Mode for commands of QUAD SPI.
TX_COUNT command	One of five command types in TX command FIFO. This command is used when data is transmitted from TX data FIFO to external memories.
RX_COUNT command	One of five command types in TX command FIFO. This command is used when data is received from external memories to RX data FIFO.
DUMMY_COUNT command	One of five command types in TX command FIFO. This command specifies the number of dummy cycles.
DESELECT command	One of five command types in TX command FIFO. This command causes the memory interface transmit logic to finish a transfer and deselect the memory device.

5 Related Documents

The following are the Traveo II family series datasheets and Technical Reference Manuals. Contact Technical Support to obtain these documents.

- Device datasheet
  - CYT4BF Datasheet 32-Bit Arm® Cortex®-M7 Microcontroller Traveo™ II Family
  - CYT4DN Datasheet 32-Bit Arm® Cortex®-M7 Microcontroller Traveo™ II Family
  - CYT3BB/4BB Datasheet 32-Bit Arm® Cortex®-M7 Microcontroller Traveo™ II Family
- Body Controller High Family
  - Traveo™ II Automotive Body Controller High Family Architecture Technical Reference Manual (TRM)
  - Traveo™ II Automotive Body Controller High Registers Technical Reference Manual (TRM) for CYT4BF
    Traveo™ II Automotive Body Controller High Registers Technical Reference Manual (TRM) for CYT3BB/4BB
- Cluster 2D Family
  - Traveo™ II Automotive Cluster 2D Family Architecture Technical Reference Manual (TRM)
  - Traveo™ II Automotive Cluster 2D Registers Technical Reference Manual (TRM)
- S25FL128S/S25FL256S, 128 Mb (16 MB)/256 Mb (32 MB) 3.0V SPI Flash Memory

Document History

Document Title: AN224454 - Using the SMIF in Traveo II Family

Document Number: 002-24454

Revision	ECN	Submission Date	Description of Change
**	6493144	11/21/2019	New application note
*A	6822093	03/02/2020	Changed target parts number from CYT4B series to CYT2/CYT3/CYT4 series

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Code Examples | Projects | Videos | Blogs | Training | Components

Technical Support

cypress.com/support

Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709