# Customer Training Workshop Traveo™ II Watchdog Timer







#### **Target Products**

#### > Target product list for this training material

Family Category	Series	Code Flash Memory Size
Traveo™ II Automotive Body Controller Entry	CYT2B6	Up to 576 KB
Traveo II Automotive Body Controller Entry	CYT2B7	Up to 1088 KB
Traveo II Automotive Body Controller Entry	CYT2B9	Up to 2112 KB
Traveo II Automotive Body Controller Entry	CYT2BL	Up to 4160 KB
Traveo II Automotive Body Controller High	CYT3BB/CYT4BB	Up to 4160 KB
Traveo II Automotive Body Controller High	CYT4BF	Up to 8384 KB
Traveo II Automotive Cluster	CYT3DL	Up to 4160 KB
Traveo II Automotive Cluster	CYT4DN	Up to 6336 KB















#### Watchdog Timer (WDT) Overview

- A hardware timer that automatically resets the device in the event of an unexpected software execution path and provides warning interrupts and faults for multi-counter WDT (MCWDT)
- > Two types of WDT
  - Basic WDT
  - MCWDT
- Features
  - Basic WDT: One 32-bit free-running counter
  - MCWDT: Two 16-bit counters and one 32-bit counter
  - Both WDT types support:
    - Window mode
    - Running and freezing timers during DeepSleep mode
    - Debug mode
    - Interrupt generation

Hint Bar	
Review TRM section 20.1 for additional details	



#### Watchdog Timer Block Diagram





#### Basic Watchdog Timer Block Diagram



#### **Basic WDT Overview**

Device reset and interrupt

Input clock source: ILO0

Enabled after power-on

32-bit free-running counter supporting Window mode

Programmable LOWER\_LIMIT, WARN\_LIMIT, and UPPER\_LIMIT

Device reset that occurs when UPPER LIMIT is reached in the Window mode or

Registers that are protected and require an unlock sequence

WARN LIMIT that generates an interrupt to request servicing

**Features** 

**Review TRM section 20.3.1** for additional details Internal Low-speed **Oscillator (ILO)** Refer to the Device Power Modes training section for additional power modes details

Four power modes

Active

Sleep

#### when the counter is cleared before LOWER LIMIT WDT (32-bit Up-Counter WDT CONFIG TL\_ENABLE -WDT\_CN1 Warn Upper Lower Debug\_active ----Action Action Action Count = 0 Coun Count < LOWER LIMI Count == WARN LIM Count >= UPPER LIM SERVICE Nrite '1' from Firmware

#### <sup>1</sup> In Hibernate mode, any interrupt to wake up the device results in reset

DeepSleep





**Hint Bar** 

#### **Basic WDT Operation**





- LOWER\_LIMIT and UPPER\_LIMIT are used to activate the Window function
- By using WARN\_LIMIT, the interrupt can be used to debug before reset



#### Multi-Counter WDT Block Diagram



#### Multi-Counter WDT Overview



F	eatures	Hint Bar
- - -	<ul> <li>Three independent counters</li> <li>Two 16-bit counters that support: <ul> <li>Window mode</li> <li>Interrupt mode with enabled/disabled AUTO_SERVICE</li> </ul> </li> <li>One 32-bit counter that supports: <ul> <li>Interrupt generation</li> </ul> </li> <li>Input clock source: LFCLK (ILO0, ILO1, ECO, and WCO)</li> </ul> <li>Can operate in three power modes <ul> <li>Active</li> <li>Sleep</li> <li>DeepSleep</li> </ul> </li> <li>Disabled after power-on</li> <li>Registers that are protected and require an unlock sequence</li> <li>Device reset that occurs if the FAULT is not handled within two LFCLK</li>	Review TRM section 20.4 for additional details Refer to the Clock System training section for additional ILO, ECO, and WCO details
	cycles	



#### Subcounter 0/1 Operation (1/5)



<sup>&</sup>lt;sup>1</sup> Prefix "x" in MCWDTx represents the number of MCWDT. The number of MCWDT varies by device. It starts with 0.



Hint Bar

Review TRM section 20.4.5 for additional details

#### Subcounter 0/1 Operation (2/5)

- MCWDT does not change limits for DeepSleep mode entry or exit automatically
- To get a behavior similar to DeepSleep, subcounters 0 and 1 can work together through SW configuration<sup>1</sup>
- > Use Case
  - Subcounter 0: Can be configured with a timeout threshold that protects running SW and configured to stop during DeepSleep
  - Subcounter 1: Can be configured with a longer timeout that continues to operate during DeepSleep



<sup>1</sup> One MCWDT block can be associated to one CPU. This selects which CPU SLEEPDEEP signal is used for SLEEPDEEP\_PAUSE



#### Subcounter 0/1 Operation (3/5)

> Sequence of scenarios in Window mode



(4) Counter is cleared before the LOWER\_LIMIT is reached. A FAULT is issued. A RESET can be issued if the FAULT is not handled in time by the software.

UPPER\_LIMIT.

WARN interrupt is issued but no RESET



**Hint Bar** 

Review TRM section 20.4.2.1 for additional

details

### Subcounter 0/1 Operation (4/5)

 16-bit subcounters with WARN interrupt only (AUTO\_SERVICE = 0) operate as follows:



Ocunter continues to increment after the counter value matches the WARN\_LIMIT

- 2 Counter continues to count up until the 16-bit maximum value is reached
- 3 Counter overruns and restarts at zero



#### Subcounter 0/1 Operation (5/5)

 16-bit subcounters with WARN interrupt only with enabled automatic service (AUTO\_SERVICE = 1) operate as follows:



Review TRM section 20.4.2.1 for additional details

**Hint Bar** 

When the counter matches the WARN\_LIMIT, an interrupt is issued
 The AUTO\_SERVICE function clears the counter on any match event



#### 32-bit Counter Operation (1/2)

**Hint Bar** Subcounter 2 (MCWDTx\_CNT2) is a 32-bit free-running counter that can > be configured to generate an interrupt when one of the counter bits toggle **Review TRM section** 20.4.2.2 for additional Does not support Window mode > details LFCLK -MCWDTx CNT0 (16-bit Counter) MCWDTx CNT1 (16-bit Counter) MCWDTx CNT2 (32-bit Counter) Subcounter 0 Subcounter 1 Subcounter 2 Coun Count Count Count < LOWER LIMIT Count < LOWER LIMIT MCWDTx\_CTR2\_CONFIG.BITS MCWDT Mode MCWDTx CTR2 CONFIG ACTION Count == WARN LIMIT Count == WARN LIMIT Configuration MCWDTx INTR CTR2 INT Count >= UPPER LIMIT Count >= UPPER LIMIT Interrupt Fault Timeout Reset Multi-Counter Watchdog Timer



### 32-bit Counter Operation (2/2)



- (2) Counter continues to count up until the 32-bit maximum value is reached
- (3) Counter overflows and restarts

<sup>1</sup> The interrupt generated is a warning interrupt

>

(1)

## \_\_\_\_

### Enabling and Disabling WDT

- WDT counters can be enabled and disabled by setting the registers
- > Basic WDT
  - Enabled by setting the ENABLE[31] bit in the WDT\_CTL register
  - Disabled by clearing the setting
- MCWDT counters
  - Enabled by setting the ENABLE[31] bit in the MCWDTx\_CTL and MCWDTx\_CTR2\_CTL registers
  - Disabled by clearing the setting
- > Advantage
  - Settings can be configured according to your system requirements



#### WDT Lock Feature

- > Basic WDT
  - Locked by default
  - When the WDT\_LOCK bits are not equal to '0', write access to the following registers is prohibited:
    - CTL, LOWER\_LIMIT, WARN\_LIMIT, UPPER\_LIMIT, CNT, and SERVICE
- MCWDT counters
  - Unlocked by default
  - When the MCWDT2\_LOCK bits are not equal to '0', write access to some registers is prohibited<sup>1</sup>
- > When registers are locked, software writes are always ignored
- > Advantage
  - Protection through lock feature is for the functional safety of the system



Hint Bar

**Review Register TRM and** 

TRM chapter 20 for additional details

21

#### Debug Mode

>

->

>



Both Basic WDT and MCWDT support debug mode	Hint Bar
Depending on DEBUG_TRIGGER_EN and DEBUG_RUN bit configuration, there are three options in debug mode	Review Register TRM and TRM chapter 20 for additional details
<ul> <li>Counter is stopped when a debugger is connected</li> <li>Counter is stopped only when a debugger is connected and the CPU is halted during a breakpoint</li> <li>Counter is running when a debugger is connected. No reset is issued when the CPU is halted during a breakpoint but the counter is not stopped</li> </ul>	
Counts Value	
Advantage	
<ul> <li>Even if you break for debugging, you can debug with the same counter operation as the actual operation</li> </ul>	

#### Reset Cause Detection

- Reset generated by the WDT counters are indicated by the bit in the RES\_CAUSE register
  - Basic WDT
    - RESET\_WDT [0] bit
  - MCWDT counters
    - RESET\_MCWDT0 [5], RESET\_MCWDT1 [6], RESET\_MCWDT2 [7], and RESET\_MCWDT3 [8] bits
- The bits remain set until cleared or until a power-on reset (POR), brownout reset (BOD), or external reset (XRES) occurs



Hint Bar

Review TRM section 20.5 for additional details

Refer to Reset System training section for

additional reset details

20. All rights reserved.		





Lockable	Register	Name	Description
~	WDT_CTL	Watchdog Control Register	Control register for the Basic WDT
~	WDT_LOWER_LIMIT	WDT Lower Limit Register	Lower limit for the Basic WDT
~	WDT_UPPER_LIMIT	WDT Upper Limit Register	Upper limit for the Basic WDT
~	WDT_WARN_LIMIT	WDT Warn Limit Register	Warn limit for the Basic WDT
~	WDT_CONFIG	WDT Configuration Register	Configuration for the Basic WDT. Includes the ACTION configuration for UPPER, LOWER, and WARN limits, auto-servicing and pause settings in low-power and debug modes
~	WDT_CNT	WDT Count Register Count value for the Basic WDT	
	WDT_LOCK	WDT Lock Register Lock or unlock the Basic WDT registers	
~	WDT_SERVICE	WDT Service Register Clears the Basic WDT counter	
	WDT_INTR	WDT Interrupt Register	Interrupt signal from Basic WDT
	WDT_INTR_SET	WDT_INTR_SET WDT Interrupt Set Register Can be used to set interrupts for firmware testing	
	WDT_INTR_MASK	WDT Interrupt Mask Register	Controls whether interrupt is forwarded to CPU. All masks block the interrupt when 0 and forward the interrupt when 1
	WDT_INTR_MASKEDWDT Interrupt Masked RegisterBitwise AND between the interrupt request and mask registers so firmware can read the status of all mask enabled interrupt causes with a single load operation		Bitwise AND between the interrupt request and mask registers so firmware can read the status of all mask enabled interrupt causes with a single load operation

Lockable	Register Name D		Description	
✓	MCWDTx_CTRy_CTL	MCWDT Subcounter 0/1 Control Register	Control register for MCWDT subcounter	
~	MCWDTx_CTRy_LOWER_LIMIT	MCWDT Subcounter 0/1 Lower Limit Register	Lower limit for this MCWDT subcounter	
~	MCWDTx_CTRy_UPPER_LIMIT	MCWDT Subcounter 0/1 Upper Limit Register	Upper limit for this MCWDT subcounter	
~	MCWDTx_CTRy_WARN_LIMIT	MCWDT Subcounter 0/1 Warn Limit Register	Warn limit for this MCWDT subcounter	
~	MCWDTx_CTRy_CONFIG	MCWDT Subcounter 0/1 Configuration Register	Configuration for MCWDT subcounter. Includes the ACTION configuration for Upper, Lower, and Warn limits	
✓	MCWDTx_CTRy_CNTy	MCWDT Subcounter 0/1 Count Register	Count value for this MCWDT subcounter	
✓	MCWDTx_CTR2_CTL	MCWDT Subcounter 2 Control Register	Control register for MCWDT subcounter 2	
✓	MCWDTx_CTR2_CONFIG	MCWDT Subcounter 2 Configuration Register	Configuration for MCWDT subcounter 2	
✓	MCWDTx_CTR2_CNT	MCWDT Subcounter 2 Count Register	Count value for this MCWDT subcounter 2	
	MCWDTx_LOCK	MCWDT Lock Register	Lock or unlock the respective configuration registers of subcounters 0/1/2 of this MCWDT	
~	MCWDTx_SERVICE	MCWDT Service Register	Includes service bits to clear subcounter 0/1 of this MCWDT	

Lockable	Register	Name	Description
	MCWDTx_INTR	MCWDT Interrupt Register	Interrupt status register for subcounters 0/1/2 for this MCWDT
	MCWDTx_INTR_SET	MCWDT Interrupt Set Register	This register can be used to trigger an interrupt for firmware testing
	MCWDTx_INTR_MASK	MCWDT Interrupt Mask Register	This register controls whether a subcounter interrupt is forwarded to the corresponding processor. All masks block the interrupt when 0 and forward the interrupt when 1
	MCWDTx_INTR_MASKED	MCWDT Interrupt Masked Register	Bitwise AND between the interrupt request and mask registers so firmware can read the status of all mask enabled interrupt causes with a single load operation
	CLK_SELECT	Clock Selection Register	Clock source selection register
	CLK_ILO0_CONFIG	ILO0 Configuration	ILO0 configuration
	RES_CAUSE	Reset Cause Observation Register	Reset cause observation register



# Part of your life. Part of tomorrow.



Revision	ECN	Submission Date	Description of Change
**	6162538	05/03/2018	Initial release
*A	6344087	10/11/2018	Added page 2, 4, 5, 23, and the note descriptions of all pages. Updated page 3, 6, 9, 10 and 22.
*В	6612968	07/04/2019	Updated pages 2, 11 and 14. Added pages 5.
*C	7042488	12/11/2020	Updated page 2, 3, 4, 13, 18, 26 and 27.