Customer Training Workshop Traveo[™] II Serial Communication Block (SCB)







Target Products

> Target product list for this training material

Family Category	Series	Code Flash Memory Size
Traveo™ II Automotive Body Controller Entry	CYT2B6	Up to 576KB
Traveo II Automotive Body Controller Entry	CYT2B7	Up to 1088KB
Traveo II Automotive Body Controller Entry	CYT2B9	Up to 2112KB
Traveo II Automotive Body Controller Entry	CYT2BL	Up to 4160KB
Traveo II Automotive Body Controller High	CYT3BB/4BB	Up to 4160KB
Traveo II Automotive Body Controller High	CYT4BF	Up to 8384KB
Traveo II Automotive Cluster	CYT3DL	Up to 4160KB
Traveo II Automotive Cluster	CYT4DN	Up to 6336KB



Introduction to Traveo II Body Controller Entry





Introduction to Traveo II Body Controller High





Introduction to Traveo II Cluster



Serial Communication Block Overview (1/3)



Supports three serial interface protocols	Hint Bar
 Serial Peripheral Interface (SPI) 	Review TRM section 1 for
- Universal Asynchronous Receiver/Transmitter (UART)	
 Inter-Integrated Circuit (I²C) 	
SPI features	
 Supports master and slave functionality 	
 Supports three SPI protocols (Motorola, Texas Instrume National Semiconductor) 	nts,
 Supports up to four slave select lines 	
 Programmable data frame size from 4 bits to 32 bits 	
 Supports easy SPI (EZSPI) mode of operation 	

>

>



Serial Communication Block Overview (2/3)

- > UART Features
 - Supports two protocols
 - Standard UART
 - Multi-processor mode
 - Programmable data frame size from 4 to 16 bits
 - Programmable number of STOP bits (can set half-bit periods between 1 and 4)
 - Programmable oversampling

Review TRM section 24.1
for additional details
Another dedicated LIN
block can be used in
Traveo II because this SCB
has only standard LIN
slave functionality

Hint Bar

Serial Communication Block Overview (3/3)



I ² C Features	Hint Bar
 Master and slave mode Four types of data-rate modes Slow mode, Standard mode, Fast mode, Fast mode plus 7-bit slave addressing Analog and digital glitch filter – up to 50 ns 	Review TRM section 1 for additional details

>



Hint Bar

Review TRM section 2 for

additional details

Serial Communication Block Diagram

> Block Diagram





Serial Communication Block Components





- SCLK: Serial clock (clock output from the master, input to the slave)
- MOSI: Master-out-slave-in (data output from the master, input to the slave) -
- MISO: Master-in-slave-out (data input to the master, output from the slave)
- Slave Select (SS): Typically an active-low signal _ (output from the master, input to the slave)
- Advantage
 - Can communicate with multiple external ICs using the same bus





Hint Bar

Review TRM section 4 for

additional details

Refer to the Register TRM (SCBx_SPI_CTRL) for additional details Full Duplex Half Duplex

Three SPI protocols¹

SPI Protocols

>

- The Motorola SPI² protocol has four clock modes
 - Data is driven and captured by clock polarity and clock phase
- Texas Instruments SPI²
 - The Texas Instruments SPI protocol redefines the use of the SS signal to indicate the start of a data transfer
- National Semiconductor SPI³
 - The National Semiconductor SPI protocol alternates transmission and reception

Hint Bar	

Review TRM chapter 4 for additional details

Mode

-12-28 Copyrigh

Copyright © Infineon Technologies AG 2020. All rights reserved.

Motorola SPI Mode

CPOL

CPHA

>	The Motorola SPI protocol has four clock modes based on how data is driven	
	and captured on the MOSI and MISO lines	

> The modes are determined by clock polarity (CPOL) and clock phase (CPHA)

Description

0	0	0	Data is driven on a falling edge of SCLK. Data is captured on a rising edge of SCLK.
1	0	1	Data is driven on a rising edge of SCLK. Data is captured on a falling edge of SCLK.
2	1	0	Data is driven on a rising edge of SCLK. Data is captured on a falling edge of SCLK.
3	1	1	Data is driven on a falling edge of SCLK. Data is captured on a rising edge of SCLK.

Motorola SPI data transfer example (Mode = 0)





Hint Bar

Review TRM section 4.3.1

for additional details



Hint Bar

Review TRM section 4.3.2

for additional details

Texas Instruments SPI Mode

Texas Instruments SPI data transfer¹ A single 8-bit data transfer The Slave Select pulse either precedes the first data bit or coincides with the first data bit of a frame Slave Select pulse preceding example CPOL=0. CPHA=1 single data transfer SCLK Legend: CPOL: Clock Polarity Slave Select CPHA: Clock Phase SCLK: SPI Interface Clock MOSI: SPI Master-Out-Slave-In 1\$B MOSI MISO: SPI Master-In-Slave-Out MISO Slave Select pulse coinciding example CPOL=0, CPHA=1 single data transfer SCLK Slave Select \$B MOSI

¹ Texas Instruments SPI mode uses only CPOL = 0 and CPHA = 1 settings

_

MISO



National Semiconductor SPI data transfer¹ **Hint Bar** The SPI protocol alternates transmission and reception **Review TRM section 4.3.3** for additional details The transmission and reception data sizes are different — A single "idle" bit transfer period separates transmission from reception — CPOL=0. CPHA=0 Transfer of one MOSI and one MISO data frame Leaend: SCLK CPOL: Clock Polarity CPHA: Clock Phase SCLK: SPI Interface Clock MOSI: SPI Master-Out-Slave-In Slave Select MISO: SPI Master-In-Slave-Out 1SB ŚΒ MOSI MSB \$B MISO "idle" '0' cvcle **..... Data Frame Size Programmable 4 to 32 bits

>

SPI Buffer Modes (1/2)

- SPI can operate in three buffer modes¹
 - FIFO mode
 - F7SPI mode
 - Command-Response mode
- Restrictions on using buffer mode
 - Master can only use FIFO mode
 - Slave can use all above three buffer modes. However, Command-Response mode is available only on DeepSleep-capable SCB
- SCB has an internal SRAM buffer
 - Capacity of 128×16 bits
 - Supports byte mode
 - Can be configured as 256×8 bits

Review TRM section 4.4 for additional details







SPI Buffer Modes (2/2)

Buffer mode can be	AM ¹ Hint Bar	igured in five types in dedicated SRAM ¹
1 Two 32 deep FIFC	Review TRM section 3.1	up to 32-bit data elements
2 Two 64 deep FIFC		up to 16-bit data elements
3 Two 128 deep FIF		up to 8-bit data elements
④ One 256 Byte EZ		ry buffer
5 One 256 Byte CM		SP memory buffer
SCBx_CTRL.EZ_MODE = '0' SCBx_CTRL.EZ_MO SCBx_CTRL.CMD_RESP_MODE = '0' SCBx_CTRL.CMD_F SCBx_CTRL.MEM_WIDTH = '2' SCBx_CTRL.MEM_V	E = '0' SP_MODE = '1'	SCBx_CTRL.EZ_MODE = '0' SCBx_CTRL.EZ_MODE = '1' SCBx_CTRL.EZ_MODE = '0' SCBx_CTRL.CMD_RESP_MODE = '0' SCBx_CTRL.CMD_RESP_MODE = '0' SCBx_CTRL.CMD_RESP_MODE = '1' SCBx_CTRL.MEM_WIDTH = '0'
SRAM SRA TX FIFO (32 x 32) TX FIFO (y	SRAM SRAM SRAM TX FIFO (128 x 8) Memory Memory
RX FIFO (32 x 32)	bits	Image: State of the s
(1) (2)		(3) (4) (5)

¹ Refer to the Register TRM (SCBx_CTRL.EZ_MODE, SCBx_CTRL.CMD_RESP_MODE, SCBx_CTRL.MEM_WIDTH) for additional details

FIFO Mode



> FIFO mode includes TX and RX FIFOs

- > Transmit and receive FIFO status¹ information indicates
 - Empty
 - Not empty
 - Full
 - Not full
- > Provides "underflow" and "overflow" events
 - An "underflow" event is triggered by an attempt to read from an empty FIFO
 - An "overflow" event is triggered by an attempt to write to a full FIFO

Review TRM section 4.4.1 for additional details

Hint Bar

¹ Refer to the Register TRM (SCBx_INTR_TX, SCBx_INTR_RX) for additional details



- The EZSPI¹ protocol is based on the Motorola SPI
 - The EZSPI mode is a method in which the master uses an 8-bit EZ address in the slave memory to write or read data
- > It defines a single memory buffer with an 8-bit EZ address
- > The EZ address indexes the buffer located on the slave device
- > EZSPI has three types of transfers
 - EZ address written from the master to the slave
 - Data written from the master to an addressed slave memory location
 - Slave reads from an addressed slave memory location

Н	int	Bar

Review TRM section 4.4.2 for additional details

¹ Refer to the Register TRM (SCBx_CTRL.EZ_MODE) for additional details



EZSPI Mode (Address Write)

- > EZ Address Write
 - An EZ address write starts with a command byte (0x00) on the MOSI line indicating the master's intent to write the EZ address



Review TRM section 4.4.2 for additional details

Hint Bar

- Memory Array Write >
 - A write to a memory array index starts with a command byte (0x01) on the -MOSI line indicating the master's intent to write to the memory array
 - The EZ address is automatically incremented by the slave as bytes are _ written into the memory array



SCLK

Command 0x01: Write Data

EZ Buffer

EZSPI Mode (Data Read)

- > Advantage
 - Effective transmission and reception without using software to check the memory buffer address

- > Only supports an SPI slave
- > This mode has a single memory buffer, which is indexed using
 - Base read/write address
 - Current read/write address
- > The command-response mode has two phases of operation
 - Write phase
 - Read phase
- > The slave transmits either 0x62 (ready) or another value (busy)
- > When disabled or reset, the slave transmits 0xFF (busy)

	Hint Bar
Re fo	view TRM section 4.4.3 additional details

Command-Response Mode (Write/Read)

The command-response write/read phases are **Hint Bar** Write phase Write phase begins with a selection byte (last bit set to '0' indicating a write) Review TRM section 4.4.3 for additional details Master writes 8-bit data elements to the slave's memory buffer (the current write address is incremented) Read phase Read phase begins with a selection byte (last bit set to '1' indicating a read) Master reads 8-bit data elements from the slave's memory buffer Write Phase (the current read address is incremented) write phase (command byte 0x00) spi_select spi mos spi_miso curr wr add Leaend: spi_clk: SPI interface cloc Memory SPI slave select spi_selec of n x 8-bits Advantage SPI Master Out / Slave II sni mos SPI Master In / Slave Ou write CMD RESP data Effective transmission and 0x01 read CMD RESP data base rd addr +1 curr rd addr I0v62 alove not ready 0x62 read phase (command byte 0x01) reception without using spi clł software to check the spi_select spi_mosi memory buffer address Read Phase spi_miso ready (0x62 byte)

infineon

> Interrupt Events in SPI Mode

Event Type	Event	
ТХ	SPI master transfer done	
RX	SPI Bus Error	
ТХ	TX FIFO is not full	
ТХ	TX FIFO is empty	
ТХ	TX FIFO overflows	
тх	TX FIFO underflows	
RX	RX FIFO is full	
RX	RX FIFO is not empty	
RX	RX FIFO overflows	
RX	RX FIFO underflows	

Hint Bar
Review TRM section 7.1 for additional details

UART Component Serial Communications Block

The UART in the SCB block supports the following: > **Hint Bar** Standard UART AHB-Lite **Review TRM section 24.5** Infrastructure for additional details Multi-processor mode _ SCB REGISTER clk hf -Start skipping function Interrupt — Oversampling FIFO TX/RX FIFO Control Trigger SRAM EZ Support Command/Response Support Shift Register TX/RX SPI I²C UART UART Glitch Filter spi_clk spi_select spi_mis spi_mis uart_tx lart_cts uart_rx Jart_rts scl

Standard UART **Hint Bar** TX and RX connection Review TRM section 5.3.1 for additional details Buffer mode only uses FIFO mode — Typical UART transfer frame components Start bit Data bits (programmable from 4 to 16 bits) — Parity bit (optional) — Stop bit (can be set to half-bit periods between 1 and 4) ТΧ RX UART UART RX ТΧ data transfers (7data bits, 1 parity bit, 2 stop bits) TX/RX START DATA DATA DATA STOP IDLE DATA DATA DATA DATA LEGEND: TX / RX : Transmit or Receive line

Multi-Processor Mode

- Can communicate with multiple external ICs using the same bus

Start Skipping Function

Use Start Skipping to wake up from DeepSleep mode				Hint Bar	
 The GPIO is set as an interrupt to UART RX line transition '1' to '0' (START bit) The UART receiver is not functional during DeepSleep mode transition 				Review TRM section 5.3.1 for additional details	
When the GPIO interrupt is activated, the system transits from DeepSleep to Active mode					
4 The CPU enable	s UART recei	ve functionality			
5 The UART receiv	5 The UART receiver synchronizes with the receipt data frame				
6 The UART receiv	ver proceeds	with normal oper	ation		
uart_rx	IDLE/STOP	START	D 1 st bit	START	
power mode Active A	-> DS DeepSleep	DS -> A	Active		
2	UART not operational	¥	5 UART RX synchr	bnizes	
Setup IC	DSS/GPIO (IOSS/GPIO wake up interrupt	CPU enables RX functionality	UART RX	
Advantage					

- UART can receive data immediately upon MCU wakeup from DeepSleep

>

>

Oversampling

- > The sampling clock can select from 8 to 16 clock cycles by software
- The value of the sample point¹ in the middle of the bit transfer period is used for transmitter and receiver clock synchronization

Hint Bar

Review TRM section 5.4 for additional details

- > Advantage
 - Can be used to synchronize the receiver with the transmitter clock

¹ Alternatively, three samples around the middle of the bit transfer period are used for increased accuracy

Interrupt

> Interrupt events in UART mode

Event Type	Event
тх	TX done
RX	Frame error in received data frame
RX	Parity error in received data frame
RX	LIN baud rate detection is completed
RX	LIN break detection is successful
ТХ	TX FIFO is not full
ТХ	TX FIFO is empty
ТХ	TX FIFO overflows
ТХ	TX FIFO underflows
RX	RX FIFO is full
RX	RX FIFO is not empty
RX	RX FIFO overflows
RX	RX FIFO underflows

	Hint Bar
	Review TRM section 7.2 for additional details
l	

I²C Component in Serial Communications Block

- > I²C supports the following:
 - Standard I²C
 - I²C Buffer mode
 - FIFO mode¹
 - EZI2C mode
 - Command-Response mode
 - Glitch filtering

¹ FIFO mode has the same features as SPI

- > The standard I²C bus is a two-wire interface with these lines
 - Serial Data (SDA)
 - Serial Clock (SCL)
- > I²C devices are connected to these lines through pull-up
- Masters and slaves can operate as either transmitter or receiver

Review TRM section 6 for additional details

Write Transfer

Read Transfer

I²C Buffer Modes (1/2)

- I²C can operate in three buffer modes¹
 - FIFO mode²
 - EZI2C mode
 - Command-Response mode
- > Restrictions on using buffer mode³
 - Master can only use FIFO mode
 - Slave can use all above three buffer modes. However, Command-Response mode is available only on DeepSleep-capable SCB
- SCB has an internal SRAM buffer³
 - Capacity of 128 x 16 bits
 - Supports byte mode

¹ Refer to the Register TRM (SCBx CTRL.MODE) for additional details

- Can be configured as 256×8 bits

Hint Bar

Review TRM section 6.5 for additional details

Refer to FIFO mode

I²C Buffer Modes (2/2)

¹ Refer to the Register TRM (SCBx_CTRL.EZ_MODE, SCBx_CTRL.CMD_RESP_MODE, SCBx_CTRL.MEM_WIDTH) for additional details. These features are the same as the SPI Buffer mode.

EZI2C Mode

>

¹ These operations are the same as the EZ SPI mode

Command-Response Mode

- > Only supports an I²C slave
- > This mode has a single memory buffer, which is indexed using¹
 - Base read/write address
 - Current read/write address
- > The command-response mode has two phases of operation
 - Write phase
 - Read phase

¹ The features are same as the SPI Command response mode

Hint Bar	
Review TRM section 6.5.3 or additional details	

Command-Response Mode (Write/Read)

The command-response write/read phases are **Hint Bar** Write phase¹ Begins with a START bit, slave address, and write bit (set to '0' indicating a write) **Review TRM section 6.5.3** for additional details The master writes 8-bit data elements to the slave's memory buffer (the current write address is incremented) Read phase¹ Begins with a START bit, slave address, and read bit (set to '1' indicating a read) The master reads 8-bit data elements from the slave's memory buffer (the current read address is incremented) address w AP I2C bus Α data write data (8 bits) Advantage Effective LEGEND: S Start base wr addr curr wr addr SRAM RS: Repeated start transmission and P: Stop Memory of A: ACK written by CPU 256 x 8-bits N: NACK reception without written by CPU using software to base rd addr +1 curr_rd_addr check command read data (8 bits) RA NP I2C bus address data ead phase

¹ The operation is the same as the SPI Command response mode

>

Glitch Filtering

Interrupt

> Interrupt events in I²C mode

Event Type	Event
ТХ	I ² C master lost arbitration
RX	I ² C master received NACK
RX	I ² C master received ACK
ТХ	I ² C master sent STOP
RX	I ² C master bus error (unexpected stop/start condition detected)
ТХ	I ² C slave lost arbitration
RX	I ² C slave received NACK
RX	I ² C slave received ACK
RX	I ² C slave received STOP
RX	I ² C slave received START

Event Type	Event
RX	I ² C slave address matched
RX	I ² C slave bus error (unexpected stop/start condition detected)
ТХ	TX FIFO is not full
ТХ	TX FIFO is empty
ТХ	TX FIFO overflows
ТХ	TX FIFO underflows
RX	RX FIFO is full
RX	RX FIFO is not empty
RX	RX FIFO overflows
RX	RX FIFO underflows

Hint Bar

Review TRM section 7.3 for additional details

Part of your life. Part of tomorrow.

Copyright © Infineon Technologies AG 2020. All rights reserved.

Revision	ECN	Submission Date	Description of Change
**	6178141	05/21/2018	Initial release
*A	6415893	12/10/2018	Added slides 2, 4, 5, 8, and the note descriptions on all pages. Updated slides 3 and 7.
*B	6668243	09/04/2019	Updated slides 2, 3, 4, 6, 7, 8, 11,18 and 21. Added slide 5.
*C	6702599	10/16/2019	Corrected spec footer revision.
*D	7062561	01/08/2021	Updated slides 2, 3, 9, 10, 12, 13, 16, 18, 19, 26, 27, 32 and 36. Added slide 17 and 37.