Customer Training Workshop Traveo[™] II SDHC Host Controller







Target Products

> Target product list for this training material

Family Category	Series	Code Flash Memory Size
Traveo [™] II Automotive Body Controller High	CYT3BB/4BB	Up to 4160KB
Traveo II Automotive Body Controller High	CYT4BF	Up to 8384KB

Introduction to Traveo II Body Controller High





SDHC Host Controller Overview

- > Overview
 - SDHC Host Controller enables interface with:
 - Secure Digital (SD) cards
 - Secure Digital Input Output (SDIO) cards or WiFi products (e.g. CYW4343W)
 - Embedded Multimedia Card (eMMC)-based memory devices

Features

- SD 6.0, SDIO 4.10, and eMMC 5.1 standards
- Host Controller Interface (HCI) 4.2
- eMMC/SD/SDIO Interface for 3.3 V
- Three DMA modes
- I/O interfaces
 - Card detection
 - Mechanical write protection



Hint Bar

Review the following documents for additional details

- Datasheet
- TRM chapter 33
- SD Specifications Part 1 Physical Layer Specification Version 6.00
- SD Specifications Part A2 SD Host Controller Standard Specification Version 4.20
- SD Specifications Part E1 SDIO Specifications Version 4.10
- Embedded Multi-Media Card (eMMC) Electrical Standard 5.1







Hint Bar SDHC Host Controller components eMMC/SD/SDIO Bus Protocol _ **Review TRM section 33.1** for additional details eMMC/SD/SDIO Interface ____ SDHC To System Interconnect AHB Master DMA Engine Interface (SDMA, ADMA2, ADMA3) To I/O To Peripheral Sub-System Interconnect AHB Slave Configuration eMMC/SD/SDIO Interface Registers Interface Interrupts to CPU Sub-System SRAM Controller CLK HFx CLK GRx 1KB Packet CLK SLOW Buffer SRAM

)



- > Each message is represented by one of the following tokens
 - Command: Command is a token that is sent from the host to the card for operation start
 - Response: Response is a token that is sent from the card to the host as an answer to a
 previously received command
 - Data: Data is transferred via the data line
 - Busy: Block write operation uses a simple busy signaling of the write operation on the DAT0 line



eMMC/SD/SDIO Interface

SDHC_CARD_MECH_WRITE_PROT¹

SDHC_CARD_IF_PWR_EN

Data Bus and Speed Modes					Hint Bar		
	eMMC		SD	SDIO	SDIO		Review TRM section 33.1
Data Bus	1-bit 4-bit 8-bit		1-bit 4-bit				and 33.7, and Register TRM for additional details
Max. Speed Modes	Legacy: 26 MBps @ 26 MHz, 8-bit High Speed SDR: 52 MBps @ 52 MHz, 8-bit High Speed DDR: 104 MBps @ 52 MHz, 8-bit		Default Speed (DS): 12.8 High Speed (HS): 25.0 M	5 MBps @ 2 /IBps @ 50 I	5 MHz MHz, 4	, 4-bit -bit	
I/O Interfac	ce de la constante de la consta						-
Signal Function			eMMC	SD	SDIO		
SDHC_CLK_CARD Clock output			Yes	Yes	Yes		
SDHC_CARD_CMD Comma		Command (bi-directio	Command (bi-directional)		Yes	Yes	
SDHC_CARD_DAT_3TO0_[3:0] Data (bi-directional)			Yes	Yes	Yes		
SDHC_CARD_DAT_7TO4_[7:4] Data (bi-directional)		Data (bi-directional)		Yes	-	-	
SDHC_CARD_DETECT_N ¹ Card detect signal input		out, Active low	-	Yes	-		

¹ SDHC_CARD_DETECT_N and SDHC_CARD_MECH_WRITE_PROT should be connected to ground if an eMMC or an embedded SDIO device is connected.

Yes

Yes

-

Yes

-

Yes

Mechanical write protect signal input, Active low

Card interface power enable output



Hint Bar SDHC Host Controller components SRAM ____ **Review TRM section 33.8** for additional details SRAM Controller Packet Buffer SRAM _ SDHC To System Interconnect DMA Engine AHB Master (SDMA, ADMA2, ADMA3) Interface To Peripheral To I/O Sub-System Interconnect AHB Slave Configuration eMMC/SD/SDIO Registers Interface Interface Interrupts to CPU Sub-System SRAM Controller CLK_HFx CLK GRx 1KB Packet CLK SLOW **Buffer SRAM**

)

Packet Buffer SRAM



Write Transfer: DMA writes data into a packet buffer that is subsequently read by the card interface

Hint Bar

Review TRM section 33.8 and Register TRM for additional details







}	DN me Fe	/A engin emory atures Supports	e handles data transfer between SDHC and SDMA, ADMA2, and ADMA3 modes	system	Hint Bar Review TRM section 33.9 for additional details Single Operation DMA (SDMA)
		Modes	Description	Max. Transfer Size	Advanced DMA (ADMA)
		SDMA	SDMA transfers a data boundary by a read/write command	512KB	
		ADMA2	ADMA2 transfers multiple data boundaries by a read/write command	4GB	
		ADMA3	ADMA3 performs multiple ADMA2 operations	4EB	
	-	DMA eng during tas	ine enables new task descriptor fetches ¹ while DMA sk execution ²	is moving data	

SDMA Operation



- SDMA transfers a data boundary by a read/write command
 - Writing to the command register¹ triggers SDMA transfer
 - Configuration registers for transfer
 - System Memory Address or Block Count²:
 - SDMA uses ADMA System Address Register³ when Block Count is specified⁴
 - Data Block Size⁵:
 - 1 byte to 2048 bytes
 - Size of Contiguous Buffer⁶:
 - 4 KB, 8 KB, 16 KB, 32 KB, 64 KB, 128 KB, 256 KB, 512 KB



ADMA2 Operation

- ADMA2 transfers multiple data boundaries by a read/write command
 - Procedure
 - (1) Setting ADMA System Memory Address¹ for Descriptor Table start address
 - Writing to the command register² triggers ADMA2 transfer (2)
 - ADMA2 fetches one descriptor line and executes it in the Descriptor Table (3)
 - This is repeated until the end of the descriptor is found³
 - Data Address and Length
 - Minimum unit of address: 4 bytes
 - Maximum data length of each descriptor line: less than 64KB





System Memory Map



ADMA3 Operation: Writing to Integrated Address Register

- ADMA3 performs multiple ADMA2 operations. The following slides describe each of the operations.
- > Procedure:
 - 1 Writing to the ADMA3 Integrated Address register¹ triggers ADMA3



¹ ADMA_ID_LOW_R



- > Procedure:
 - 1 Writing to the ADMA3 Integrated Address register¹ triggers ADMA3
 - 2 ADMA3 fetches pointers one by one in the Integrated Descriptor and executes descriptors designated by the pointer





- Procedure:
 - 1 Writing to the ADMA3 Integrated Address register¹ triggers ADMA3
 - ADMA3 fetches pointers one by one in the Integrated Descriptor and executes Descriptors designated by the pointer
 - 3 ADMA3 writes the Command Descriptor contents to the Host Controller registers to issue a command and then executes the ADMA2 Descriptor





- Procedure:
 - ADMA3 fetches the next pointer in the Integrated Descriptor and executes descriptors designated by the pointer
 - SADMA3 writes the next Command Descriptor contents to the Host Controller registers to issue a command and then executes the ADMA2 descriptor





ADMA3 Operation: Executing until the end of Descriptor

- Procedure:
 - 6 ADMA3 fetches the next pointer in the Integrated Descriptor and executes descriptors designated by the pointer until the end of the Command Descriptor²
 - ADMA3 writes the end of the Command Descriptor contents to the Host Controller registers to issue a command and then executes the ADMA2 descriptor





Hint Bar SDHC Host Controller components Interrupts _ **Review TRM section 33.6** for additional details Wakeup Interrupts **General Interrupts** SDHC To System Interconnect AHB Master DMA Engine (SDMA, ADMA2, ADMA3) Interface To I/O To Peripheral Interconnect Sub-System Configuration eMMC/SD/SDIO AHB Slave Interface Registers Interface Interrupts to CPU Sub-System SRAM Controller CLK HFx CLK GRx 1KB Packet CLK_SLOW Buffer SRAM

)

Wakeup Interrupts (only for SD/SDIO mode)



>	Wakeu	p SDHC Host Controller from Active/Sleep n	node
---	-------	--	------

Wakeup Interrupt	Set Condition
SD Card Insertion	Card Insertion
SD Card Removal	Card Removal
SDIO Card Interrupt	DAT[1] = 1





> Triggered on all other events, in either normal conditions or error conditions

Normal Interrupt	Set Condition
Command Complete	Command Complete
Transfer Complete	Command execution is completed
Block Gap Event	Transaction stopped at block gap
DMA Interrupt	DMA Interrupt is generated
Buffer Write Ready	Ready to write buffer
Buffer Read Ready	Ready to read buffer
Card Insertion (SD mode only)	Card Inserted
Card Removal (SD mode only)	Card Removed
Card Interrupt (SDIO mode only)	DAT[1] = 1
FX Event	R[14] = 1 (Response register) and Response Type R1/R5 = 0 (Transfer Mode register)
Command Queuing Engine Event	Command Queuing related event has occurred (depends on Command Queuing Interrupt Status register)



> Triggered on all other events, in either normal conditions or error conditions

Error Interrupt	Set Condition
Command Timeout Error	No response is returned within 64 SD clock cycles from the end bit of the Command
Command CRC Error	Command CRC error occurred
Command End Bit Error	Detected that the end bit of a command response is 0
Command Index Error	Command Index error occurred in the command response
Data Timeout Error	Detected one of the following timeout conditions: - Busy timeout for R1b, R5b type - Busy timeout after Write CRC status - Write CRC Status timeout - Read Data timeout
Data CRC Error	Detected CRC error when transferring read data, which uses the DAT line, when detecting the Write CRC status having a value of other than 010 or when write CRC status timeout occurs.
Data End Bit Error	Detected 0 at the end bit position of read data that uses the DAT line or at the end bit position of the CRC status.
Current Limit Error	Power fail occurred
Auto CMD Error	Detected that any of the bits D00 to D05 in Auto CMD Error Status register have changed from 0 to 1.
ADMA Error	ADMA error occurred
Response Error (SD/SDIO mode only)	An error is detected in a response





¹ It is connected to CLK_HF6 in CYT4BF. For other devices, refer to the respective device datasheet. ² It is connected to CLK_GR4 in CYT4BF. For other devices, refer to the respective device datasheet.



The following clocks are used in the SDHC Host Controller block:		Hint Bar	
Source	SDHC Host Controller Clock	Function	Review TRM section 33.3
CLK_SLOW	Core SDHC Clock	Used for core SDHC functions including the packet buffer SRAM; it is sourced from the slow clock (CLK_SLOW); it must be ≥ AHB slave clock.	additional details
	AHB Master Interface Clock	Used by the AHB master interface; it is sourced from the slow clock (CLK_SLOW); it must be \geq AHB slave clock.	
CLK_GRx	AHB Slave Interface Clock	Used by the AHB slave interface; it is clocked by the PERI group clock (CLK_GRx); it must be \geq CLK_CARD.	
CLK_HFx	Base Clock / Card Clock	Used for sourcing the SD/eMMC interface clock (CLK_CARD); it is derived from CLK_HFx; it must be set to 100 MHz to be compatible with the Capabilities register ¹ .	
	Timer Clock	Used for command and data timeout functions; it is derived from CLK_HFx.	

 $CLK_SLOW \ge CLK_GRx \ge CLK_CARD$

¹ This register provides the Host Driver with information specific to the Host Controller





Unsupported Features

- > SD/SDIO operation in UHS-II mode
- Command queuing engine (CQE)
- > eMMC boot operation in dual data rate mode
- > Read wait operation by DAT[2] signaling in an SDIO card
- > Suspend/resume operation in an SDIO card
- Interrupt input pins for embedded SD systems
- > SPI protocol mode of operation
- > SD UHS-I mode using 1.8-V signal voltage: SDR, SDR25, SDR50, and DDR50



Part of your life. Part of tomorrow.

Copyright © Infineon Technologies AG 2020. All rights reserved.



Revision History

Revision	ECN	Submissio n Date	Description of Change
**	6401030	12/04/2018	Initial release
*A	6606574	06/28/2019	Added note descriptions in all pages. Updated page 3, 5, 6, 8, 9, 11, 15 to 20, 21, 23, 24.
*B	7044761	10/29/2020	Updated page 2.