Customer Training Workshop Traveo™ II Device Power Modes



Target Products




Target product list for this training material

Family Category	Series	Code Flash Memory Size
Traveo™ II Automotive Body Controller Entry	CYT2B6	Up to 576KB
Traveo II Automotive Body Controller Entry	CYT2B7	Up to 1088KB
Traveo II Automotive Body Controller Entry	CYT2B9	Up to 2112KB
Traveo II Automotive Body Controller Entry	CYT2BL	Up to 4160KB
Traveo II Automotive Body Controller High	CYT3BB/4BB	Up to 4160KB
Traveo II Automotive Body Controller High	CYT4BF	Up to 8384KB
Traveo II Automotive Cluster	CYT3DL	Up to 4160KB
Traveo II Automotive Cluster	CYT4DN	Up to 6336KB





Device power modes are controlled by sleep control in System Resources




Hint Bar





Device power modes are controlled by sleep control in System Resources




Hint Bar

Introduction to Traveo II Cluster



Device power modes are controlled by sleep control in System Resources



Hint Bar

Device Power Modes



Overview

- Traveo II supports the following power modes:
 - Active mode (high power consumption)
 - Sleep mode (medium/high power consumption)
 - DeepSleep mode (medium/low power consumption)
 - Hibernate mode (low power consumption)

Advantage

Supported device power modes optimize power consumption for user applications

Hint Bar



Active mode

- The device enters Active mode upon any device reset
- All the logic, memory, and peripherals are available
- The software can decide to enable or disable specific peripherals and power domains

	Component	State	Component	State
Core Function	CPU	On	High-speed clock (IMO/ECO/PLL)	On
	P-DMA/M-DMA	On	ILO/WCO/LPECO1	On
	SRAM	On	Power-on-Reset (POR)	On
	Flash	On	LVD/BOD/OVD/OCD	On
	CSV	On	-	-
Peripherals	ADC	On	RTC	On
	TCPWM	On	SCB	On
	GPIO	On	LIN	On
	EVTGEN	On	M_TTCAN	On
	WDT/MCWDT	On	Others	On

Hint Bar

Review the Device Power Modes TRM chapter for additional details

In Active mode, power consumption can be reduced using software control (such as clock settings and power on/off). The software setting is available in the low-power profiles (LPACTIVE)

¹ See the device-specific datasheet to check if LPECO is supported.



Sleep mode

- The CPU clock is turned off and the CPU enters Sleep mode
- All other peripherals are available
- Any peripheral interrupt can wake up the CPU in Active mode

	Component	State	Component	State
	CPU	Sleep	High-speed clock (IMO/ECO/PLL)	On
	P-DMA/M-DMA	On	ILO/WCO/LPECO1	On
Core Function	SRAM	On	Power-on-Reset (POR)	On
	Flash	On	LVD/BOD/OVD/OCD	On
	CSV	On	-	-
Peripherals	ADC	On	RTC	On
	TCPWM	On	SCB	On
	GPIO	On	LIN	On
	EVTGEN	On	M_TTCAN	On
	WDT/MCWDT ²	On	Others	On

Hint Bar

Review the Device Power Modes TRM chapter for additional details

In Sleep mode, power consumption can be reduced using software control (such as clock settings and power on/off). The software setting is available in the low-power profiles (LPSLEEP)

¹ See the device-specific datasheet to check if LPECO is supported.

² WDT/MCWDT operation can be disabled before switching to low-power mode. If WDT/MCWDT is used in low-power mode, CPU must wake up to clear the WDT/MCWDT



DeepSleep mode

- Only low-frequency peripherals are available
- SRAM data is retained¹
- LVD/BOD/OVD/OCD monitors power lines in low-power mode

	Component	State	Component	State
	CPU	Retention ³	High-speed clock (IMO/ECO/PLL)	Off
Core Function	P-DMA/M-DMA	Retention ³	ILO/WCO/LPECO ²	On
	SRAM	Retention ³	Power-on-Reset (POR)	On
	Flash	Off	LVD/BOD/OVD/OCD	On
	CSV	On	-	-
	ADC	Retention ³	RTC	On
	TCPWM	Off	SCB	On (only 0ch)
Peripherals	GPIO	On/Freeze	LIN	Retention ³
	EVTGEN	On	M_TTCAN	Retention ³
	WDT/MCWDT⁴	On	Others	Retention ³

Hint Bar

Review the Device Power Modes TRM chapter for additional details

Specific peripheral (WDT, RTC, EVTGEN, SCB#0, and GPIO) interrupts can wake up the CPU to Active mode

In Debug mode, an attempt to enter DeepSleep results in a transition to Sleep mode instead, with all power and clocks active. Upon terminating the debug session, the device will automatically transition to DeepSleep mode

¹ This is not retained by default. It must be configured by software

² See the device-specific datasheet to check if LPECO is supported.

³ Specific registers of CPU, DMA, and peripherals are retained while other parts are powered off

⁴ WDT/MCWDT operation can be disabled before switching to low-power mode. If WDT/MCWDT is used in low-power mode, CPU must wake up to clear WDT/MCWDT



Hibernate mode

- I/O states, RTC, WDT, and POR are retained; everything else is off
- Device resets on wakeup
- Wakeup event: RTC or GPIO (up to 4 pins¹) or WDT

	Component	State	Component	State
	CPU	Off	High-speed clock (IMO/ECO/PLL)	Off
	P-DMA/M-DMA	Off	ILO/WCO/LPECO ²	On
Core Function	SRAM	Off	Power-on-Reset (POR)	On
	Flash	Off	LVD/BOD/OVD/OCD	Off
	CSV ³	On	-	-
Peripherals	ADC	Off	RTC	On
	TCPWM	Off	SCB	Off
	GPIO	Freeze ⁴	LIN	Off
	EVTGEN	Off	M_TTCAN	Off
	WDT/MCWDT⁵	On (only WDT)	Others	Off

Review the Device Power Modes TRM chapter for additional details

Hint Bar

¹ In the Traveo II device, only two pins support this wakeup functionality. The datasheet contains additional details

² See the device-specific datasheet to check if LPECO is supported.


³ See the device-specific datasheet to check if CSV function is available in Hibernate mode.

⁴ The I/O state must be frozen before going into Hibernate mode and unfrozen after Reset, to complete the transition to Active mode

⁵ WDT/MCWDT operation can be disabled before switching to low-power mode. If WDT/MCWDT is used in low-power mode, CPU must wake up to clear WDT/MCWDT



- Device state and low-power mode transitions
 - RESET/OFF state transitions
 - Low-power mode transitions
 - Sleep mode
 - DeepSleep mode
 - Hibernate mode




Hint Bar

Review the Device Power Modes TRM chapter for additional details



RESET/OFF state transitions

- OFF state:
 - Represents the state with no power applied
 - Goes to RESET when power-up is above POR level (POR event)
- RESET state:
 - Detects reset event –
 POR, external reset, internal reset¹
 - Goes to Active mode after reset sequence completion
 - Starts IMO
- Assertion of XRES_L during any of the power modes will transition device to RESET



Hint Bar

Review the Device Power Modes TRM chapter for additional details


Review the Reset Sources training section for additional details

¹ Internal reset refers to reset by all factors except external reset (XRES_L)



Sleep mode transitions

- Enter Sleep mode¹
 - Set the interrupt controller for application-specific wakeup interrupt
 - Clear the SLEEPDEEP in SCR² register of both CPUs
 - Execute WFI³ instruction on both CPUs
- Wakeup
 - Wakeup of application-specific interrupt occurs
 - CPU goes from Sleep mode to Active mode and executes interrupt handler



Hint Bar

Review the Device Power Modes TRM chapter for additional details

Arm® provides additional supporting material on their webpage: infocenter.arm.com

When transitioning from Active mode to Sleep mode, the LPACTIVE profile is inherited

When transitioning from Sleep mode to Active mode, the LPSLEEP profile is inherited

¹ Device will enter Sleep mode only when both cores are in sleep state


² The SCR register is CPU-specific

³ Wait for interrupt. Forces processor to suspend execution until Interrupt events



DeepSleep mode transitions

- Enter DeepSleep mode
 - Check if low-power functions are ready¹
 - Set the wakeup interrupt controller (WIC)
 for application-specific wakeup interrupt
 - Set the SLEEPDEEP in the SCR register of both CPUs
 - Execute WFI instructions on both CPUs
- Wakeup
 - Wakeup interrupt from DeepSleep peripherals or GPIOs
 - Device transitions to Active mode
 - CPU exits DeepSleep mode and executes interrupt handler



Hint Bar

Review the Device Power Modes TRM chapter for additional details

If an attempt is made to transition to DeepSleep mode while low-power circuits are not ready or the debugger is connected, the device will enter Sleep mode temporarily and automatically transition to DeepSleep mode when both conditions are satisfied

¹ Review the Register TRM for additional PWR CTL.LPM READY details




Hibernate mode transitions

- Enter Hibernate mode
 - Set the PWR_HIBERNATE¹ and PWR_HIB_DATA¹ registers based on the wakeup requirement
 - Set the FREEZE bit [17] of PWR_HIBERNATE register to freeze the I/O pins
 - Set the HIBERNATE bit [31] of PWR_HIBERNATE register to enter Hibernate mode
 - Read the PWR_HIBERNATE register to make sure that the write has taken effect
 - Execute WFI instruction on both CPUs

Wakeup

- Wakeup event from RTC, designated GPIOs, or WDT
- Goes to RESET state
- Transitions to Active mode after reset sequence completion²



Hint Bar

Review the Device Power Modes TRM chapter for additional details


Traveo II offers four 32-bit registers in the backup domain to hold the data during Hibernate mode

¹ The Register TRM provides additional details of PWR_HIBERNATE and PWR_HIB_DATA

² Unfreeze the I/Os after reaching Active state to complete transition



Part of your life. Part of tomorrow.





Revision	ECN	Submission Date	Description of Change
**	6141414	04/25/2018	Initial release
*A	6360852	10/23/2018	Added page 2 Updated pages 3, 4, 5, 6, 7, 8, 10, 13, and 15
*B	6678067	09/24/2019	Added page 5 Updated page 2 to 4, 6, 7, 9, 10, 12, 13, 14, 15, and 16 - Deleted CYT2B5 series - Changed from "Deep Sleep" to "DeepSleep" - Changed from "XRES" to "XRES_L" - Changed "Execute WFI instructions on all CPUs" to "Execute WFI instructions on both CPUs
*C	6825785	03/06/2020	Updated pages: 6 to 15 - Change to SRAM from System SRAM: 7 to 10 - Change to M_TTCAN from CAN: 7 to 10 - Updated the Hint Bar comments: 6 to 15 - Updated figures for better view: 11 to 15
*D	7041467	12/10/2020	Page 2: Added the new products Page 3 to 5: Changed to new block diagram. Page t to 10: Added the LPECO and CSV to table. Page 10 and 15: Added the WDT to wakeup event factors.