Customer training workshop

TRAVEO[™] T2G Clock Extension Peripheral Interface (CXPI)







Target products

> Target product list for this training material:


Family category	Series	Code flash memory size
TRAVEO [™] T2G Automotive Body Controller Entry	CYT2B9	Up to 2112KB
TRAVEO [™] T2G Automotive Body Controller Entry	CYT2BL	Up to 4160KB
TRAVEO [™] T2G Automotive Cluster Entry	CYT2CL	Up to 4160 KB
TRAVEO [™] T2G Automotive Cluster 2D	CYT3DL	Up to 4160KB
TRAVEO™ T2G Automotive Cluster 2D	CYT4DN	Up to 6336KB
TRAVEO™ T2G Automotive Cluster 2D	CYT4EN	Up to 6336 KB



Introduction to TRAVEO[™] T2G Body Controller Entry

Hint Bar The CXPI controller is part of peripheral blocks) CPU subsystem **Review TRM chapter 30 for** CYT2BL additional details MXS40-HT SWJ/MTB/CTI SWJ/ETM/ITM/CTI eCT Flash Crypto M-DMA0 4 Channel P-DMA1 44 Channel P-DMA0 92 Channel Arm® ASIL-B Arm[®] Cortex[®] SRAM0 SRAM1 ROM AES, SHA, CRC, 4160 KB Code-flash + Cortex[®] M0+ 256 KB 256 KB TRNG, RSA, 32 KB M4 128 KB Work-flash ECC 100 MHz 160 MHz 8 KB \$ 8 KB \$ System resources FPU, NVIC, MPU SRAM Controller SRAM Controller Initiator/MMIO **ROM Controller** MUL. NVIC. MPU FLASH Controller Power ĴĆ ĴĹ] [Sleep Control POR BOD System interconnect (Multi Layer AHB, IPC, MPU/SMPU) OVD LVD REF PWRSYS-HT Peripheral interconnect (MMIO, PPU) LDO PCLK Clock Clock Control Prog. 2xILO WDT IMO ECO Analog CSV FLL 83x TCPWM TIMER, CTR, QD, PWM Event Generator 8x CANFD CAN-FD Interface SAR 1xPLL ADC 12x LIN LIN/UART 1x SCB C, SPI, UART 7x SCB EVTGEN eFUSE 1024 bit Reset SSOI (12-bit) Reset Control XRES GPIO Test x3 TestMode Entry Digital DFT Analog DFT SARMUX WCO 64 ch RTC Power Modes High-speed I/O Matrix, Smart I/O, Boundary Scan Active/Sleep LowePowerActive/Sleep 5x Smart I/O Up to 148x GPIO_STD, 4x GPIO_ENH DeepSleep I/O subsystem Hibernate





CXPI overview

- Clock Extension Peripheral Interface (CXPI) is a single-line communication bus with clock modulation to synchronize all slave nodes with the master clock
- Features
 - CXPI protocol support in hardware according to ISO/WD 20794-4
 - Master and Slave nodes
 - Autonomous request field and response transfer processing
 - Data signal encoding and decoding formats
 - Non-return to zero (NRZ) mode
 - Pulse-width modulation (PWM) mode
 - Wake pulse generation
 - Error detection
 - Timeout detection
 - Test modes including hardware error injection


Hint Bar





CXPI block diagram






Hint Bar

CXPI module block components

- > CXPI channel
 - Message frame format
 - Message transfer processing commands
 - Message frame transfer
 - Arbitration loss
 - Bus signal modulation
 - FIFO buffer
 - P-DMA trigger
 - Timeout detection
 - Enabling CXPI channel
 - Power modes
 - Oversampling
 - Noise filter









Message frame format (1/2)

Normal frame









Message transfer processing commands

> These commands are set in the CMD register

Command	Description
TX_HEADER	Transmit a header
TX_RESPONSE	Transmit a response
IFS_WAIT	Check if the bus is in idle state before transmitting
RX_HEADER	Receive a header
RX_RESPONSE	Receive a response

- > Advantage
 - Reduces CPU load

Review TRM section 30.5 and Register TRM for additional details Inter Frame Space (IFS)

Hint Bar

Message frame transfer

- Method 1: Event trigger method
 - The master and each slave node can start a frame when the bus is ready for transmission
 - Advantage:
 - High responsivity to the event
- Method 2: Polling method >
 - Message transfers are scheduled in general and thereby every transfer is initiated by the master
 - Advantage: —
 - Ensures the periodicity of the communication





Hint Bar

Review TRM section 30.6 for additional details

Either method can be chosen and implemented


requirements

according to the system



Method 1: Event trigger method example

- Node A transmits Request ID B after detecting that the bus is in idle state
- 2 Node B, corresponding to Request ID B, transmits Response B
- 3 Event occurs on node B and node C
- A Request ID B and Request ID C are transmitted at the same time when the bus is in idle state
- **5** Collision occurs
- 6 Request ID C (node C) is transmitted as a result of arbitration and Response C is retransmitted
- Node B transmits Request ID B based on the time when the bus moves to idle state



Hint Bar


Review TRM section 30.6.7 for additional details

Arbitration takes place according to PID field priority. The smaller frame ID with the bit of logical value '0' has priority over the bit of logical value '1'



Method 2: Polling method example

- Node A transmits Request ID B after detecting that the bus is in idle state
 Node B, corresponding to Request ID B, transmits Response B
 Event occurs on node B1 and node C
 Node A sends a PTYPE field to permit all slave nodes to send a request field for this time slot
 Request ID B and Request ID C are transmitted at the same time
 Collision occurs
- Request ID C (node C) is transmitted as a result of arbitration and Response C is retransmitted
- ⁽⁸⁾ Node C transmits response so that node A transmits frame ID C of the node C



Hint Bar

Review TRM section 30.6.7 for additional details

Arbitration takes place according to PID field priority. The smaller frame ID with the bit of logical value '0' has priority over the bit of logical value '1'

Arbitration loss

)

>




Defined as TX and RX bit mismatch during transmission of the PID field or Hint Bar PTYPE field1 **Review TRM section 30.6.8** If an arbitration is lost, HW checks whether it has reached its maximum and Register TRM for additional details amount of retries via CTL2.RETRY Start Arbitration lost Arbitration Yes retry max? Retransmit Notify SW about arbitration lost Transmission No successful? Yes-End ¹ Excluding Start bit or Stop bit



Event trigger method operation (1/2)

Transmission of PID and RESPONSE by Master/Slave




Step	Software Processing	CXPI Hardware Processing
 (0) 1. Channel initialization: Set master/slave and modulation mode (NRZ/PWM) Automatic Transceiver Handling ON/OFF Receive PID Zero Check OFF (only for slave in Polling method) RX filtering ON/OFF Set IFS length and IBS length TX abort for bit error detection ON/OFF Define PWM pulses (only PWM mode) Configure RX sample point Define TX wake-up pulse length Select Time-out and configure FIFO 		1. Channel disabled
	Enable Channel and transit CXPI bus to Normal mode	2. Entering normal mode
(1)	 PID field Transmission (master/ slave) Write PID value Set CMD.RX_RESPONSE Set CMD.TX_HEADER (trigger PID transmission) PID field Reception (master/ slave): PID field Reception (master/ slave): Set CMD.RX_RESPONSE Set CMD.RX_HEADER Set CMD.RX_HEADER 	Waiting for transfer



Event trigger method operation (2/2)

> Transmission of PID and RESPONSE by Master/Slave




Step	Software Pr	ocessing	CXPI Hardware	e Processing
(2)	-		Transferring PID	
(3.1)	Process PID (due to possible arbitration)		INTR.RX_HEADER_PID_DONE flag set	
(3.2)	 Response Transmission: Write FI value Write DLEXT value¹ Write data to TX FIFO Clear CMD.RX_RESPONSE Set CMD.TX_RESPONSE 	 Response Reception: No action 	 Response Transmission: Waiting for TX request 	Response Reception
(4)	-	-	Transmitting FI field IBS transmitter	Receiving FI field received
(5)	-	-	Transmitting DLCEXT field and IBS ¹	DLCEXT field received ¹
(6.1)	Process TX FIFO ¹	Process RX FIFO ¹	Transmitting data bytes and IBS	Receiving data bytes
(6.2)	-		Data field transmission completedTransmitting CRC	Data field reception completedReceiving CRC
(7)	Frame post processing		Response succeeded	Response succeeded
(8)	-		End-of-Frame (EOF) 10 Tbit after response completion INTR.TXRX_COMPLETE flag is set	

¹ In long frame only



Polling method operation (1/2)

> Transmission of PID and RESPONSE by Master/Slave, and transmission of PTYPE by Master




Step	Software Processing	CXPI Hardware Processing
(0)	 Channel initialization: Set master/slave and modulation mode (NRZ/PWM) Automatic Transceiver Handling ON/OFF Receive PID Zero Check ON (only for slave in Polling method) RX filtering ON/OFF Set IFS length and IBS length TX abort for bit error detection ON/OFF Define PWM pulses (only PWM mode) Configure RX sample point Define TX wake-up pulse length Select Time-out and configure FIFO Start: Enable Channel and transit CXPI bus to normal mode 	 Channel disabled Entering normal mode
(1)	 Master only: Set CMD.WAIT_IFS Write PID/PYTPE value Set CMD.RX_RESPONSE Set CMD.RX_RESPONSE Set CMD.TX_HEADER (trigger PID transmission) Slave only: Write PID value (PTYPE case only) Set CMD.RX_RESPONSE Set CMD.TX_HEADER (trigger PID transmission) 	Waiting for transfer



Polling method operation (2/2)

> Transmission of PID and RESPONSE by Master/Slave, and transmission of PTYPE by Master




Software F	Processing	CXPI Hardware I	Processing
-	-	Transferring PTYPE (optional)	
-	-	Transferring PID	
Process PID (check for arbitration loss (slave only))	INTR.RX_HEADER_PID_DONE flag set	
 Response Transmission: Write FI value Write DLEXT value¹ Write data to TX FIFO Clear CMD.RX_RESPONSE Set CMD.TX_RESPONSE 	 Response Reception: No action 	Response Transmission: Waiting for TX request	Response Reception
-	-	Transmitting FI field and IBS transmitted	Receiving FI field received
-	-	Transmitting DLCEXT field ¹ and IBS	DLCEXT field received ¹
Process TX FIFO ¹	Process RX FIFO ¹	Transmitting data bytes and IBS	Receiving data bytes
-		Data field transmission completedTransmitting CRC	Data field reception completedReceiving CRC
Frame post processing		Response succeeded	Response succeeded
-		EOF 10 Tbit after response completion INTR.TXRX_COMPLETE flag is set	
		Write FI value Write DLEXT value ¹ Write data to TX FIFO Clear CMD.RX_RESPONSE Set CMD.TX_RESPONSE - Process TX FIFO ¹ Process RX FIFO ¹ -	- - Transferring PTYPE (optional) - Transferring PID Process PID (check for arbitration loss (slave only)) INTR.RX_HEADER_PID_DONE flag set 1. Response Transmission: 1. Response Reception: • Write Fl value • No action • Write DLEXT value ¹ • No action • Write data to TX FIFO • No action • Clear CMD.RX_RESPONSE - • Set CMD.TX_RESPONSE - • Set CMD.TX_RESPONSE - • Process TX FIFO ¹ • Process RX FIFO ¹ • Process TX FIFO ¹ • Process RX FIFO ¹ • Transmitting data bytes and IBS • Data field transmission completed • Transmitting CRC Frame post processing • Response succeeded - • Response succeeded

¹ In long frame only




Bus signal modulation (1/3)


- The CXPI channel can process NRZ signals (CTL0.MODE = 0) and PWM signals (CTL0.MODE = 1)
- The following diagram shows the encoded CXPI bus signals:



Hint Bar Review TRM section 30.3


for additional details





Bus signal modulation (2/3)

- Non-Return to Zero (NRZ) mode >
 - Since the channel does not provide the CXPI clock signal, the clock must be generated by _ another module separately



CXPI



Bus signal modulation (3/3)




Hint Bar

Review TRM section 30.3

for additional details

- Pulse-width modulation (PWM) mode
- > PWM encoding and decoding is done in the CXPI channel
- > Additional device is not needed to generate the clock on the CXPI bus



>

->





Every channel has two separate TX and RX FIFO buffers with 16-byte depth each ¹ Provides "underflow" and "overflow" events – An "underflow" event is triggered by an attempt to read from an empty FIFO – An "overflow" event is triggered when the FIFO data is overwritten	Hint Bar Review TRM section 30.6.6 for additional details FIFO buffers are only applied in the Data Field

infineon

P-DMA transfer trigger

- To avoid additional CPU access to the FIFO buffers, every CXPI channel is connected to P-DMA with trigger signal lines for both FIFO buffers
- > P-DMA trigger is set in the following instances:
 - Transmission:
 - TX_FIFO_STATUS.USED < TX_FIFO_CTL.TRIGGER_LEVEL</p>
 - Reception:
 - RX_FIFO_STATUS.USED > RX_FIFO_CTL.TRIGGER_LEVEL





Timeout detection

Timeout Detection

(TIMEOUT_SEL)

0 (OFF)

Selection

> The timeout feature has the following configurations:

Timeout Detection:

No

Yes

Copyright © Infineon Technologies AG 2022. All rights reserved.

header-response

Timeout Detection:

header-header-response

No

No

Yes

Timeout Detection:

No

No

header-header

	2	Yes	Yes	
-				

- > Timeout length¹ is configured in Tbit
- TIMEOUT_SEL=1: 2 Tbits
- TIMEOUT_SEL=2: 3 Tbits

Review TRM section 30.8.2.7 and Register TRM for additional details


CXPI channel uses a fixed oversampling of 400, meaning 1 Tbit is equivalent to 400 samplings






Power modes

> The timeout feature has the following configurations:



Command	Description
WAKE_TO_STANDBY	Direct HW to wake up from Sleep mode to Standby mode
TX_WAKE_PULSE	Direct HW to send wake-up pulse
SLEEP	Direct HW to sleep mode



Enabling CXPI channel




- Each CXPI channel must be enabled by the CTL0.ENABLED bit
- When the same bit is cleared, all registers are cleared except the control registers
- After it is re-enabled, the CXPI channel restarts from the Sleep mode

Review TRM section 30.6.4 and Register TRM for additional details

Oversampling





¹ A dedicated internal CXPI channel clock derived from the CLK_PERI, which would dictate the baud rate of the CXPI functionality.

Hint Bar

PCLK_CXPIx_CLOCK_CH_ENy

Noise filter

FF1

FF1

tx_in[i]

rx_in[i]

FF2

FF2

tx_synced

rx_synced


28

CTL0i.FILTER_EN

rx_filtered

0'

·1·




noise_filter_out

Filter



CXPI module block components





Hint Bar

Review TRM section 30.7.2


for additional details

Max channel number

(CH NR)

Test modes (1/2)

- Partial disconnect mode
 - Loopback mode is done via the IOSS port pin structure
 - Connection between CXPI ch.[i] and CXPI ch.[CH_NR-1]




- Advantage
 - The communication can be monitored outside the device



Test modes (2/2)

- > Full disconnect mode
 - Full loopback mode between CXPI ch.[i] and CXPI ch.[CH_NR-1]
 - There is no connection to port pins



- > Advantage
 - Test can be performed without any external transceivers or device involvement

Review TRM section 30.7.2 for additional details

Hint Bar



Part of your life. Part of tomorrow.

Copyright © Infineon Technologies AG 2022. All rights reserved.



Revision history

Revision	ECN	Submission Date	Description of Change
**	6401064	2018/12/04	Initial release
*A	6649384	2019/08/07	Added the note descriptions of all pages. Added slides 4, 16 and 18. Updated page 2, 8, 10, 11, 13, 15, 17 and 25.
*В	7053066	2020/12/16	Updated page 3, 22
*C	7799385	2022/08/17	Updated page 1 to 4, 6, 7, 19, 23, 27 to 29.