

Customer training workshop

TRAVEO™ T2G Clock Extension
Peripheral Interface (CXPI)

Q3 2022




Target products

- › Target product list for this training material:

Family category	Series	Code flash memory size
TRAVEO™ T2G Automotive Body Controller Entry	CYT2B9	Up to 2112KB
TRAVEO™ T2G Automotive Body Controller Entry	CYT2BL	Up to 4160KB
TRAVEO™ T2G Automotive Cluster Entry	CYT2CL	Up to 4160 KB
TRAVEO™ T2G Automotive Cluster 2D	CYT3DL	Up to 4160KB
TRAVEO™ T2G Automotive Cluster 2D	CYT4DN	Up to 6336KB
TRAVEO™ T2G Automotive Cluster 2D	CYT4EN	Up to 6336 KB

Introduction to TRAVEO™ T2G Body Controller Entry

› The CXPI controller is part of peripheral blocks



CYT2BL
MXS40-HT
ASIL-B

System resources

Power

Sleep Control
POR BOD
OVD LVD
REF
PWRSYS-HT
LDO

Clock

Clock Control
2xLO WDT
IMO ECO
FLL CSV
1xPLL

Reset

Reset Control
XRES

Test

TestMode Entry
Digital DFT
Analog DFT

WCO

RTC

Power Modes

Active/Sleep
LowPowerActive/Sleep
DeepSleep
Hibernate

Hint Bar


Review TRM chapter 30 for additional details

Introduction to TRAVEO™ T2G Cluster

> The CXPI controller is part of peripheral blocks

Hint Bar

Review TRM chapter 30 for additional details



CXPI overview


- › Clock Extension Peripheral Interface (CXPI) is a single-line communication bus with clock modulation to synchronize all slave nodes with the master clock
- › Features
 - CXPI protocol support in hardware according to ISO/WD 20794-4
 - Master and Slave nodes
 - Autonomous request field and response transfer processing
 - Data signal encoding and decoding formats
 - Non-return to zero (NRZ) mode
 - Pulse-width modulation (PWM) mode
 - Wake pulse generation
 - Error detection
 - Timeout detection
 - Test modes including hardware error injection

Hint Bar

Review TRM section 30.1 for additional details

CXPI block diagram

> CXPI module block component




Hint Bar

Review TRM section 30.2 for additional details


CXPI module block components

- > CXPI channel
 - Message frame format
 - Message transfer processing commands
 - Message frame transfer
 - Arbitration loss
 - Bus signal modulation
 - FIFO buffer
 - P-DMA trigger
 - Timeout detection
 - Enabling CXPI channel
 - Power modes
 - Oversampling
 - Noise filter



Message frame format (1/2)


> Normal frame



¹ The DLC value signifies data bytes only and does not include the CRC byte.

Message frame format (2/2)

Long frame



¹ The DLCEXT value signifies data bytes only and does not include the CRC byte.

Data Length Code Extension (DLCEXT) field:

- 8 bits of DLCEXT (Up to 255 bytes)

Message transfer processing commands

- › These commands are set in the CMD register

Command	Description
TX_HEADER	Transmit a header
TX_RESPONSE	Transmit a response
IFS_WAIT	Check if the bus is in idle state before transmitting
RX_HEADER	Receive a header
RX_RESPONSE	Receive a response

- › Advantage
 - Reduces CPU load

Hint Bar

Review TRM section 30.5 and Register TRM for additional details Inter Frame Space (IFS)

Message frame transfer

- › Method 1: Event trigger method
 - The master and each slave node can start a frame when the bus is ready for transmission
 - Advantage:
 - High responsivity to the event
- › Method 2: Polling method
 - Message transfers are scheduled in general and thereby every transfer is initiated by the master
 - Advantage:
 - Ensures the periodicity of the communication

Hint Bar

Review TRM section 30.6 for additional details

Either method can be chosen and implemented according to the system requirements


Method 1: Event trigger method example

- ① Node A transmits Request ID B after detecting that the bus is in idle state
- ② Node B, corresponding to Request ID B, transmits Response B
- ③ Event occurs on node B and node C
- ④ Request ID B and Request ID C are transmitted at the same time when the bus is in idle state
- ⑤ Collision occurs
- ⑥ Request ID C (node C) is transmitted as a result of arbitration and Response C is retransmitted
- ⑦ Node B transmits Request ID B based on the time when the bus moves to idle state

Hint Bar

Review TRM section 30.6.7 for additional details

Arbitration takes place according to PID field priority. The smaller frame ID with the bit of logical value '0' has priority over the bit of logical value '1'




Method 2: Polling method example

- ① Node A transmits Request ID B after detecting that the bus is in idle state
- ② Node B, corresponding to Request ID B, transmits Response B
- ③ Event occurs on node B1 and node C
- ④ Node A sends a PTYPE field to permit all slave nodes to send a request field for this time slot
- ⑤ Request ID B and Request ID C are transmitted at the same time
- ⑥ Collision occurs
- ⑦ Request ID C (node C) is transmitted as a result of arbitration and Response C is retransmitted
- ⑧ Node C transmits response so that node A transmits frame ID C of the node C

Hint Bar


Review TRM section 30.6.7 for additional details

Arbitration takes place according to PID field priority. The smaller frame ID with the bit of logical value '0' has priority over the bit of logical value '1'



Arbitration loss

- › Defined as TX and RX bit mismatch during transmission of the PID field or PTYPE field¹
- › If an arbitration is lost, HW checks whether it has reached its maximum amount of retries via CTL2.RETRY




¹ Excluding Start bit or Stop bit

Hint Bar

Review TRM section 30.6.8 and Register TRM for additional details

Event trigger method operation (1/2)


Transmission of PID and RESPONSE by Master/Slave



Step	Software Processing	CXPI Hardware Processing
(0)	<ol style="list-style-type: none"> Channel initialization: <ul style="list-style-type: none"> Set master/slave and modulation mode (NRZ/PWM) Automatic Transceiver Handling ON/OFF Receive PID Zero Check OFF (only for slave in Polling method) RX filtering ON/OFF Set IFS length and IBS length TX abort for bit error detection ON/OFF Define PWM pulses (only PWM mode) Configure RX sample point Define TX wake-up pulse length Select Time-out and configure FIFO Start: <ul style="list-style-type: none"> Enable Channel and transit CXPI bus to Normal mode 	<ol style="list-style-type: none"> Channel disabled Entering normal mode
(1)	<ul style="list-style-type: none"> PID field Transmission (master/slave) <ul style="list-style-type: none"> Write PID value Set CMD.WAIT_IFS Set CMD.RX_RESPONSE Set CMD.TX_HEADER (trigger PID transmission) PID field Reception (master/slave): <ul style="list-style-type: none"> Set CMD.RX_RESPONSE Set CMD.RX_HEADER 	Waiting for transfer

Event trigger method operation (2/2)

Transmission of PID and RESPONSE by Master/Slave




Step	Software Processing	CXPI Hardware Processing
(2)	-	Transferring PID
(3.1)	Process PID (due to possible arbitration)	INTR.RX_HEADER_PID_DONE flag set
(3.2)	<ul style="list-style-type: none"> Response Transmission: <ul style="list-style-type: none"> Write FI value Write DLEXT value¹ Write data to TX FIFO Clear CMD.RX_RESPONSE Set CMD.TX_RESPONSE Response Reception: <ul style="list-style-type: none"> No action 	<ul style="list-style-type: none"> Response Transmission: <ul style="list-style-type: none"> Waiting for TX request Response Reception
(4)	-	<ul style="list-style-type: none"> Transmitting FI field IBS transmitter Receiving FI field received
(5)	-	<ul style="list-style-type: none"> Transmitting DLCEXT field and IBS¹ DLCEXT field received¹
(6.1)	<ul style="list-style-type: none"> Process TX FIFO¹ Process RX FIFO¹ 	<ul style="list-style-type: none"> Transmitting data bytes and IBS Receiving data bytes
(6.2)	-	<ul style="list-style-type: none"> Data field transmission completed Data field reception completed Transmitting CRC Receiving CRC
(7)	Frame post processing	<ul style="list-style-type: none"> Response succeeded Response succeeded
(8)	-	End-of-Frame (EOF) 10 Tbit after response completion INTR.TXRX_COMPLETE flag is set

¹ In long frame only

Polling method operation (1/2)


- Transmission of PID and RESPONSE by Master/Slave, and transmission of PTYPE by Master



Step	Software Processing	CXPI Hardware Processing
(0)	<ol style="list-style-type: none"> Channel initialization: <ul style="list-style-type: none"> Set master/slave and modulation mode (NRZ/PWM) Automatic Transceiver Handling ON/OFF Receive PID Zero Check ON (only for slave in Polling method) RX filtering ON/OFF Set IFS length and IBS length TX abort for bit error detection ON/OFF Define PWM pulses (only PWM mode) Configure RX sample point Define TX wake-up pulse length Select Time-out and configure FIFO Start: <ul style="list-style-type: none"> Enable Channel and transit CXPI bus to normal mode 	<ol style="list-style-type: none"> Channel disabled Entering normal mode
(1)	<ol style="list-style-type: none"> Master only: <ul style="list-style-type: none"> Set CMD.WAIT_IFS Write PID/PYTPPE value Set CMD.RX_RESPONSE Set CMD.RX_RESPONSE Set CMD.TX_HEADER (trigger PID transmission) Slave only: <ul style="list-style-type: none"> Write PID value (PYTPPE case only) Set CMD.RX_RESPONSE Set CMD.RX_HEADER Set CMD.TX_HEADER 	Waiting for transfer

Polling method operation (2/2)

Transmission of PID and RESPONSE by Master/Slave, and transmission of PTYPE by Master




Step	Software Processing		CXPI Hardware Processing	
(2.1)	-	-	Transferring PTYPE (optional)	
(2.2)	-	-	Transferring PID	
(3.1)	Process PID (check for arbitration loss (slave only))		INTR.RX_HEADER_PID_DONE flag set	
(3.2)	1. Response Transmission: <ul style="list-style-type: none"> • Write FI value • Write DLEXT value¹ • Write data to TX FIFO • Clear CMD.RX_RESPONSE • Set CMD.TX_RESPONSE 	1. Response Reception: <ul style="list-style-type: none"> • No action 	<ul style="list-style-type: none"> • Response Transmission: Waiting for TX request 	<ul style="list-style-type: none"> • Response Reception
(4)	-	-	<ul style="list-style-type: none"> • Transmitting FI field and IBS transmitted 	<ul style="list-style-type: none"> • Receiving FI field received
(5)	-	-	<ul style="list-style-type: none"> • Transmitting DLCEXT field¹ and IBS 	<ul style="list-style-type: none"> • DLCEXT field received¹
(6.1)	<ul style="list-style-type: none"> • Process TX FIFO¹ 	<ul style="list-style-type: none"> • Process RX FIFO¹ 	<ul style="list-style-type: none"> • Transmitting data bytes and IBS 	<ul style="list-style-type: none"> • Receiving data bytes
(6.2)	-	-	<ul style="list-style-type: none"> • Data field transmission completed • Transmitting CRC 	<ul style="list-style-type: none"> • Data field reception completed • Receiving CRC
(7)	Frame post processing		<ul style="list-style-type: none"> • Response succeeded 	<ul style="list-style-type: none"> • Response succeeded
(8)	-	-	EOF 10 Tbit after response completion INTR.TXRX_COMPLETE flag is set	

¹ In long frame only

Bus signal modulation (1/3)

- > The CXPI channel can process NRZ signals (CTL0.MODE = 0) and PWM signals (CTL0.MODE = 1)
- > The following diagram shows the encoded CXPI bus signals:




Hint Bar

Review TRM section 30.3 for additional details


Bus signal modulation (2/3)

- › Non-Return to Zero (NRZ) mode
 - Since the channel does not provide the CXPI clock signal, the clock must be generated by another module separately

Master in NRZ mode



Slave in NRZ mode




Bus signal modulation (3/3)

- > Pulse-width modulation (PWM) mode
- > PWM encoding and decoding is done in the CXPI channel
- > Additional device is not needed to generate the clock on the CXPI bus

Hint Bar

Review TRM section 30.3 for additional details

Master/ Slave in PWM mode



FIFO buffer

- › Every channel has two separate TX and RX FIFO buffers with 16-byte depth each¹
- › Provides “underflow” and “overflow” events
 - An “underflow” event is triggered by an attempt to read from an empty FIFO
 - An “overflow” event is triggered when the FIFO data is overwritten

Hint Bar

Review TRM section 30.6.6 for additional details

FIFO buffers are only applied in the Data Field


¹ Refer to the Register TRM (INTR.TX, INTR.RX) for additional details.

P-DMA transfer trigger

- > To avoid additional CPU access to the FIFO buffers, every CXPI channel is connected to P-DMA with trigger signal lines for both FIFO buffers
- > P-DMA trigger is set in the following instances:
 - Transmission:
 - TX_FIFO_STATUS.USED < TX_FIFO_CTL.TRIGGER_LEVEL
 - Reception:
 - RX_FIFO_STATUS.USED > RX_FIFO_CTL.TRIGGER_LEVEL

Hint Bar

Review TRM section 30.6.6 for additional details



Timeout detection

- › The timeout feature has the following configurations:

Timeout Detection Selection (TIMEOUT_SEL)	Timeout Detection: header-header	Timeout Detection: header-response	Timeout Detection: header-header-response
0 (OFF)	No	No	No
1	No	Yes	No
2	Yes	Yes	Yes

- › Timeout length¹ is configured in Tbit
- › TIMEOUT_SEL=1: 2 Tbits
- › TIMEOUT_SEL=2: 3 Tbits

¹ You must not set IBS>TIME_LENGTH.


Hint Bar

Review TRM section 30.8.2.7 and Register TRM for additional details

CXPI channel uses a fixed oversampling of 400, meaning 1 Tbit is equivalent to 400 samplings

Power modes

- › The timeout feature has the following configurations:



Command	Description
WAKE_TO_STANDBY	Direct HW to wake up from Sleep mode to Standby mode
TX_WAKE_PULSE	Direct HW to send wake-up pulse
SLEEP	Direct HW to sleep mode

Hint Bar

Review TRM section 30.6.3 and Register TRM for additional details

These power modes are different from the device power save modes of the device

Enabling CXPI channel


- › Each CXPI channel must be enabled by the CTL0.ENABLED bit
- › When the same bit is cleared, all registers are cleared except the control registers
- › After it is re-enabled, the CXPI channel restarts from the Sleep mode

Hint Bar

Review TRM section 30.6.4 and Register TRM for additional details

Oversampling

- > One CXPI bit length corresponds to 400 PCLK_CXPIx_CLOCK_CH_ENy¹ cycles
- > The sample moment is the sampling point at which the value of the received signal is detected for further channel processing
- > The sample moment can be configured in CTL1.T_OFFSET




Hint Bar

Review TRM section 30.4.1 and Register TRM for additional details

¹ A dedicated internal CXPI channel clock derived from the CLK_PER1, which would dictate the baud rate of the CXPI functionality.

Noise filter

- › If CTL0.FILTER_EN = 1, “rx_synced” is fed to a three-input median filter and outputs the result as “rx_filtered”




Hint Bar

Review TRM section 30.4.3 for additional details

CXPI module block components

- > CXPI test registers
 - Test modes




Hint Bar

Review TRM section 30.7 for additional details

Test modes (1/2)

- › Partial disconnect mode
 - Loopback mode is done via the IOSS port pin structure
 - Connection between CXPI ch.[i] and CXPI ch.[CH_NR-1]



- › Advantage
 - The communication can be monitored outside the device


Hint Bar

Review TRM section 30.7.2 for additional details

Max channel number (CH_NR)

Test modes (2/2)

- › Full disconnect mode
 - Full loopback mode between CXPI ch.[i] and CXPI ch.[CH_NR-1]
 - There is no connection to port pins



- › Advantage
 - Test can be performed without any external transceivers or device involvement

Hint Bar

Review TRM section 30.7.2 for additional details



Part of your life. Part of tomorrow.

Revision history

Revision	ECN	Submission Date	Description of Change
**	6401064	2018/12/04	Initial release
*A	6649384	2019/08/07	Added the note descriptions of all pages. Added slides 4, 16 and 18. Updated page 2, 8, 10, 11, 13, 15, 17 and 25.
*B	7053066	2020/12/16	Updated page 3, 22
*C	7799385	2022/08/17	Updated page 1 to 4, 6, 7, 19, 23, 27 to 29.