Customer Training Workshop
Traveo™ II CAN FD Controller
## Target Products

- Target product list for this training material:

<table>
<thead>
<tr>
<th>Family Category</th>
<th>Series</th>
<th>Code Flash Memory Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>Traveo™ II Automotive Body Controller Entry</td>
<td>CYT2B6</td>
<td>Up to 576 KB</td>
</tr>
<tr>
<td>Traveo II Automotive Body Controller Entry</td>
<td>CYT2B7</td>
<td>Up to 1088 KB</td>
</tr>
<tr>
<td>Traveo II Automotive Body Controller Entry</td>
<td>CYT2B9</td>
<td>Up to 2112 KB</td>
</tr>
<tr>
<td>Traveo II Automotive Body Controller Entry</td>
<td>CYT2BL</td>
<td>Up to 4160 KB</td>
</tr>
<tr>
<td>Traveo II Automotive Body Controller High</td>
<td>CYT3BB/</td>
<td>Up to 4160 KB</td>
</tr>
<tr>
<td></td>
<td>CYT4BB</td>
<td></td>
</tr>
<tr>
<td>Traveo II Automotive Body Controller High</td>
<td>CYT4BF</td>
<td>Up to 8384 KB</td>
</tr>
<tr>
<td>Traveo II Automotive Cluster</td>
<td>CYT3DL</td>
<td>Up to 4160 KB</td>
</tr>
<tr>
<td>Traveo II Automotive Cluster</td>
<td>CYT4DN</td>
<td>Up to 6336 KB</td>
</tr>
</tbody>
</table>
Introduction to Traveo II Body Controller Entry

- CAN FD is part of the peripheral blocks

Review TRM chapter 23 for additional details
Introduction to Traveo II Body Controller High

› CAN FD is part of the peripheral blocks

Review TRM chapter 24 for additional details
Introduction to Traveo II Cluster

› CAN FD is part of the peripheral blocks

Copyright © Infineon Technologies AG 2020. All rights reserved.
CAN-FD Controller Overview

› Overview
  - ISO11898-1:2015 standard
  - Supports up to 8 Mbps

› Features
  - Flexible datarate (FD) with up to 64 data bytes per message
  - Time-Triggered (TT) communication on CAN (ISO 11898-4: 2004)
  - Programmable loopback test mode
  - Shared timestamp counter
  - Acceptance filtering
  - Receive FIFO top pointer
  - Enables DMA access on the FIFO
  - Shared Message RAM (MRAM)
  - Error-correcting code (ECC) generator and checker

Copyright © Infineon Technologies AG 2020. All rights reserved.
CAN FD Controller Block Diagram

› CAN FD controller components

M_TTCAN Channel

- Slave Interface
- MMIO & Control
- RX FIFO Top Pointers
- Shared Timestamp Counter
- RX Handler
- TX Handler
- ECC Generator and Checker
- Shared Message RAM

hclk
cclk

Fault Report

CAN[i]_TX
CAN[i]_RX

Review section 2.1 of the CAN FD TRM chapter for additional details.
CAN Core

› Classic CAN & CAN FD operation
  – Supports Standard and Extended ID
› Transmitter Delay Compensation
  – Supports the transmitter delay measurement and offset setting
› Power Down
  – Supports sleep mode
› Test Mode
  – Supports loopback mode
› Interrupt
  – Two types of interrupts

Hint Bar

Review section 3.1 of the CAN FD TRM chapter for additional details
## Classic CAN & CAN FD Operation

### Standard format (11-bit ID)

<table>
<thead>
<tr>
<th></th>
<th>CAN FD</th>
<th>Classic CAN</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Base Identifier</strong></td>
<td><a href="#">11-bit ID</a></td>
<td><a href="#">11-bit ID</a></td>
</tr>
<tr>
<td><strong>DLC</strong></td>
<td>(4 bits)</td>
<td>(4 bits)</td>
</tr>
<tr>
<td><strong>Data</strong></td>
<td>(0–6 Bytes)</td>
<td>(0–6 Bytes)</td>
</tr>
<tr>
<td><strong>CRC</strong></td>
<td>(15 bits)</td>
<td>(15 bits)</td>
</tr>
<tr>
<td><strong>EOF</strong></td>
<td>(7 bits)</td>
<td>(7 bits)</td>
</tr>
<tr>
<td><strong>IFS</strong></td>
<td>(3 bits)</td>
<td>(3 bits)</td>
</tr>
</tbody>
</table>

### Extended format (29-bit ID)

<table>
<thead>
<tr>
<th></th>
<th>CAN FD</th>
<th>Classic CAN</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Base Identifier</strong></td>
<td><a href="#">29-bit ID</a></td>
<td><a href="#">29-bit ID</a></td>
</tr>
<tr>
<td><strong>Identifier Extension</strong></td>
<td><a href="#">29-bit ID</a></td>
<td><a href="#">29-bit ID</a></td>
</tr>
<tr>
<td><strong>DLC</strong></td>
<td>(4 bits)</td>
<td>(4 bits)</td>
</tr>
<tr>
<td><strong>Data</strong></td>
<td>(0–64 Bytes)</td>
<td>(0–64 Bytes)</td>
</tr>
<tr>
<td><strong>CRC</strong></td>
<td>(17/21 bits)</td>
<td>(17/21 bits)</td>
</tr>
<tr>
<td><strong>EOF</strong></td>
<td>(7 bits)</td>
<td>(7 bits)</td>
</tr>
<tr>
<td><strong>IFS</strong></td>
<td>(3 bits)</td>
<td>(3 bits)</td>
</tr>
</tbody>
</table>

---

<table>
<thead>
<tr>
<th><strong>Hint Bar</strong></th>
</tr>
</thead>
</table>

Review section 3.1 of the CAN FD TRM chapter and Register TRM for additional details.

---

Differential Bits at Format
Define Change Bits
Transmitter Delay Compensation

- Supports the transmitter delay measurement and offset setting
- Background
  - When transmitting via CANx_y_TX, CAN FD controller receives the transmitted data from its local CAN transceiver via CANx_y_RX. The received data is delayed by the transmitter delay. In case this delay is greater than TSEG1, a bit error is detected. To enable a data phase bit time that is even shorter than the transmitter delay, the delay compensation is introduced.
- Advantage
  - This enables transmission with higher bit rates during the CAN FD data phase, independent of the delay of a specific CAN transceiver

![Diagram of CAN FD communication and delay compensation](image)

1 time segment before sample point
Power Down (Sleep Mode)

› A clock provided to the CAN channel can be stopped by raising a clock stop request through the CTL.STOP_REQ bit
› After receiving an acknowledge from the CAN channel, hardware automatically stops the clock
› Clearing CTL.STOP_REQ allows exit from power down mode¹
› All CAN configurations and MRAM except the timestamp counter are retained during DeepSleep mode

› **Advantages:**
  – Unlike older approaches, software does not have to wait for an acknowledge and can be used for other functionality
  – Power down (stopping clock) reduces power consumption when the CAN bus is idle

¹ CTL.STOP_REQ must not be cleared before receiving an acknowledge from the CAN channel
Test Mode

› External Loopback mode
  - Ignores acknowledge errors (recessive bit sampled in the acknowledge slot of a data/remote frame) in loopback mode
  - Performs an internal feedback from TX output to RX input
  - Transmitted messages can be monitored at the CAN[i][j]_TX pin

› Internal Loopback mode
  - Can be tested without affecting a running CAN system connected to the CAN[i][j]_TX and CAN[i][j]_RX pins

› Use Case
  - CAN diagnosis without the influence of external ECU¹ by using the internal loopback mode

¹ Electrical Control Unit
Interrupt

- Each interrupt source in the M_TTCAN channel can be separately enabled or disabled using the IE register.
- Each enabled interrupt from the channel can be routed either to the interrupt 0 or interrupt 1 line using the ILS and ILE registers. By default, all interrupts are routed to the interrupt 0 line.

Hint Bar

Review section 2.3 of the CAN FD TRM chapter and Register TRM for additional details.

The description of the IE register in the Register TRM provides a list of all possible interrupt sources.
The shared timestamp counter supports a 16-bit timestamp value.
Shared Timestamp Counter

- The timestamp counter records a 16-bit timestamp value when messages are sent or received.
- The captured timestamp value is stored in the respective buffer or FIFO element.
- Advantage:
  - To make event ordering global in the device, the 16-bit timestamp counter is shared among all M_TTCAN channels.

Review section 3.2 of the CAN FD TRM chapter and Register TRM (TS_CNT) for additional details.
RX Handler

CAN FD controller components

› RX Handler
   - Acceptance Filtering
   - Dedicated RX Buffers
   - RX FIFOs

› RX FIFO Top Pointers

Review section 3.4 of the CAN FD TRM chapter for additional details.
Acceptance Filtering

› Two sets of acceptance filters
  - For standard identifiers
  - For extended identifiers
› Features
  - Each filter element\(^1\) can be configured as
    - Range filter (from - to)
    - Filter for one or two dedicated IDs
    - Classic bit mask filter
  - Each filter element is configurable for acceptance or rejection filtering
  - Each filter element can be enabled/disabled individually
  - Filters are checked sequentially from element #0 until the first match

\(^1\) A filter element is a condition of the filtering list. There can be up to 192 filter elements
Dedicated RX Buffers

› Up to 64 dedicated RX Buffers
  - After a received message is accepted by a filter element, the message is stored in the RX Buffer in the Message RAM referenced by the filter element

› Use Case
  - Receive only the specific message ID (8) with the dedicated RX Buffer and acceptance filter

› Advantage
  - Accepts frames only with specific message IDs

<table>
<thead>
<tr>
<th>Message ID: 2</th>
<th>Message ID: 5</th>
<th>Message ID: 8</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><img src="image1.png" alt="Image" /></td>
<td><img src="image2.png" alt="Image" /></td>
<td><img src="image3.png" alt="Image" /></td>
</tr>
<tr>
<td>A Specific Message ID: 8 is Configured in the Acceptance Filter</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dedicated RX Buffer</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
RX FIFOs

› RX FIFOs can be configured to hold up to 64 elements each
› Received messages that pass acceptance filtering are transferred to the RX FIFO as configured by the matching filter element
› When the RX FIFO Put Index reaches the RX FIFO Get Index, the RX FIFO Full condition interrupt flag is set
› Watermark interrupt
  – To avoid RX FIFO overflow, use the RX FIFO Watermark interrupt
› Use Case
  – The RX FIFO Watermark interrupt flag can be used to trigger DMA
RX FIFO Top Pointer

- Tracks the number of message data words read, and updates the pointer information after reading the last word

- Provides a single location\(^1\) to read the data

- Advantages
  - Reduces the software process to retrieve the read pointer, calculate correct MRAM address, and update the read pointer
  - Reduces bus load and latency
  - Enables DMA on FIFOs

---

\(^1\) RXFTOP0_DATA for RX FIFO0, RXFTOP1_DATA for RX FIFO1
TX Handler

- CAN FD controller components
  - TX Handler
  - Dedicated TX Buffers
  - TX FIFO and TX Queue
  - Mixed Dedicated TX Buffers/ TX FIFO
  - Mixed Dedicated TX Buffers/ TX Queue
  - TX Event FIFO

Review section 3.5 of the CAN FD TRM chapter for additional details
Dedicated TX Buffers

› Each 32-bit dedicated TX Buffer is configured with a specific Message ID
› If multiple TX Buffers are configured with the same Message ID, the TX Buffer with the lowest buffer number is transmitted first

Dedicated TX Buffers allocate “Element Size” 32-bit words in the MRAM

<table>
<thead>
<tr>
<th>Data Field [bytes]</th>
<th>Element Size [RAM words]</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>12</td>
<td>5</td>
</tr>
<tr>
<td>16</td>
<td>6</td>
</tr>
<tr>
<td>20</td>
<td>7</td>
</tr>
<tr>
<td>24</td>
<td>8</td>
</tr>
<tr>
<td>32</td>
<td>10</td>
</tr>
<tr>
<td>48</td>
<td>14</td>
</tr>
<tr>
<td>64</td>
<td>18</td>
</tr>
</tbody>
</table>
TX FIFO and TX Queue

› TX FIFO
- Messages stored in the TX FIFO are transmitted starting with the message referenced by the Get Index.
- After each transmission, the Get Index is incremented cyclically until the TX FIFO is empty

› TX Queue
- Messages stored in the TX Queue are transmitted starting with the message with the lowest Message ID (highest priority)
- If multiple TX Queues are configured with the same Message ID, the TX Queue with the lowest buffer number is transmitted first

1 TXFQS.TFGI
**Mixed Dedicated TX Buffers/TX FIFO**

› The MRAM TX Buffer section is subdivided into a set of dedicated TX Buffers and TX FIFO

![Diagram showing dedicated TX Buffers and TX FIFO](image)

**TX Prioritization**
- Scan dedicated TX Buffers and the oldest pending TX FIFO Buffer (referenced by Get Index)
- The TX Buffer with the lowest Message ID has the highest priority and is transmitted next

Review section 3.5.5 of the CAN FD TRM chapter and Register TRM for additional details.
Mixed Dedicated TX Buffers/TX Queue

- The MRAM TX Buffer section is subdivided into a set of dedicated TX Buffers and a TX Queue

- TX Prioritization
  - Scan all TX Buffers with an activated transmission request
  - The TX Buffer with the lowest Message ID has the highest priority and is transmitted next
TX Event FIFO

- Message ID and timestamp are stored in the TX Event FIFO element
- Can be configured to a maximum of 32 elements
- Use Case
  - A TX Buffer holds only the message to be transmitted, while the transmit status is stored separately in the TX Event FIFO

- Advantages
  - When operating a dynamically managed transmit queue, a TX Buffer can be used for a new message immediately after successful transmission
  - It is not necessary to save transmit status information from a TX Buffer before overwriting that TX Buffer
Message RAM

- CAN FD controller components
  - Shared Message RAM
    - Message RAM Configuration
- The following slides provide more information on Shared Message RAM
Shared Message RAM

- Message RAM in the Traveo II family devices is shared among multiple M_TTCAN channels in the M_TTCAN group
  - Following is the CYT2B7 Message RAM\(^1\) diagram

\[\begin{array}{c}
\text{M_TTCAN Channel 0} \\
\text{M_TTCAN Channel 1} \\
\text{M_TTCAN Channel 2} \\
\end{array}\]
\[\begin{array}{c}
\text{Shared MRAM (24KB)} \\
\end{array}\]

\[\begin{array}{c}
\text{M_TTCAN Group 0} \\
\end{array}\]

\[\begin{array}{c}
\text{M_TTCAN Channel 0} \\
\text{M_TTCAN Channel 1} \\
\text{M_TTCAN Channel 2} \\
\end{array}\]
\[\begin{array}{c}
\text{Shared MRAM (24KB)} \\
\end{array}\]

\[\begin{array}{c}
\text{M_TTCAN Group 1} \\
\end{array}\]

- Advantage
  - Each M_TTCAN channel in the module can configure its required message RAM according to the needs of the application

\(^1\) CYT2B9: 32KB among four channels, CYT4BF: 40KB among five channels
Message RAM Configuration

- Filter and messages are managed separately
- Sent and received messages are managed separately

<table>
<thead>
<tr>
<th>Start Address</th>
<th>11-bit Filter</th>
<th>29-bit Filter</th>
<th>RX FIFO 0</th>
<th>RX FIFO 1</th>
<th>RX Buffers</th>
<th>TX Buffers¹</th>
<th>Trigger Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>SIDFC.FLSSA</td>
<td>0–128 Elements/0–128 Words</td>
<td>0–64 Elements/0–128 Words</td>
<td>0–64 Elements/0–1,152 Words</td>
<td>0–64 Elements/0–1,152 Words</td>
<td>0–64 Elements/0–1,152 Words</td>
<td>0–32 Elements/0–576 Words</td>
<td>0–64 Elements/0–128 Words</td>
</tr>
<tr>
<td>XIDFC.FLESA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXF0C.F0SA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXF1C.F1SA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXBC.RBSA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXF0C.F0SA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXF1C.F1SA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXBC.RBSA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXF0C.F0SA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXF1C.F1SA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXBC.RBSA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXF0C.F0SA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXF1C.F1SA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXBC.RBSA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXF0C.F0SA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXF1C.F1SA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXBC.RBSA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXF0C.F0SA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXF1C.F1SA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXBC.RBSA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXF0C.F0SA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXF1C.F1SA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXBC.RBSA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXF0C.F0SA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXF1C.F1SA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXBC.RBSA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXF0C.F0SA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXF1C.F1SA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXBC.RBSA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXF0C.F0SA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXF1C.F1SA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXBC.RBSA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

¹ The TX Buffer section can be configured to hold dedicated TX Buffers as well as a TX FIFO/TX Queue

Review section 4 of the CAN FD TRM chapter and Register TRM for additional details.
Turning Message RAM OFF

- Message RAM can be turned off to save power by setting the CTL.MRAM_OFF bit.
- Default value of this bit is ‘0’ and MRAM is retained in this configuration during DeepSleep power mode.
- All M_TTCAN channels must be powered down before setting the MRAM_OFF bit.

Hint Bar

Review section 4.9 of the CAN FD TRM chapter and Register TRM for additional details.
ECC Generator and Checker

- CAN FD components
  - ECC Generator and Checker
    - Single-Error Correction
    - Double-Error Detection
    - ECC-Error Injection
    - Address Error

Review section 4.8 of the CAN FD TRM chapter for additional details.
ECC Generator and Checker (1/2)

› Single-bit Error Correction and Double-bit Error Detection (SECDED)
  - SEC report action:
    - Report to the fault subsystem
  - DED report action:
    - Report to master
      - In the case of an AHB master, a bus error occurs
      - In the case of an M_TTCAN channel, the M_TTCAN channel shuts down immediately
    - Interrupt
    - Report to the fault subsystem

› Software ECC error injection support

› Use Case
  - SEC report: Not needed because single-bit error is corrected automatically
  - DED report: Use for failsafe operation such as stop system control
  - ECC error injection: Use for initial diagnosis of ECC before application running

Hint Bar:

Review section 4.8 of the CAN FD TRM chapter and Register TRM for additional details
ECC Generator and Checker (2/2)

› Address Error
› Detects when TTCAN or MCU is trying to access out-of-range MRAM¹
› Unlike ECC errors, this can happen for both writes and reads
› Report action:
  - Read from M_TTCAN master:
    - To prevent sending corrupt data, shut down the M_TTCAN channel immediately
    - Interrupt
  - Read from the AHB interface:
    - Bus error
  - Any case (read, write, and any master):
    - Report to the fault subsystem

› Advantage
  - Makes software debugging easier

¹ CYT2B7: 24KB, CYT2B9: 32KB, CYT4BF: 40KB
TTCAN

- TTCAN Operation
  - Reference Message
  - Message Scheduling
  - Trigger Memory
  - Schedule Initialization
  - TTCAN Gap Control
  - Stop Watch
  - TTCAN Error Level
  - TTCAN Message Handling
Reference Message

› A data frame characterized by a specific CAN identifier
› Received and accepted by all nodes except the Time Master (sender of the reference message)
› Level 1
  – Data length must be at least one
› Level 0, 2
  – Data length must be at least four
› Extended by other data up to the sum of eight CAN data bytes
› All bits of the identifier except the three LSBs characterize the message as a reference message
› The last three bits specify the priorities of up to eight potential time masters

Hint Bar

Review section 5.1 of the CAN FD TRM chapter for additional details
Message Scheduling

- TTOCF.TM controls whether M_TTCAN operates as a potential time master or as a time slave
- If it is a potential time master, the three LSBs of the reference message’s identifier, TTRMC.RID, define the master priority:
  - 0: Highest priority
  - 7: Lowest priority
Trigger Memory

› Part of the Message RAM
› Stores up to 64 trigger elements
› A trigger memory element consists of:
   - Time Mark (TM)
   - Cycle Code (CC)
   - Trigger Type (TYPE)
   - Filter Type (FTYPE)
   - Message Number (MNR)
   - Message Status Count (MSC)
   - Time Mark Event Internal (TMIN)
   - Time Mark Event External (TMEX)
   - Asynchronous Serial Communication (ASC)

Review section 5.2.3 and 4.7 of the CAN FD TRM chapter for additional details.
TTCAN Schedule Initialization

- Synchronization to M_TTCAN’s message schedule starts when CCCR.INIT is reset.
- M_TTCAN can operate strictly time-triggered (TTOCF.GEN = 0) or external event-synchronized time-triggered (TTOCF.GEN = 1).
- All nodes start with cycle time zero at the beginning of their trigger list with TTOST.SYS = 00 (out of synchronization); no transmission is enabled with the exception of the reference message.
TTCAN Gap Control

- All functions related to gap control apply only when M_TTCAN is operated in external event-synchronized time-triggered mode (TTOCF.GEN = ‘1’)
  - TTCAN message schedule can be interrupted by inserting gaps between basic cycles of the system matrix
  - During a gap, all transmissions are stopped and the CAN bus remains idle
  - A gap is finished when the next reference message starts a new basic cycle
  - A gap starts at the end of a basic cycle that itself was started by a reference message with bit Next_is_Gap = ‘1’

- Use Case
  - Gaps are initialized by the current time master
Stop Watch

› The stop watch function enables capturing of M_TTCAN internal time values (local time, cycle time, or global time) triggered by an external event
› To enable the stop watch function, the application program must first define local time, cycle time, or global time as the stop watch source via TTOCN.SWS

Hint Bar

Review section 5.4 of the CAN FD TRM chapter and Register TRM for additional details
TTCAN Error Level

- ISO 11898-4 specifies four levels of error severity
  - S0: No Error
  - S1: Warning
    - Only notification of application; reaction is application-specific
  - S2: Error
    - Notification of application. All transmissions in exclusive or arbitrating time windows are disabled (no data or remote frames may be started)
    - Potential time masters still transmit reference messages with the reference trigger offset TTOST.RTO set to the maximum value of 127
  - S3: Severe Error
    - Notification of application. All CAN bus operations are stopped (transmission of dominant bits is not allowed) and CCCR.MON is set. The S3 error condition remains active until the application updates the configuration (set CCCR.CCE)

Hint Bar

Review section 5.7 of the CAN FD TRM chapter and Register TRM for additional details
TTCAN Message Handling

› Reference Message
  - For potential time masters, the identifier of the reference message is configured via TTRMC.RID
  - No dedicated TX Buffer is required for transmission of the reference message
  - When a reference message is transmitted, the first data byte (TTCAN Level 1) corresponding to the first four data bytes (TTCAN Level 0 and Level 2) will be provided by the Frame Synchronization Entry (FSE)¹

› Message Reception
  - Message reception is done via the two RX FIFOs, similar to event-driven CAN communication

› Message Transmission
  - For time-triggered message transmission, M_TTCAN supplies 32 dedicated TX Buffers
  - TX FIFO or TX Queue is not available when M_TTCAN is configured for time-triggered operation (TTOCF.OM = “01” or “10”)

¹ Frame Synchronization Event (FSE) occurs at the sample point of each Start-of-Frame (SoF) bit
Part of your life. Part of tomorrow.
# Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>ECN</th>
<th>Submission Date</th>
<th>Description of Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>**</td>
<td>6144419</td>
<td>04/25/2018</td>
<td>Initial release</td>
</tr>
<tr>
<td>*A</td>
<td>6362522</td>
<td>10/24/2018</td>
<td>Added pages 2, 4, 5, 29, and 33 to 41, and note descriptions in all pages. Updated page 3.</td>
</tr>
<tr>
<td>*B</td>
<td>6585632</td>
<td>05/31/2019</td>
<td>Updated pages 2, 3, 4, 14, 21, 26, 27, 32, 41. Added page 5.</td>
</tr>
<tr>
<td>*C</td>
<td>7033664</td>
<td>11/30/2020</td>
<td>Updated page 2 and 8, and added page 10. Merged page 3 for Traveo II Body Controller Entry.</td>
</tr>
</tbody>
</table>