

# Customer Training Workshop

## Traveo™ II Body Controller High Power Supply and Monitoring

Q4 2020




# Target Products

- › Target product list for this training material:

Family Category	Series	Code Flash Memory Size
Traveo™ II Automotive Body Controller High	CYT3BB/4BB	Up to 4160 KB
Traveo™ II Automotive Body Controller High	CYT4BF	Up to 8384KB

# Introduction

## Power supply monitoring functions are in System Resources



## Hint Bar

Review TRM section 16.2 for additional details

Power-on reset (POR)

Brownout detection (BOD)


Over-voltage detection (OVD)

Low-voltage detection (LVD)

Low drop-out regulator (LDO)

# Power Supply Overview

- › 2.7 to 5.5-V power supply range
- › Core regulators for High Current, Active, and DeepSleep modes



## Hint Bar

Review TRM section 16.2 for additional details

**VDDD/VSSD:**  
Digital power supply/ ground

**VDDIO\_1/2/VSSD:**  
I/O power supply/ ground

**VDDIO\_3/4/VSSIO\_3/4:**  
I/O power supply/ ground

**VDDA/VSSA:**  
Analog power supply/ ground

**VCCD/VSSD:**  
Internal core supply/ ground

# Power Pins and Rails

## › Power/ground pins and voltage range



Supply Pin	Ground Pin	Power Supply Voltage Range	Description
V <sub>DDD</sub>	V <sub>SSD</sub>	2.7 V to 5.5 V	Digital and I/O supply
V <sub>CCD</sub>	V <sub>SSD</sub>	1.1 V to 1.2 V	Core supply
V <sub>DDA</sub>	V <sub>SSA</sub>	2.7 V to 5.5 V	Analog supply, V <sub>DDA</sub> = V <sub>DDIO_2</sub>
V <sub>DDIO_1</sub>	V <sub>SSD</sub>	2.7 V to 5.5 V	I/O supply
V <sub>DDIO_2</sub>	V <sub>SSD</sub>	2.7 V to 5.5 V	I/O supply
V <sub>DDIO_3</sub>	V <sub>SSIO_3</sub>	2.7 V to 3.6 V	I/O supply
V <sub>DDIO_4</sub>	V <sub>SSIO_4</sub>	2.7 V to 3.6 V	I/O supply

### Hint Bar

Review TRM section 16.2.2  
for additional details

# Power Supply

- › Power supply sources
  - VDDD, VDDIO\_1, VDDIO\_3, and VDDIO\_4 supplies are independent
  - VDDA1 and VDDIO\_2 must be the same



- › Power sequencing requirements
  - VDDD, VDDIO\_1, VDDIO\_3, and VDDIO\_4 have no sequencing limitations
  - $VDDA = VDDIO\_2$
- › Advantage
  - Less effort and cost because no external power sequencing control is required for applications with load current up to 300 mA

## Hint Bar

Review the datasheet


- Recommended Operating Conditions

- 12-Bit SAR ADC DC Specifications when using ADC units

Review TRM sections 16.2.3 and 16.2.4 for additional details

# Regulator Selection

- › High-current regulator selection
  - Device starts up with Active regulator, which supports up to 300 mA supply current
  - Switches to high-current regulator if supply current of up to 600 mA is required
- › Two types of external regulator configuration
  - External transistor
  - PMIC/LDO




## Hint Bar

Review datasheet and TRM section 16.2.5 for additional details

# External Regulator: External Transistor Configuration (Hardware)

- Sensing with the resistor controls the transistor and adjusts the supply voltage (VCCD)
  - DRV\_VOUT: Dedicated external supply control pin
  - EXT\_PS\_CTL0: Sense input plus
  - EXT\_PS\_CTL1: Sense input minus




## Hint Bar

Review datasheet and TRM section 16.2.5 for additional details

# External Regulator: External Transistor Configuration (Software)



- › Changing from Active regulator to high-current regulator controller with external transistor
  - Setup flow




# External Regulator: PMIC Configuration (Hardware)

- High-current regulator controller provides adjustable reference and reset
  - EXT\_PS\_CTL0: Power good input from PMIC
  - EXT\_PS\_CTL1: Enable output for PMIC
  - EXT\_PS\_CTL2: Reset threshold adjustment for some PMIC (RADJ-pin<sup>1</sup>)

## Hint Bar

Review datasheet and TRM section 16.2.5 for additional details

Recommended PMICs:  
Cypress S6BP501A and  
Rohm BD9S200MUF-C




<sup>1</sup> RADJ is optional and may not be present depending on the PMIC used

# External Regulator: PMIC Configuration (Software)



- › Changing from active regulator to high-current regulator controller with external PMIC
  - Setup flow



## Call ConfigureRegulator API:

- PWR\_REGHC\_CTL.REGHC\_MODE = 1 (PMIC mode)
- PWR\_REGHC\_CTL.REGHC\_PMIC\_STATUS\_INEN = 1 to enable the input path for PMIC status
- PWR\_REGHC\_CTL.REGHC\_PMIC\_STATUS\_POLARITY to the setting that indicates an error condition (depending on the polarity of the PMIC status output)
- PWR\_REGHC\_CTL.REGHC\_PMIC\_CTL\_OUTEN = 1 and PWR\_REGHC\_CTL.REGHC\_PMIC\_CTL\_POLARITY to the setting that enables the PMIC (depending on polarity of PMIC enable input)
- PWR\_REGHC\_CTL.REGHC\_VADJ to the required feedback setting for the chosen PMIC


## Call SwitchOverRegulators API:

- PWR\_REGHC\_CTL2.REGHC\_EN = 1
- Wait until PWR\_REGHC\_STATUS.SEQ\_BUSY == 0 and PWR\_REGHC\_STATUS.REGHC\_ENABLED == 1

This delay depends strongly on the startup time of the PMIC, based on its status output and the value in PWR\_REGHC\_CTL.REGHC\_PMIC\_STATUS\_WAIT

# Voltage Monitoring Overview

- Supports multiple voltage monitoring and supply failure protection




## Hint Bar

Review datasheet and TRM section 16.3 for additional details.

# Voltage Monitoring Overview

## Power-On Reset (POR)




## Hint Bar

Review datasheet and TRM section 16.3 for additional details

# Power-On Reset (POR)


- › Initializes the device at power-up
- › Always on
  - POR on VDDD
    - Provide a reset pulse during the initial power ramp



## Hint Bar

Review datasheet and TRM section 16.3.1 for additional details

# Brown-out Detection (BOD)



## Hint Bar


Review datasheet and TRM section 16.3 for additional details

# BOD Overview

- › Detects supply condition below a threshold and applies a reset to the device
- › Always on except in Hibernate and XRES modes
  - BOD on VDDD
    - Generates a reset if a voltage excursion dips below the falling trip point
    - Supports two trip points: < 2.7 V<sup>1</sup> (default) or < 3.0 V
  - BOD on VDDA
    - Generates a reset, a fault, or no action<sup>2</sup> (default) if a voltage excursion dips below the falling trip point
    - Supports two trip points: < 2.7 V<sup>1</sup> (default) or < 3.0 V
  - BOD on VCCD
    - Generates a reset if a voltage excursion dips below the falling trip point

## Hint Bar


Review datasheet and TRM section 16.3.1 for additional details



<sup>1</sup> If  $V_{DDD}/V_{DDA}$  falls below 2.7 V (minimum  $V_{DDD}/V_{DDA}$ ), the device will operate out of specification. To prevent that, use the 3.0-V trip point

<sup>2</sup> Even if  $V_{DDA}$  is low, the MCU can boot because it does not generate a reset as default

# Low-Voltage Detection (LVD)




## Hint Bar

Review datasheet and TRM section 16.3 for additional details

# LVD Overview

- › Detects the warning voltage level to take preventive measures in the system
- › Can be enabled or disabled (default) by software, except in Hibernate and XRES mode
- › LVD on VDDD
  - Generates an interrupt or a fault if a voltage level meets the trip point
    - An interrupt or a fault and trip point are configurable by software
  - Supports up to 26 trip points to monitor between 2.8 V and 5.3 V (0.1-V step)
  - Can be configured as falling (low voltage), rising (high voltage), or both detection
- › Use case for two LVD units
  - LVD1: Use the falling trip point (3.5 V) to detect the low-voltage warning
  - LVD2: Use the rising trip (5.3 V) to detect the over-voltage warning




## Hint Bar

Review datasheet and TRM section 16.3.4 for additional details


# POR, BOD, and LVD Use Cases (1/2)

- › Purpose: Judge whether RAM contents have been retained by using voltage monitoring
- › Setting and condition
  - MCU operation conditions:
    - LVD trip point can be in MCU operation range – RAM retention
    - LVD falling trip point (3.5 V): Warning LVD for safety system operation
    - LVD rising trip point (4.0 V): User program restart trigger
  - BOD reset (<3.0 V) is an asynchronous reset – No RAM retention
- › Use Case: For RAM, contents are retained (no BOD reset generation)




## POR, BOD, and LVD Use Cases (2/2)

- › Purpose: Judge whether RAM contents have been retained by using voltage monitoring
- › Setting and condition
  - MCU operation conditions:
    - LVD trip point can be in MCU operation range – RAM retention
    - LVD falling trip point (3.5 V): Warning LVD for safety system operation
    - LVD rising trip point (4.0 V): User program restart trigger
- › BOD reset (<3.0 V) is an asynchronous reset – No RAM retention
- › Use Case: For RAM, contents have not been retained (BOD reset generation)



# Advantage for POR, BOD, and LVD


- › Reduced BOM costs for low-cost applications using internal POR, BOD, and LVD<sup>1</sup>



<sup>1</sup> Review TRM and datasheet to confirm if the POR, BOD, and LVD specifications meet the safety requirements of the system

# Voltage Monitoring Overview

## Over-Voltage Detection (OVD)



## Hint Bar


Review datasheet and TRM section 16.3 for additional details

# OVD Overview

- › Detects supply conditions above a threshold and applies a reset to the device
- › Always on except in Hibernate and XRES mode
  - OVD on VDDD
    - Generates a reset if a voltage excursion dips above the rising trip point
    - Supports two trip points: > 5.5 V (default) or > 5.0 V
  - OVD on VDDA
    - Generates a reset, a fault, or no action (default) if a voltage excursion dips above the rising trip point
    - Supports two trip points: > 5.5 V (default) or > 5.0 V
  - OVD on VCCD
    - Generates a reset if a voltage excursion dips above the rising trip point


## Hint Bar

Review datasheet and TRM section 16.3.3 for additional details



# Voltage Monitoring Overview

## Over-Current Detection (OCD)



## Hint Bar

Review datasheet and TRM section 16.3 for additional details

# OCD Overview

- › Detects if the device current is over the regulator limit
- › Always on except in Hibernate and XRES modes
  - OCD on VCCD
    - Generates a reset by detecting if the load current of a regulator is higher than expected
  - OCD is not available when using PMIC

## Hint Bar

Review datasheet and TRM section 16.3.5 for additional details

# Summary of Voltage Monitoring


Monitored Supply	Monitor	Trip Point	Output	Available Power Mode
$V_{DDD}$	POR	1 (Fixed)	Reset	All power modes
	BOD	2 (Programmable)	Reset	All power modes except Hibernate and XRES modes
	OVD	2 (Programmable)	Reset	
	LVD	26 (Programmable)	Interrupt, Fault, or No action	
$V_{DDA}$	BOD	2 (Programmable)	Reset, Fault, or No action	
	OVD	2 (Programmable)	Reset, Fault, or No action	
$V_{CCD}$	BOD	1 (Fixed)	Reset	
	OVD	1 (Fixed)	Reset	
	OCD <sup>1</sup>	1 (Fixed)	Reset	

# Voltage Monitoring by ADC

- › ADC is used for all other power supplies
- › A monitor switch is provided between power/ground pad and AMUXBUS\_A/B by the HSIOM\_MONITOR\_CTL register
- › Midpoint of the signal (AMUXBUS\_A/B) is connected to the SARMUX (internal signals) and can be selected for ADC by a channel
- › Use case
  - VDDIO monitoring

## Hint Bar

Review TRM section 16.3.7 for additional details.



# Power Supply Monitoring by ADC

## › Relation between HSIOM\_MONITOR\_CTL\_0 Register and Power/Ground Pins

HSIOM_MONITOR_CTL_0	Power/Ground Pins	AMUXBUS	BGA-320	BGA-272 for CYT4BF	BGA-272 for CYT3BB/4BB	TEQFP-176	TEQFP-144	TEQFP-100
Bit 0	V <sub>DDD</sub>	A	F8, F9, H15, J15, K15, L15, M15, N15, R12, R13	F8, H13, J13, K13, L13, N11	F8, H13, J13, K13, L13, N11	176	144	100
Bit 2						22	18	12
Bit 4						43	35	24
Bit 13						110	90	62
Bit 15						132	108	75
Bit 17						153	124	86
Bit 1	V <sub>SSD</sub>	B	A1, A20, C3, C10, C18, H9, H10, H11, H12, H13, J9, J10, J11, J12, J13, J18, K9, K10, K11, K12, K13, K18, L9, L10, L11, L12, L13, M9, M10, M11, M12, M13, N12, V3, V4, V15, Y1, Y20	A1, A18, D9, G7, G12, H9, H10, H11, J9, J10, J11, J12, J13, J18, K9, K10, K11, K12, K13, K18, L9, L10, L11, L12, L13, M9, M10, M11, M12, M13, N12, V3, V4, V15, Y1, Y20	A1,A18,D9,G7, G12,H9,H10,H 11,J9,J10,J11,J 15,K9,K10,K11, M7,M12,R5,R1 4,V1,V18,L9,L1 0	1	1	1
Bit 3						23	19	13
Bit 6						45	37	26
Bit 12						46	73	51
Bit 14						89	94	66
Bit 16						111	109	76
Bit 19						133	126	88

### Hint Bar

Review TRM sections 16.3.6 and 30.10 for additional details.

# Power Supply Monitoring by ADC


## › Relation between HSIOM\_MONITOR\_CTL\_0 Register and Power/Ground Pins

HSIOM_MONITOR_CTL_0	Power/Ground Pins	AMUXBUS	BGA-320	BGA-272 for CYT3BB/4BB	BGA-272 for CYT3BB/4BB	TEQFP-176	TEQFP-144	TEQFP-100
Bit 5	V <sub>DDIO_1</sub>	A	F10, F11, F12, F13	F9, F10, F11	F9, F10, F11	44	36	25
Bit 18	V <sub>SSD_1</sub> (BGA) V <sub>SSD</sub> (TEQFP)	B	N13	L11	L11	154	125	87
Bit 7	V <sub>REFL</sub>	B	M8	K8	K8	76	62	41
Bit 8	V <sub>SSA</sub>	B	N8	L8	L8	77	63	42
Bit 9	V <sub>DDA</sub>	A	N6	L6	L6	78	64	43
Bit 10	V <sub>REFH</sub>	A	M6	K6	K6	79	65	44
Bit 11	V <sub>DDIO_2</sub>	A	R8	N8	N8	88	72	50
Bit 20	V <sub>DDIO_3</sub>	A	H6, J6, K6, L6	H6, J6	H6, J6	-	-	-
Bit 21	V <sub>SSIO_3</sub>	B	H8, J8, K8, L8	H8, J8	H8, J8	-	-	-
Bit 22	V <sub>DDIO_4</sub>	A	R9, R10, R11	N9, N10	-	-	-	-
Bit 24								
Bit 23	V <sub>SSIO_4</sub>	B	N9, N10, N11	L9, L10	-	-	-	-
Bit 25								
Bit 5	V <sub>DDIO_1</sub>	A	F10, F11, F12, F13	F9, F10, F11	F9, F10, F11	44	36	25
Bit 18	V <sub>SSD_1</sub> (BGA) V <sub>SSD</sub> (TEQFP)	B	N13	L11	L11	154	125	87

### Hint Bar

Review TRM sections 16.3.6 and 30.10 for additional details.

# Appendix



# Comparison between CYT2B, CYT3B/4B, and CYT3D/4D

- Maximum number of system interrupts and wakeup interrupts varies by device.

Features	CYT2B	CYT3B/4B	CYT3D/4D
Power Supply and Monitoring	Power supply $V_{DDD} = 2.7 \text{ V to } 5.5 \text{ V}$	$V_{DDD} = 2.7 \text{ V to } 5.5 \text{ V (up to } 300 \text{ mA)}$ $V_{DDD} = 2.7 \text{ V to } 5.5 \text{ V and } V_{CCD} = 1.15 \text{ V (exceeds } 300 \text{ mA)}$	
	5.0 V I/O power supply	$V_{DDIO\_1}, V_{DDIO\_2}$	$V_{DDIO\_GPIO}, V_{DDIO\_SMC}$
	3.3 V I/O power supply	N/A	$V_{DDIO\_HSIO}, V_{DDIO\_SMIF\_HV}$
	1.8 V I/O power supply	N/A	$V_{DDIO\_SMIF}$
	Analog power supply	$V_{DDA}$	$V_{DDA\_ADC}, V_{DDA\_DAC}, V_{DDA\_MIPI}, V_{DDA\_FPD0}, V_{DDA\_FPD1}, V_{DDHA\_FPD0}, V_{DDHA\_FPD1}, V_{DDPLL\_FPD0}, V_{DDPLL\_FPD1}$
	Active/DeepSleep regulator	Same	
	External transistor control	N/A	Available
	External PMIC control	N/A	Available
	POR/BOD/OVD/LVD	Same	



Part of your life. Part of tomorrow.

# Revision History

---

Revision	ECN	Submission Date	Description of Change
**	6402061	03/12/2018	Initial release
*A	7053306	12/14/2020	Updated page 2, 3, 6, 8 to 11, 28, 29, 31.