

# Customer Training Workshop

## Traveo™ II Audio Subsystem

Q4 2020




# Target Product

- › Target product list for this training material

Family Category	Series	Code Flash Memory Size
Traveo™ II Automotive Body Controller High	CYT3BB/4BB	Up to 4160KB
Traveo II Automotive Body Controller High	CYT4BF	Up to 8384KB

# Introduction to Traveo II Body Controller High

- Audio subsystem is part of peripheral blocks



**Hint Bar**

Review TRM chapter 34 for additional details

# Audio Subsystem Overview

## › Overview

- Audio subsystem supports:
  - Standard Philips Inter-IC Sound Bus (I<sup>2</sup>S) format
  - Left Justified (LJ) format
  - Time Division Multiplexed (TDM) format

## › Features


- Master/Slave mode operation
- Data word length of 8, 16, 18, 20, 24, and 32 bits per channel
- Channel length of 8, 16, 18, 20, 24, and 32 bits per channel (channel length fixed at 32 bits in TDM format)
- Clock divider for generating the standard audio sampling rates
- Two hardware FIFO buffers
- Watchdog timer

### Hint Bar

Review TRM chapter 34 for additional details

# Audio Subsystem Block Diagram

- › Audio subsystem components
  - I<sup>2</sup>S block (TX and RX)
    - Standard I<sup>2</sup>S format
    - Left Justified (LJ) format
    - Time Division Multiplexed (TDM) format
    - Clocking polarity and delay options
    - Interfacing with audio codecs
    - Clock/Divider
    - MCLK output function
    - FIFO buffer
    - Watchdog timer
    - Interrupt




## Hint Bar

Review TRM section 34.2 for additional details

# Standard I<sup>2</sup>S Format

## › Channel Length = 32 bits (Word Length = 32 bits and 24 bits)



## › Word Length and Channel Length Combinations


		Word Length					
		8-bit	16-bit	18-bit	20-bit	24-bit	32-bit
Channel Length	32-bit	Valid	Valid	Valid	Valid	Valid	Valid
	24-bit	Valid	Valid	Valid	Valid	Valid	Invalid
	20-bit	Valid	Valid	Valid	Valid	Invalid	Invalid
	18-bit	Valid	Valid	Valid	Invalid	Invalid	Invalid
	16-bit	Valid	Valid	Invalid	Invalid	Invalid	Invalid
	8-bit	Valid	Invalid	Invalid	Invalid	Invalid	Invalid

WS signal:

- LOW for left channel
- HIGH for right channel
- WS signal transitions a one-bit clock (SCK) early, relative to the start of the channel data (coincides with the LSb of the previous channel)

# Left Justified (LJ) Format

## › Channel Length = 32 bits



### WS signal:

- › HIGH for left channel
- › LOW for right channel
- › WS signal transitions coincide with the start of the channel data

## Time Division Multiplexed (TDM) Format


---

- › Up to eight channels per frame
- › Channel length is fixed at 32 bits
- › Two format types
  - TDM Mode A Format
  - TDM Mode B Format




# Time Division Multiplexed (TDM) Format Types

- › **TDM Mode A Format:** WS rising edge signal to signify that the start of frame coincides with the start of CH0 data



- › **TDM Mode B Format:** WS rising edge signal to signify that the start of frame is one bit clock (SCK) early relative to the start of CH0 data (coincides with the last bit of the previous frame)



## Clocking Polarity and Delay Options for TX Block

- › Alleviates any timing issues in the system involving PCB signal propagation delays

### – TX Block Configuration for Master Mode

TX Block Configuration	Clock Polarity Register	Description
	I2S_TX_CTL.SCKO_POL	
(1)	0	Serial data is transmitted off the SCK falling edge
(2)	1	Serial data is transmitted off the SCK rising edge

### – TX Block Configuration for Slave Mode

TX Block Configuration	Clock Polarity Register	Delay Option Register	Description
	I2S_TX_CTL.SCKI_POL	I2S_TX_CTL.B_CLOCK_INV	
(1)	0	0	Serial data is transmitted off SCK falling edge
(2)	0	1	Serial data is transmitted off SCK rising edge that is 0.5 SCK cycles before (1)
(3)	1	0	Serial data is transmitted off SCK rising edge
(4)	1	1	Serial data is transmitted off SCK falling edge that is 0.5 SCK cycles before (3)

#### Hint Bar

Review TRM section 34.4 and Register TRM for additional details

## Clocking Polarity and Delay Options for RX Block

- › Alleviates any timing issues in the system involving PCB signal propagation delays

### – RX Block Configuration for Master Mode

RX Block Configuration	Clock Polarity Register		Description
	I2S_RX_CTL.SCKO_POL	I2S_RX_CTL.B_CLOCK_INV	
(1)	0	0	Serial data is captured by SCK rising edge
(2)	0	1	Serial data is captured by SCK falling edge that is 0.5 SCK cycles after (1)
(3)	1	0	Serial data is captured by SCK falling edge
(4)	1	1	Serial data is captured by SCK rising edge that is 0.5 SCK cycles after (3)

### – RX Block Configuration for Slave Mode

RX Block Configuration	Clock Polarity Register		Description
	I2S_RX_CTL.SCKI_POL		
(1)	0		Serial data is captured by SCK rising edge
(2)	1		Serial data is captured by SCK falling edge



#### Hint Bar

Review TRM section 34.4 and Register TRM for additional details

# Interfacing with Audio Codecs

- › Connections for codecs with separate WS and SCK signals for RX and TX directions

- › Connections for codecs with common WS and SCK signals for RX and TX directions



## Hint Bar

Review TRM section 34.5 for additional details

# Clock

## › I<sup>2</sup>S unit has three clock inputs

Signal	Description
CLK_GRx <sup>1</sup>	System clock. This clock is used for the AHB slave interface, control, status, and interrupt registers, and also clocks the DMA trigger control logic.
CLK_HFx <sup>2</sup>	I <sup>2</sup> S internal clock. This clock is used for I <sup>2</sup> S TX/RX blocks; it is asynchronous with the CLK_GRx.
CLK_I2S_IF	I <sup>2</sup> S external clock. This clock is provided from an external I <sup>2</sup> S bus host through a port pin. It is used instead of CLK_HFx to synchronize I <sup>2</sup> S data to the clock used by the external I <sup>2</sup> S bus host.

### Hint Bar

**Review TRM section 34.6 for additional details**


<sup>1</sup> It is connected to CLK\_GR8 in CYT4BF. For other devices, refer to the respective device datasheet.

<sup>2</sup> It is connected to CLK\_HF5 in CYT4BF. For other devices, refer to the respective device datasheet.

# Clock

## › Clock divider

- In Master mode, SCK and WS signals are generated either using the internal CLK\_HF<sub>x</sub> or external CLK\_I2S\_IF clocks
- In Slave mode, internal clock (MCLK\_SOC) frequency should be eight times the frequency of the input SCK



### Hint Bar

**Review TRM section 34.6 and Register TRM for additional details**

## Example for I<sup>2</sup>S Clock Divider Settings

- › I<sup>2</sup>S clock divider values for standard audio sampling rates


Sampling Rate (SR) [kHz]	WORD_LEN [bits]	SCK (2 x WORD_LEN x SR) [MHz]	CLK_HF <sub>x</sub> [MHz]	CLK_HF <sub>x</sub> /SCK (Total Divider Ratio)	CLK_CLOCK_DIV +1 (First Divider)	Second Stage Divider (Fixed at 8)
8	32	0.512	49.152	96	11	8
16	32	1.024	49.152	48	5	8
32	32	2.048	49.152	24	2	8
48	32	3.072	49.152	16	1	8
44.1	32	1.4112	45.1584	32	3	8

### Hint Bar

Review TRM section 34.6 and Register TRM for additional details

# MCLK Output Function

- › I<sup>2</sup>S unit generates MCLK output signal for external codecs
  - MCLK output signal is generated only when the following conditions are met:
    - CTL.TX\_ENABLE or RX\_ENABLE = 1 (I<sup>2</sup>S is enabled)
    - CLOCK\_CTL.CLOCK\_SEL = 0 (I<sup>2</sup>S clock is from internal clock: CLK\_HF<sub>x</sub>)
    - CLOCK\_CTL.MCLK\_DIV = 0, 1, 2, or 3 (Division ratio: 1, 2, 4, or 8)
    - CLOCK\_CTL.MCLK\_EN = 1 (MCLK output enabled)





# FIFO Buffer

- I<sup>2</sup>S block has two FIFO buffers – one each for TX and RX, respectively

Feature	TX FIFO	RX FIFO
Architecture	256 depth FIFOs for up to 32-bit data elements	
Data register	I2S_TX_FIFO_WR	I2S_RX_FIFO_RD
Data format	Right-aligned	Right-aligned Receive data is extended by zeros or the sign-bit
Trigger control register for DMA	I2S_TR_CTL.TX_REQ_EN	I2S_TR_CTL.RX_REQ_EN
Trigger level	When the TX FIFO has less entries than I2S_TX_CTL.TRIGGER_LEVEL, a transmitter trigger event is generated	When the RX FIFO has more entries than I2S_RX_CTL.TRIGGER_LEVEL, a receiver trigger event is generated


**Hint Bar**

**Review TRM section 34.7 and Register TRM for additional details**

I2S\_RX\_CTL.BIT\_EXTENSION = 0

I2S\_RX\_FIFO\_RD register format for 24-bit word length

Extended by "0"




I2S\_RX\_CTL.BIT\_EXTENSION = 1

Extended by sign bit (if MSb is '1', then it is extended by '1'; if MSb is '0' then it is extended by '0')

# Watchdog Timer

- › TX and RX blocks have independent watchdog timers
  - Clocked by CLK\_PERI and generates an interrupt if the WS input is idle for more than the configured time period
  - Available only in slave mode - external master drives WS input line (tx\_ws or rx\_ws)<sup>1</sup>



- › Advantage
  - Can be used to detect signal transmission issues, master device issues, or if the master has halted communication

<sup>1</sup> If the master drives the same word select signal to both tx\_ws and rx\_ws lines, then only one of the watchdog timers can be enabled to cause the interrupt event.

Hint Bar

**Review TRM section 34.9 and Register TRM for additional details**

**Watchdog Timer Reload Value Register**

- I2S\_TX\_WATCHDOG
- I2S\_RX\_WATCHDOG

**Watchdog Timer Enable Register**

- I2S\_TX\_CTL.WD\_EN
- I2S\_RX\_CTL.WD\_EN

# Interrupt

- › An I<sup>2</sup>S interrupt can be triggered by any of the following events

TX Interrupt	Set Condition
TX_TRIGGER	Less entries in TX FIFO than I2S_TX_CTL.TRIGGER_LEVEL
TX_NOT_FULL	TX FIFO is not full
TX_EMPTY	TX FIFO is empty
TX_OVERFLOW	Attempt to write to a full TX FIFO
TX_UNDERFLOW	Attempt to read from an empty TX FIFO
TX_WD	TX watchdog event occurs

RX Interrupt	Set Condition
RX_TRIGGER	More entries in RX FIFO than I2S_RX_CTL.TRIGGER_LEVEL
RX_NOT_EMPTY	RX FIFO is not empty
RX_FULL	RX FIFO is full
RX_OVERFLOW	Attempt to write to a full RX FIFO
RX_UNDERFLOW	Attempt to read from an empty RX FIFO
RX_WD	RX watchdog event occurs

## Hint Bar

Review TRM section 34.8 and Register TRM for additional details



Part of your life. Part of tomorrow.

# Revision History

Revision	ECN	Submission Date	Description of Change
**	6396260	11/28/2018	Initial release
*A	6596897	06/17/2019	Added note descriptions in all pages Updated page 3, 6, 7, 8, 12, 13, 14
*B	7034551	10/28/2020	Updated page 2, 3