TLS805B1LDV33
Ultra Low Quiescent Current Linear Voltage Regulator

1 Overview

Quality Requirement Category: Automotive

Features
- Ultra Low Quiescent Current of 5.5 µA
- Wide Input Voltage Range of 2.75 V to 42 V
- Output Current Capacity up to 50 mA
- Off Mode Current Less than 1 µA
- Low Drop Out Voltage of typ. 150 mV @ 50 mA
- Output Current Limit Protection
- Overtemperature Shutdown
- Enable
- Available in PG-TSON-10 Package
- Wide Temperature Range
- Green Product (RoHS Compliant)
- AEC Qualified

Applications
- Applications with direct battery connection
- Automotive general ECUs
- Infotainment, alarm, dashboard
- RKE, immobilizer, gateway

Description
The TLS805B1 is a linear voltage regulator featuring wide input voltage range, low drop out voltage and ultra low quiescent current.

With an input voltage range of 2.75 V to 42 V and ultra low quiescent of only 5.5 µA, the regulator is perfectly suitable for automotive or any other supply systems connected permanently to the battery.

The TLS805B1LDV33 is the fixed 3.3 V output version with an accuracy of 2 % and output current capability up to 50 mA.

The new regulation concept implemented in TLS805B1 combines fast regulation and very good stability while requiring only a small ceramic capacitor of 1 µF at the output.
Overview

The tracking region starts already at input voltages of 2.75 V (extended operating range). This makes the TLS805B1 also suitable to supply automotive systems that need to operate during cranking condition.

Internal protection features like output current limitation and overtemperature shutdown are implemented to protect the device against immediate damage due to failures like output short circuit to GND, over-current and over-temperature.

The device can be switched on and off by the Enable feature. When the device is switched off, the current consumption is typically less than 1 µA.

<table>
<thead>
<tr>
<th>Type</th>
<th>Package</th>
<th>Marking</th>
</tr>
</thead>
<tbody>
<tr>
<td>TLS805B1LDV33</td>
<td>PG-TSON-10</td>
<td>805B1V3</td>
</tr>
</tbody>
</table>
Table of Contents

1 Overview .................................................................................. 1
   Table of Contents .................................................................. 3

2 Block Diagram ........................................................................ 4

3 Pin Configuration ................................................................... 5
   3.1 Pin Assignment in PG-TSON-10 Package ......................... 5
   3.2 Pin Definitions and Functions in PG-TSON-10 Package .... 5

4 General Product Characteristics ............................................. 7
   4.1 Absolute Maximum Ratings ............................................ 7
   4.2 Functional Range ............................................................ 8
   4.3 Thermal Resistance ........................................................ 9

5 Block Description and Electrical Characteristics ................. 10
   5.1 Voltage Regulation ........................................................ 10
   5.2 Typical Performance Characteristics Voltage Regulation ... 12
   5.3 Current Consumption ...................................................... 15
   5.4 Typical Performance Characteristics Current Consumption .. 16
   5.5 Enable ............................................................................ 17
   5.6 Typical Performance Characteristics Enable .................... 18

6 Application Information ......................................................... 19
   6.1 Application Diagram ....................................................... 19
   6.2 Selection of External Components .................................. 19
   6.2.1 Input Pin .................................................................. 19
   6.2.2 Output Pin ................................................................. 19
   6.3 Thermal Considerations .................................................. 20
   6.4 Reverse Polarity Protection ............................................. 21
   6.5 Further Application Information ..................................... 21

7 Package Outlines ................................................................. 22

8 Revision History ................................................................. 23
2 Block Diagram

Figure 1 Block Diagram TLS805B1
3 Pin Configuration

3.1 Pin Assignment in PG-TSON-10 Package

![Figure 2 Pin Configuration TLS805B1 in PG-TSON-10 package](image)

3.2 Pin Definitions and Functions in PG-TSON-10 Package

<table>
<thead>
<tr>
<th>Pin</th>
<th>Symbol</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>I</td>
<td>Input</td>
</tr>
<tr>
<td></td>
<td></td>
<td>It is recommended to place a small ceramic capacitor (for example 100 nF) to GND, close to the IC terminals, in order to compensate line influences.</td>
</tr>
<tr>
<td>2</td>
<td>N.C.</td>
<td>Not connected</td>
</tr>
<tr>
<td>3</td>
<td>EN</td>
<td>Enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Integrated pull-down resistor.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Enable the IC with high level input signal.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Disable the IC with low level input signal.</td>
</tr>
<tr>
<td>4</td>
<td>N.C.</td>
<td>Not connected</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
<td>Ground</td>
</tr>
<tr>
<td>6</td>
<td>N.C.</td>
<td>Not connected</td>
</tr>
<tr>
<td>7</td>
<td>N.C.</td>
<td>Not connected</td>
</tr>
<tr>
<td>8</td>
<td>N.C.</td>
<td>Not connected</td>
</tr>
<tr>
<td>9</td>
<td>Q</td>
<td>Output</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Connect an output capacitor $C_Q$ to GND close to the IC’s terminals, respecting the values specified for its capacitance and ESR in Table 2 “Functional Range” on Page 8.</td>
</tr>
</tbody>
</table>
# Pin Configuration

<table>
<thead>
<tr>
<th>Pin</th>
<th>Symbol</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>N.C.</td>
<td>Not connected</td>
</tr>
<tr>
<td>Pad</td>
<td>–</td>
<td>Exposed Pad</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Connect to heatsink area.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Connect to GND.</td>
</tr>
</tbody>
</table>
4 General Product Characteristics

4.1 Absolute Maximum Ratings

Table 1 Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Values</th>
<th>Unit</th>
<th>Note or Test Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage Input I, Enable EN</td>
<td>( V_{I,\text{EN}} )</td>
<td>-0.3</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
<tr>
<td>Voltage Output Q</td>
<td>( V_Q )</td>
<td>-0.3</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
<tr>
<td>Temperatures</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Junction Temperature</td>
<td>( T_J )</td>
<td>-40</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>( T_{\text{STG}} )</td>
<td>-55</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
<tr>
<td>ESD Absorption</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ESD Susceptibility to GND</td>
<td>( V_{\text{ESD,HBM}} )</td>
<td>-2</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
<tr>
<td>ESD Susceptibility to GND</td>
<td>( V_{\text{ESD,CDM}} )</td>
<td>-750</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
</tbody>
</table>

1) Not subject to production test, specified by design.
2) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS001 (1.5 kΩ, 100 pF)
3) ESD susceptibility, Charged Device Model “CDM” according JEDEC JESD22-C101

Notes

1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are not designed for continuous repetitive operation.
### 4.2 Functional Range

#### Table 2 Functional Range

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Values</th>
<th>Unit</th>
<th>Note or Test Condition</th>
<th>Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage Range</td>
<td>$V_I$</td>
<td>$V_{Q,nom} + V_{dr}$</td>
<td>42 V</td>
<td></td>
<td>P_4.2.1</td>
</tr>
<tr>
<td>Extended Input Voltage Range</td>
<td>$V_{I,ext}$</td>
<td>2.75 – 42 V</td>
<td>V</td>
<td></td>
<td>P_4.2.2</td>
</tr>
<tr>
<td>Enable Voltage Range</td>
<td>$V_{EN}$</td>
<td>0 – 42 V</td>
<td>V</td>
<td></td>
<td>P_4.2.3</td>
</tr>
<tr>
<td>Output Capacitor</td>
<td>$C_Q$</td>
<td>1 – 100 µF</td>
<td>µF</td>
<td></td>
<td>P_4.2.4</td>
</tr>
<tr>
<td>Output Capacitor’s ESR</td>
<td>ESR($C_Q$)</td>
<td>100 Ω</td>
<td>Ω</td>
<td></td>
<td>P_4.2.5</td>
</tr>
<tr>
<td>Junction temperature</td>
<td>$T_J$</td>
<td>-40 – 150 °C</td>
<td>°C</td>
<td></td>
<td>P_4.2.6</td>
</tr>
</tbody>
</table>

1) Output current is limited internally and depends on the input voltage, see Electrical Characteristics for more details.
2) When $V_I$ is between $V_{I,ext,min}$ and $V_{Q,nom} + V_{dr}$, $V_Q = V_I - V_{dr}$. When $V_I$ is below $V_{I,ext,min}$, $V_Q$ can drop down to 0 V.
3) The minimum output capacitance requirement is applicable for a worst case capacitance tolerance of 30%.
4) Not subject to production testing, specified by design.

**Note:** Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the Electrical Characteristics table.
# General Product Characteristics

## 4.3 Thermal Resistance

*Note:* This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to [www.jedec.org](http://www.jedec.org).

### Table 3 Thermal Resistance TLS805B1 in PG-TSON-10 Package

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Values</th>
<th>Unit</th>
<th>Note or Test Condition</th>
<th>Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>Junction to Case</td>
<td>$R_{thJC}$</td>
<td>Min. 13</td>
<td>Typ.</td>
<td>Max.</td>
<td>2s2p board</td>
</tr>
<tr>
<td>Junction to Ambient</td>
<td>$R_{thJA}$</td>
<td>Min. 60</td>
<td>Typ.</td>
<td>Max.</td>
<td>1s0p board, footprint only</td>
</tr>
<tr>
<td>Junction to Ambient</td>
<td>$R_{thJA}$</td>
<td>Min. 188</td>
<td>Typ.</td>
<td>Max.</td>
<td>1s0p board, 300 mm² heatsink area on PCB</td>
</tr>
<tr>
<td>Junction to Ambient</td>
<td>$R_{thJA}$</td>
<td>Min. 77</td>
<td>Typ.</td>
<td>Max.</td>
<td>1s0p board, 600 mm² heatsink area on PCB</td>
</tr>
</tbody>
</table>

1) Not subject to production test, specified by design
2) Specified $R_{thJA}$ value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.
3) Specified $R_{thJA}$ value is according to JEDEC JESD 51-3 at natural convection on FR4 1s0p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 1 copper layer (1 x 70µm Cu).
5 Block Description and Electrical Characteristics

5.1 Voltage Regulation

The output voltage $V_Q$ is divided by a resistor network. This fractional voltage is compared to an internal voltage reference and the pass transistor is driven accordingly.

The control loop stability depends on the output capacitor $C_Q$, the load current, the chip temperature and the internal circuit structure. To ensure stable operation, the output capacitor’s capacitance and its equivalent series resistor ESR requirements given in “Functional Range” on Page 8 have to be maintained. For details see the typical performance graph Output Capacitor Series Resistor ESR($C_Q$) versus Output Current $I_Q$ on Page 14. Since the output capacitor is used to buffer load steps, it should be sized according to the application’s needs.

An input capacitor $C_I$ is not required for stability, but is recommended to compensate line fluctuations. An additional reverse polarity protection diode and a combination of several capacitors for filtering should be used, in case the input is connected directly to the battery line. Connect the capacitors close to the regulator terminals.

In order to prevent overshoots during start-up, a smooth ramping up function is implemented. This ensures almost no overshoots during start-up, mostly independent from load and output capacitance.

Whenever the load current exceeds the specified limit, for example in case of a short circuit, the output current is limited and the output voltage decreases.

The overtemperature shutdown circuit prevents the IC from immediate destruction under fault conditions (for example output continuously short-circuit) by switching off the power stage. After the chip has cooled down, the regulator restarts. This oscillatory thermal behaviour causes the junction temperature to exceed the maximum rating of 150°C and can significantly reduce the IC’s lifetime.

![Block Diagram Voltage Regulation](image-url)
### Table 4  Electrical Characteristics

$T_j = -40^\circ$C to $+150^\circ$C, $V_i = 13.5$ V, all voltages with respect to ground (unless otherwise specified).

Typical values are given at $T_j = 25^\circ$C, $V_i = 13.5$ V.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Values</th>
<th>Unit</th>
<th>Note or Test Condition</th>
<th>Number</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Output Voltage Precision</strong></td>
<td>$V_Q$</td>
<td>3.23</td>
<td>3.30</td>
<td>3.37 V</td>
<td>$\leq I_Q \leq 50$ mA, $4 \leq V_i \leq 28$ V</td>
</tr>
<tr>
<td><strong>Output Voltage Precision</strong></td>
<td>$V_Q$</td>
<td>3.23</td>
<td>3.30</td>
<td>3.37 V</td>
<td>$\leq I_Q \leq 25$ mA, $4 \leq V_i \leq 42$ V</td>
</tr>
<tr>
<td><strong>Output Current Limitation</strong></td>
<td>$I_Q,_{lim}$</td>
<td>51</td>
<td>85</td>
<td>120 mA</td>
<td>$0 \leq V_Q \leq V_{Q,nom} - 0.1$ V</td>
</tr>
<tr>
<td><strong>Line Regulation</strong></td>
<td>$\Delta V_{Q,\text{line}}$</td>
<td>–</td>
<td>1</td>
<td>20 mV</td>
<td>$I_Q = 1$ mA, $6 \leq V_i \leq 32$ V</td>
</tr>
<tr>
<td><strong>Load Regulation</strong></td>
<td>$\Delta V_{Q,\text{load}}$</td>
<td>-20</td>
<td>-1</td>
<td>– mV</td>
<td>$V_i = 6$ V, $50$ µA $\leq I_Q \leq 50$ mA</td>
</tr>
<tr>
<td><strong>Dropout Voltage</strong></td>
<td>$V_{dr}$</td>
<td>–</td>
<td>120</td>
<td>350 mV</td>
<td>$I_Q = 50$ mA</td>
</tr>
<tr>
<td><strong>Ripple Rejection</strong></td>
<td>PSRR</td>
<td>–</td>
<td>60</td>
<td>– dB</td>
<td>$I_Q = 50$ mA, $f_{\text{ripple}} = 100$ Hz, $V_{\text{ripple}} = 0.5 V_{p-p}$</td>
</tr>
<tr>
<td><strong>Overtemperature Shutdown Threshold</strong></td>
<td>$T_{j, sd}$</td>
<td>151</td>
<td>175</td>
<td>– °C</td>
<td>$T_j$ increasing</td>
</tr>
<tr>
<td><strong>Overtemperature Shutdown Threshold Hysteresis</strong></td>
<td>$T_{j, sdh}$</td>
<td>–</td>
<td>10</td>
<td>– K</td>
<td>$T_j$ decreasing</td>
</tr>
</tbody>
</table>

1) Measured when the output voltage $V_Q$ has dropped 100 mV from the nominal value obtained at $V_i = 13.5$ V
2) Not subject to production test, specified by design
5.2 Typical Performance Characteristics Voltage Regulation

Output Voltage $V_Q$ versus Junction Temperature $T_J$

![Graph showing $V_Q$ versus $T_J$]

Output Current $I_Q$ versus Input Voltage $V_I$

![Graph showing $I_Q$ versus $V_I$]

Dropout Voltage $V_{dr}$ versus Junction Temperature $T_J$

![Graph showing $V_{dr}$ versus $T_J$]

Dropout Voltage $V_{dr}$ versus Output Current $I_Q$

![Graph showing $V_{dr}$ versus $I_Q$]
**Load Regulation $\Delta V_{Q,\text{load}}$ versus Output Current $I_Q$**

![Graph showing load regulation](image)

**Line Regulation $\Delta V_{Q,\text{line}}$ versus Input Voltage $V_I$**

![Graph showing line regulation](image)

**Output Voltage $V_Q$ versus Input Voltage $V_I$**

![Graph showing output voltage](image)

**Power Supply Ripple Rejection $PSRR$ versus ripple frequency $f_r$**

![Graph showing power supply ripple rejection](image)
Output Capacitor Series Resistor $\text{ESR}(C_Q)$ versus Output Current $I_Q$
5.3  Current Consumption

**Table 5  Electrical Characteristics Current Consumption**

$T_J = -40^\circ$C to $+150^\circ$C, $V_I = 13.5$ V (unless otherwise specified).

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Values</th>
<th>Unit</th>
<th>Note or Test Condition</th>
<th>Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>Current Consumption</td>
<td>$I_{q,off}$</td>
<td>–</td>
<td>–</td>
<td>1 µA</td>
<td>$V_{EN} \leq 0.4$ V, $T_J &lt; 105^\circ$C</td>
</tr>
<tr>
<td>Current Consumption</td>
<td>$I_q$</td>
<td>–</td>
<td>5.5</td>
<td>8 µA</td>
<td>$I_Q = 50$ µA, $T_J = 25^\circ$C</td>
</tr>
<tr>
<td>Current Consumption</td>
<td>$I_q$</td>
<td>–</td>
<td>6.5</td>
<td>11 µA</td>
<td>$I_Q = 50$ µA, $T_J &lt; 105^\circ$C</td>
</tr>
<tr>
<td>Current Consumption</td>
<td>$I_q$</td>
<td>–</td>
<td>7</td>
<td>12 µA</td>
<td>$I_Q = 50$ µA, $T_J &lt; 125^\circ$C</td>
</tr>
<tr>
<td>Current Consumption</td>
<td>$I_q$</td>
<td>–</td>
<td>7</td>
<td>12 µA</td>
<td>$I_Q = 50$ mA, $T_J &lt; 125^\circ$C</td>
</tr>
</tbody>
</table>
5.4 Typical Performance Characteristics Current Consumption

Current Consumption $I_q$ versus Output Current $I_Q$

Current Consumption $I_q$ versus Input voltage $V_I$

Current Consumption $I_q$ versus Junction Temperature $T_j$

Current Consumption in OFF mode $I_{q,\text{off}}$ versus Junction Temperature $T_j$
5.5 Enable

The device can be switched on and off by the Enable feature. Connect a HIGH level as specified below (for example the battery voltage) to pin EN to enable the device; connect a LOW level as specified below (for example GND) to switch it off. The Enable function has a build-in hysteresis to avoid toggling between ON/OFF state, if signals with slow slopes are applied to the EN input.

Table 6 Electrical Characteristics Enable

$T_j = -40°C$ to $+150°C$, $V_i = 13.5\, V$, all voltages with respect to ground (unless otherwise specified).
Typical values are given at $T_j = 25°C$, $V_i = 13.5\, V$.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Values</th>
<th>Unit</th>
<th>Note or Test Condition</th>
<th>Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>Enable High Level Input Voltage</td>
<td>$V_{EN,H}$</td>
<td>2 – –</td>
<td>V</td>
<td>$V_Q$ settled</td>
<td>P_5.5.1</td>
</tr>
<tr>
<td>Enable Low Level Input Voltage</td>
<td>$V_{EN,L}$</td>
<td>– – 0.8</td>
<td>V</td>
<td>$V_Q \leq 0.1, V$</td>
<td>P_5.5.2</td>
</tr>
<tr>
<td>Enable High Level Input Current</td>
<td>$I_{EN,H}$</td>
<td>– – 4</td>
<td>μA</td>
<td>$V_{EN} = 5, V$</td>
<td>P_5.5.3</td>
</tr>
<tr>
<td>Enable Internal Pull-down Resistor</td>
<td>$R_{EN}$</td>
<td>1.25 2 3.5</td>
<td>Ω</td>
<td>–</td>
<td>P_5.5.4</td>
</tr>
</tbody>
</table>
5.6 Typical Performance Characteristics Enable

Enable Input Current $I_{EN}$ versus Enable Input Voltage $V_{EN}$
6 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

6.1 Application Diagram

Figure 4 Application Diagram

6.2 Selection of External Components

6.2.1 Input Pin

The typical input circuitry for a linear voltage regulator is shown in the application diagram above. A ceramic capacitor at the input, in the range of 100 nF to 470 nF, is recommended to filter out the high frequency disturbances imposed by the line for example ISO pulses 3a/b. This capacitor must be placed very close to the input pin of the linear voltage regulator on the PCB.

An aluminum electrolytic capacitor in the range of 10 µF to 470 µF is recommended as an input buffer to smooth out high energy pulses, such as ISO pulse 2a. This capacitor should be placed close to the input pin of the linear voltage regulator on the PCB.

An overvoltage suppressor diode can be used to further suppress any high voltage beyond the maximum rating of the linear voltage regulator and protect the device against any damage due to over-voltage.

The external components at the input are not mandatory for the operation of the voltage regulator, but they are recommended in case of possible external disturbances.

6.2.2 Output Pin

An output capacitor is mandatory for the stability of linear voltage regulators.
The requirement to the output capacitor is given in “Functional Range” on Page 8. The graph Output Capacitor Series Resistor ESR(CQ ) versus Output Current IQ on Page 14 shows the stable operation range of the device.

TLS805B1 is designed to be stable with extremely low ESR capacitors. According to the automotive environment, ceramic capacitors with X5R or X7R dielectrics are recommended.

The output capacitor should be placed as close as possible to the regulator’s output and GND pins and on the same side of the PCB as the regulator itself.

In case of rapid transients of input voltage or load current, the capacitance should be dimensioned in accordance and verified in the real application that the output stability requirements are fulfilled.

### 6.3 Thermal Considerations

Knowing the input voltage, the output voltage and the load profile of the application, the total power dissipation can be calculated:

\[
P_D = (V_I - V_Q) \times I_Q + V_I \times I_Q
\]

with

- \(P_D\): continuous power dissipation
- \(V_I\): input voltage
- \(V_Q\): output voltage
- \(I_Q\): output current
- \(I_Q\): quiescent current

The maximum acceptable thermal resistance \(R_{thJA}\) can then be calculated:

\[
R_{thJA,\text{max}} = \frac{T_{j,\text{max}} - T_a}{P_D}
\]

with

- \(T_{j,\text{max}}\): maximum allowed junction temperature
- \(T_a\): ambient temperature

Based on the above calculation the proper PCB type and the necessary heat sink area can be determined with reference to the specification in “Thermal Resistance” on Page 9.

### Example

Application conditions:

\(V_I = 13.5 \text{ V}\)
\(V_Q = 3.3 \text{ V}\)
\(I_Q = 40 \text{ mA}\)
\(T_a = 105^\circ\text{C}\)

Calculation of \(R_{thJA,\text{max}}\):

\[
P_D = (V_I - V_Q) \times I_Q + V_I \times I_Q
\]

\[
= (13.5 \text{ V} - 3.3 \text{ V}) \times 40 \text{ mA} + 13.5 \text{ V} \times 0.012 \text{ mA}
\]
Application Information

\[ R_{\text{thJA,max}} = \frac{T_{j,\text{max}} - T_a}{P_D} \]
\[ = \frac{150^\circ C - 105^\circ C}{0.41 \text{ W}} \]
\[ = 109.8 \text{ K/W} \]

As a result, the PCB design must ensure a thermal resistance \( R_{\text{thJA}} \) lower than 109.8 K/W. According to “Thermal Resistance” on Page 9, at least 300 mm² heatsink area is needed on the FR4 1s0p PCB, or the FR4 2s2p board can be used.

6.4 Reverse Polarity Protection

TLS805B1 is not self protected against reverse polarity faults. To protect the device against negative supply voltage, an external reverse polarity diode is needed, as shown in Figure 4. The absolute maximum ratings of the device as specified in “Absolute Maximum Ratings” on Page 7 must be kept.

6.5 Further Application Information

- For further information you may contact http://www.infineon.com/
7 Package Outlines

Green Product (RoHS compliant)
To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website: http://www.infineon.com/packages.
8 Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>2016-12-20</td>
<td>Template updated</td>
</tr>
<tr>
<td>1.0</td>
<td>2016-08-30</td>
<td>Datasheet - Initial version</td>
</tr>
</tbody>
</table>
Trademarks of Infineon Technologies AG
µHVIC™, µIPM™, µPFC™, AU-ConvertIR™, AURIX™, C166™, CanPAK™, CIPURSE™, CoolDP™, CoolGaN™, COOLIR™, CoolMOS™, CoolSET™, CoolSiC™, DAVE™, Di-POL™, DirectFET™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, GaNpowIR™, HEXIT™, HITFET™, HybridPACK™, iMOTION™, IRAM™, ISOFACE™, IsoPACK™, LEDrivIR™, LITIX™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OPTIGA™, OptiMOS™, ORIGA™, PowIRaudio™, PowIRStage™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SIL™, RASIC™, REAL3™, SmartLEWIS™, SOLID FLASH™, SPOC™, StrongRFET™, SupIRBuck™, TEMPFET™, TRENCHSTOP™, TriCore™, UHVIC™, XHP™, XMC™.

Trademarks updated November 2015

Other Trademarks
All referenced product or service names and trademarks are the property of their respective owners.