


TLE9180D-32QK

Bridge Driver IC

Features

- High Power 3 Phase Bridge Driver for low RDS(on) N-channel FETs
- 0...100% duty cycle, adjustable without restrictions
- Specified supply voltage range of 5.5 V to 60 V
- Logic operation down to 3 V supply voltage
- High robustness of motor connection pins of -15 V to 90 V
- Extended protection and supervision functionality
- Serial Peripheral Interface (SPI), control of supervision
- Supervision read out by SPI
- Reverse diode measurement of external FET for temperature detection
- Limp-home functionality of diagnostic and failure behavior with SPI configurable content
- 3 current sense amplifiers for shunt signal conditioning
- 2 switch off paths by pins ENA and $\overline{\text{SOFF}}$
- Low quiescent current mode by pin $\overline{\text{INH}}$
- Compatible to 3.3 V μCs and TTL logic
- Phase voltage feedback with SPI programmable voltage thresholds
- Output for phase cut off circuit activation
- Green Product (RoHS compliant)
- AEC Qualified



ISO26262
compliant

PRO-SIL™ features

- Safety Manual and Safety Analysis Summary Report up to $V_{\text{VS}} \leq 28 \text{ V}$ and $V_{\text{VDHP}}, V_{\text{VDHX}} \leq 70 \text{ V}$ available
- Safety Barrier to μC interface up to $V_{\text{VS}} \leq 28 \text{ V}$ and $V_{\text{VDHP}}, V_{\text{VDHX}} \leq 70 \text{ V}$
- High voltage rated digital input and output pins
- Fast and functional independent disable functionality via pin $\overline{\text{SOFF}}$
- Functional redundant disable paths via pin $\overline{\text{SOFF}}$ and ENA
- Monitoring of system relevant voltages and dedicated self-test functionality
- Secure SPI interface with CRC check over data and address
- Integrated window watchdog for μC supervision
- Functional independent current sense amplifier
- Functional independent phase feedback with SPI programmable threshold
- Passive clamping of external FETs

Product validation

Qualified for automotive applications.

Product validation according to AEC-Q100.

Description

The TLE9180D-32QK is an advanced gate driver IC dedicated to control 6 external N-channel MOSFETs forming an inverter for high current 3 phase motor drives application in the automotive sector.

A sophisticated high voltage technology allows the TLE9180D-32QK to support applications for single and mixed battery systems with battery voltages of 12 V, 24 V and 48 V even within tough automotive environments in combination with high motor currents. Therefore bridge, motor and supply related pins can withstand voltages of up to 90 V. Motor related pins can even withstand negative voltage transients down to - 15 V without damage.

All low- and high-side output stages are based on a floating concept and its driver strength allows to drive lowest RDSON MOSFETs common on the market.

An integrated SPI interface is used to configure the TLE9180D-32QK for the application after power-up. After successful power-up parameters can be adjusted by SPI, monitoring data, configuration and error registers can be read. Cyclic redundancy check over data and address bits ensures safe communication and data integrity.

GND related bridge currents can be measured with 3 integrated current sense amplifiers. The outputs of the current sense amplifiers support 5 V ADCs and the robust inputs can withstand negative transients down to -10 V without damage. Gain and zero current voltage offset can be adjusted by SPI. The offset can be calibrated. Diagnostic coverage and redundancy have increased steadily in recent years in automotive drive applications. Therefore the TLE9180D-32QK offers a wide range of diagnostic features, like monitoring of power supply voltages as well as system parameters. A testability of safety relevant supervision functions has been integrated. Failure behavior, threshold voltages and filter times of the supervisions of the device are adjustable via SPI.

The TLE9180D-32QK is integrated in a LQFP64 package with an exposed pad. Due to its exposed pad the gate driver IC provides an excellent thermal characteristic.

Table 1 **Device Marking**

Product Type	Package	Marking
TLE9180D-32QK	LQFP-64	TLE9180D-32QK

Table of contents

	Features	1
	Product validation	1
	Description	2
	Table of contents	3
1	Block Diagram	10
2	Pin Configuration	11
2.1	Pin Assignment	11
2.2	Pin Definitions and Functions	11
3	General Product Characteristics	18
3.1	Absolute Maximum Ratings	18
3.2	Thermal Resistance	22
3.3	Functional Range	23
3.4	Typical Behavior Figures	25
4	Input and Output Characteristics	26
4.1	Digital Inputs	26
4.2	General Inputs	27
4.3	VCC - I/O Supply and μ C Supply Monitoring	27
4.4	Digital Outputs	27
4.5	General Output	28
4.6	SPI Interface	28
4.7	Electrical Characteristics IOs	28
5	Serial Peripheral Interface - SPI	33
5.1	IO-Buffer	33
5.2	Shift Registers	33
5.3	Address and Command Decoder	33
5.4	Cyclic Redundancy Check - CRC Generation and Detection	34
5.5	Electrical Characteristics SPI	34
6	Clock	36
6.1	Clock Programming	36
6.2	Electrical Characteristics Clock	36
7	Power Supply	37
7.1	Output Stage Supply Concept	37
7.2	Internal Supply Voltages	38
7.3	Electrical Characteristics Power Supply	38
7.4	Typical Behavior Figures	44
8	Floating MOSFET Driver	46

Table of contents

8.1	Driver Output Stage	46
8.2	Input to Output Information	46
8.3	Shoot Through Protection and Dead Time Generation	46
8.4	Electrical Characteristics Floating MOSFET Driver	47
8.5	Typical Timings and Behavior Figures	50
9	Shunt Signal Conditioning	51
9.1	Gain Programming	51
9.2	Setting VRO Voltage and VOx Voltage for Zero SSC Differential Input Voltage	52
9.3	Auto Calibration	52
9.4	Overcurrent Detection	53
9.5	Self-tests of Shunt Signal Conditioning	53
9.5.1	Gain Test	54
9.5.2	Power Supply Monitoring of SSC	54
9.6	Electrical Parameter Shunt Signal Conditioning (SSC)	54
10	Protection and Diagnostics	60
10.1	Supervision Overview	60
10.1.1	Diagnosis in Configuration Mode	63
10.1.2	Disabled Functions in Reduced Operation Mode	63
10.1.3	Disabled Functions in Safe Off Mode	63
10.2	Failure Detection Handling	63
10.2.1	Failure Flags	63
10.2.2	Failure Behavior Configuration	64
10.2.3	Parallel Failure Occurrence	66
10.2.4	General Failure Behavior Timing Diagrams	66
10.3	Diagnostic Test Functions	71
10.4	LIMP Functionality	72
10.5	Detailed Supervision Description	73
10.5.1	Vs Voltage Monitoring	73
10.5.1.1	SPI Register Reference for VS Supervision	73
10.5.2	VDHP Voltage Monitoring	74
10.5.2.1	SPI Register Reference for VDHP Supervision	74
10.5.2.2	VDHP Overvoltage Detection LD	75
10.5.3	Charge Pump Monitoring	75
10.5.3.1	SPI Register Reference for CB Undervoltage Supervision	76
10.5.3.2	Overload and Overvoltage of Charge Pumps	76
10.5.4	High-side Buffer Capacitor Voltage Monitoring	77
10.5.4.1	Overvoltage Detection of High-side Buffer Capacitor at High Negative Voltage at the Pins SHx	77
10.5.4.2	SPI Register Reference for High-side Buffer Capacitor UV Monitoring	77
10.5.5	VCC Monitoring	77
10.5.5.1	SPI Register Reference for VCC Supervision	78

Table of contents

10.5.5.2	Self-test Function for VCC	78
10.5.6	Internal Power Supply Monitoring	79
10.5.7	Internal CLK Supervision	79
10.5.8	Temperature Detection and Shutdown	80
10.5.8.1	SPI Register Reference for Overtemperature Detection	80
10.5.8.2	Temperature Read Out	80
10.5.9	Output Stage Status Feedback	80
10.5.10	Digital Driving Path Monitoring	80
10.5.11	Short Circuit Detection - SCD	81
10.5.11.1	SPI Register Reference for SCD Voltage Threshold	81
10.5.11.2	Self-test Function for SCD	82
10.5.12	FET Drain Source Voltage Read Out	85
10.5.13	FET Reverse Diode Forward Voltage Read Out	85
10.5.14	Drain Source Voltage Measurement of External FETs	86
10.5.15	Input Pattern Violation Monitoring	86
10.5.16	Overload Digital Output Pins	86
10.5.17	Configuration Errors	86
10.5.17.1	Configuration Signature Invalid	86
10.5.17.2	Configuration Time-out	87
10.5.18	Control Register Error Monitoring	87
10.5.19	State Machine Error Monitoring	87
10.5.20	SPI Communication Errors	87
10.5.20.1	SPI Frame Error	88
10.5.20.2	SPI Frame Time-out	88
10.5.20.3	SPI Window Watchdog	88
10.5.20.3.1	SPI Register Reference for Window Watchdog	89
10.5.20.4	CRC Error	90
10.5.20.5	Invalid Address Access Monitoring	90
10.6	Electrical Characteristics Protection and Diagnostic Functions	90
11	Digital Phase Voltage Feedback	100
11.1	Phase Voltage Feedback Programming	100
11.2	Electrical Parameter Phase Feedback	100
12	Phase Cut Off Activation	102
12.1	Phase Cut Off Programming	102
12.2	Electrical Parameter Activation Phase Cut Off	103
13	Operation Modes	104
13.1	Normal Operation Mode	104
13.1.1	Driving Mode	104
13.1.2	Limp Mode	104
13.2	Reduced Operation Mode	105
13.3	Sleep Mode	105

Table of contents

13.4	Idle Mode	105
13.5	Configuration Mode	106
13.6	Configuration Lock Mode	106
13.7	Safe-Off Mode	106
13.8	Error Mode	106
13.9	Self-test Mode	106
13.10	Overview of Operation Modes and Transition States	107
13.11	Power-up Diagram	109
14	Register Description	111
14.1	SPI Data Flow	111
14.2	SPI Frame Format	111
14.2.1	SPI Status Flags	111
14.3	SPI Supervision Overview	112
14.3.1	Overview of SPI Communication and Configuration Errors	112
14.3.2	Overview of Special Event Register	112
14.3.3	Reserved Registers, Bits and Values	113
14.3.4	Overview of Register Types	113
15	Register Specification	115
15.1	Registers Chapter	115
15.1.1	Configuration registers	118
15.1.1.1	Configuration Signature	118
15.1.1.2	General Configuration 1	119
15.1.1.3	General Configuration 2	120
15.1.1.4	General Configuration 3	121
15.1.1.5	Window Watchdog	122
15.1.1.6	Vs Over- and Undervoltage Thresholds	123
15.1.1.7	VDHP Over- and Undervoltage Thresholds	124
15.1.1.8	CB Under- and VCC Under- and Overvoltage Thresholds	125
15.1.1.9	Charge Pump/High-side Buffer Failure Modes	126
15.1.1.10	Miscellaneous Failure Modes	127
15.1.1.11	Vs & VDHP & VCC Undervoltage Failure Modes	128
15.1.1.12	Vs & VDHP & VCC Overvoltage Failure Modes	129
15.1.1.13	Short Circuit Detection & Signal Path Supervision Failure Modes	130
15.1.1.14	Dead Time High-side	131
15.1.1.15	Dead Time Low-side	132
15.1.1.16	Undervoltage Filter Times	133
15.1.1.17	Overvoltage and VCC Filter Times	134
15.1.1.18	Overtemperature & Short Circuit Detection Filter Times	135
15.1.1.19	Overcurrent Filter Time	136
15.1.1.20	Overcurrent Failure Modes	137
15.1.2	Control registers	138

Table of contents

15.1.2.1	Current Sense Amplifier 1&2 - Gain 1	138
15.1.2.2	Current Sense Amplifier 1&2 - Gain 2	139
15.1.2.3	Current Sense Amplifier 3 - Gain 1&2	140
15.1.2.4	Current Sense Amplifier Zero Current Offset	141
15.1.2.5	Current Sense Amplifier Configuration	142
15.1.2.6	Short Circuit Detection Threshold Low-side 1	143
15.1.2.7	Short Circuit Detection Threshold Low-side 2	144
15.1.2.8	Short Circuit Detection Threshold Low-side 3	145
15.1.2.9	Short Circuit Detection Threshold High-side 1	146
15.1.2.10	Short Circuit Detection Threshold High-side 2	147
15.1.2.11	Short Circuit Detection Threshold High-side 3	148
15.1.2.12	Limp Home Activation and Half Bridge Deactivation	149
15.1.2.13	Shift Phase Voltage Feedback and CSA Gain	150
15.1.2.14	Passive Rectification Threshold	151
15.1.2.15	Active Rectification Threshold	152
15.1.2.16	Rectification Filter Time	153
15.1.2.17	Rectification Accuracy	154
15.1.2.18	Rectification Mode entry	155
15.1.2.19	No Operation	156
15.1.2.20	Reverse Diode Measurement	157
15.1.2.21	Drain Source Measurement	158
15.1.3	Self_test registers	159
15.1.3.1	Self Test Selection 1	159
15.1.3.2	Self Test Selection 2	160
15.1.3.3	Self Test Mode Entry	161
15.1.4	Read registers	162
15.1.4.1	Operation Mode Overview	162
15.1.4.2	Error Overview	163
15.1.4.3	Special Event Register	164
15.1.4.4	Internal Errors 1	165
15.1.4.5	Internal Errors 2	166
15.1.4.6	External Errors	167
15.1.4.7	Shutdown Errors	168
15.1.4.8	Short Circuit Errors	169
15.1.4.9	Input Pattern Violations	170
15.1.4.10	Output Stage Feedback Errors	171
15.1.4.11	SPI Communication and Configuration Errors	172
15.1.4.12	Current Sense Amplifiers 1 & 2 Errors	173
15.1.4.13	Current Sense Amplifier 3	174
15.1.4.14	Digital Output Pin Errors	175
15.1.4.15	Low-side 1 Drain Source Measurement	176
15.1.4.16	Low-side 2 Drain Source Measurement	177

Table of contents

15.1.4.17	Low-side 3 Drain Source Measurement	178
15.1.4.18	High-side 1 Drain Source Measurement	179
15.1.4.19	High-side 2 Drain Source Measurement	180
15.1.4.20	High-side 3 Drain Source Measurement	181
15.1.4.21	Low-side 1 Reverse Diode Measurement	182
15.1.4.22	Low-side 2 Reverse Diode Measurement	183
15.1.4.23	Low-side 3 Reverse Diode Measurement	184
15.1.4.24	High-side 1 Reverse Diode Measurement	185
15.1.4.25	High-side 2 Reverse Diode Measurement	186
15.1.4.26	High-side 3 Reverse Diode Measurement	187
15.1.4.27	Low-side 1 Output Stage Temperature	188
15.1.4.28	Low-side 2 Output Stage Temperature	189
15.1.4.29	Low-side 3 Output Stage Temperature	190
15.1.4.30	High-side 1 Output Stage Temperature	191
15.1.4.31	High-side 2 Output Stage Temperature	192
15.1.4.32	High-side 3 Output Stage Temperature	193
15.1.4.33	Window Watchdog Loop Counter	194
15.1.4.34	Watchdog Clock Counter 1	195
15.1.4.35	Watchdog Clock Counter 2	196
15.1.4.36	Watchdog Clock Counter 3	197
15.1.4.37	VCC Measurement Result	198
15.1.4.38	CB Measurement Result	199
15.1.4.39	Vs Measurement Result	200
15.1.4.40	VDHP Measurement Result	201
16	Application Information	202
16.1	Layout Guide Lines	202
16.2	Additional Components Recommendation	203
16.2.1	Additional Components	203
16.3	Additional Application Hints	204
16.3.1	High Level Output Voltage of Digital Output Pins	204
16.3.2	Quiescent Current Consumption at Pin Vs	204
16.3.3	Minimum Input Pulses at Pins $\overline{IHx}$ and ILx	204
16.3.4	CSA Cross Talk	204
16.3.5	Overload CP1	205
16.3.6	Digital Output Pin Overload Detection	205
16.3.7	FET Reverse Diode Forward Voltage Read Out - Short Dead Time	205
16.3.8	FET Reverse Diode Forward Voltage Read Out - No Dead time Generation in μC	205
16.3.9	Minimum $\overline{INH}$ Pulse Length at Power Up Sequence	205
16.3.10	Reduced Operation Mode INH set to low	206
17	Package Outlines	207
	Revision History	209

Disclaimer	211
-------------------------	------------

1 Block Diagram

1 Block Diagram




Figure 1 **Block Diagram**

2 Pin Configuration

2.1 Pin Assignment




Figure 2 Pin Configuration

2.2 Pin Definitions and Functions

Pin	Symbol	Function
1	GND	<i>Ground</i> Connect this pin to ground.
2	APC	<i>Activation Phase Cut off Circuit</i> Digital output referred to 5 V. Connect this safe state output pin to the driving circuit for the phase separation FETs. Can be used for any other safe state circuit. If not used keep pin open.
3	ERR	<i>Error Not</i> Digital active-low error output pin referred to VCC supply voltage. Indication for ready for configuration when high after power-up. If not used keep pin open.
4	IH1	<i>Input High-side 1 Not</i> Digital active-low input pin to turn on/off high-side FET 1 referred to VCC supply voltage.

2 Pin Configuration

Pin	Symbol	Function
5	IL1	<i>Input Low-side 1</i> Digital active-high input pin to turn on/off low-side FET 1 referred to VCC supply voltage.
6	IL2	<i>Input Low-side 2</i> Digital active-high input pin to turn on/off low-side FET 2 referred to VCC supply voltage.
7	$\overline{\text{IH2}}$	<i>Input High-side 2 Not</i> Digital active-low input pin to turn on/off high-side FET 2 referred to VCC supply voltage.
8	$\overline{\text{IH3}}$	<i>Input High-side 3 Not</i> Digital active-low input pin to turn on/off high-side FET 3 referred to VCC supply voltage.
9	IL3	<i>Input Low-side 3</i> Digital active-high input pin to turn on/off low-side FET 3 referred to VCC supply voltage.
10	MISO	<i>Master In Slave Out</i> Digital SPI signalling output port referred to VCC supply voltage. Connect to SPI port "data input" of μC to send status information during SPI communication.
11	MOSI	<i>Master Out Slave In</i> Digital SPI signalling input port referred to VCC supply voltage. Connect to SPI port "data output" of μC to receive commands during SPI communication.
12	CSN	<i>Chip Select Not</i> Digital active-low SPI signalling input port referred to VCC supply voltage. Connect to SPI port "chip select" of μC to address the device for SPI communication.
13	CLK_SPI	<i>Clock Serial Peripheral Interface</i> Digital SPI signalling input port referred to VCC supply voltage. Connect to SPI port "clock" of μC to clock the device for SPI communication.
14	VCC	<i>VCC Supply Voltage</i> Power supply for digital I/O pins and input for VCC monitoring. Connect to I/O supply of μC .
15	VO3	<i>Voltage Output of CSA 3</i> Analog output of current sense amplifier 3 for shunt signal amplification referred to 5 V. Connect to analog-to-digital converter.
16	SOFF	<i>Safe Off Not</i> Analog active-low input pin to turn all FETs off and to enter safe off mode. Functional independent to ENA pin.
17	ISN3	<i>Input Shunt Negative of CSA 3</i> Negative input of current sense amplifier 3 for shunt signal amplification. An external input filter is recommended. If current sense amplifier 3 is not used the pin shall be connected to GND and deactivate CSA 3 at configuration mode.

2 Pin Configuration

Pin	Symbol	Function
18	ISP3	<i>Input Shunt Positive of CSA 3</i> Positive input of current sense amplifier 3 for shunt signal amplification. An external input filter is recommended. If current sense amplifier 3 is not used the pin shall be connected to GND and deactivate CSA 3 at configuration mode.
19	N.C.	<i>Not Connected</i> Keep pin open and do not connect to GND
20	VDHP	<i>Voltage Drain High-side Power</i> Low reference for charge pump 2. Sense input for VDHP under- and overvoltage detections, shutdown and readout. Sense input for phase voltage feedback PFBx threshold. Sense input for short circuit detection (SCD) of all high-side FETs. (Note: Depends on configuration, bit en_vdh3. If pins VDHx are used for short circuit detection (activated via SPI) then VDHP pin is not the sense input for SCD.) Connect this pin directly (low ohmic and low inductive) to recommended common star point of the drains of the high-side FETs and buffer capacitor(s).
21	CH2	<i>Charge Pump 2 High</i> Positive terminal for pump capacitor of charge pump 2. Connect the pump capacitor as close as possible to pin.
22	CL2	<i>Charge Pump 2 Low</i> Negative terminal for pump capacitor of charge pump 2. Connect the pump capacitor as close as possible to pin.
23	N.C.	<i>Not Connected</i> Keep pin open and do not connect to GND
24	$\overline{\text{INH}}$	<i>Inhibit Not</i> Analog active-low inhibit pin. Sets device into sleep mode for low quiescent current consumption. External FETs are turned off actively before the charge pumps are turned off. Reset via inhibit requires a new configuration via SPI.
25	Vs	<i>Voltage Supply</i> Supply voltage for device. Connect to supply (battery) voltage with reverse polarity protection circuit and capacitor between pin and GND. An EMC filter is recommended.
26	N.C.	<i>Not Connected</i> Keep pin open and do not connect to GND
27	CH1	<i>Charge Pump 1 High</i> Positive terminal for pump capacitor of charge pump 1. Connect the pump capacitor as close as possible to pin.
28	CL1	<i>Charge Pump 1 Low</i> Negative terminal for pump capacitor of charge pump 1. Connect the pump capacitor as close as possible to pin.
29	CP_GND	<i>Charge Pump Ground</i> GND pin for the charge pumps. Connect this pin directly (low ohmic and low inductive) to GND.

2 Pin Configuration

Pin	Symbol	Function
30	CB	<i>Charge Pump Buffer</i> Buffer capacitor connection for charge pump 1. Connect the capacitor as close as possible to pin.
31	GL1	<i>Gate Low-side 1</i> Analog I/O pin to turn on/off low-side FET 1. Connect to the gate of low-side FET 1. A gate resistor is recommended.
32	SL1	<i>Source Low-side 1</i> Analog I/O pin to turn on/off low-side FET 1. Connect to the source of low-side FET 1. If transients violate maximum rating or functional range external protection circuit is required.
33	BH1	<i>Bootstrap High-side 1</i> Analog I/O pin. Positive terminal to high-side buffer capacitor 1. Connect the capacitor as close as possible to pin.
34	SH1	<i>Source High-side 1</i> Analog I/O pin to turn on/off high-side FET 1 and negative terminal to high-side buffer capacitor. Connect the capacitor as close as possible to pin and connect to the source of high-side FET 1. Connection to motor and input for phase voltage feedback circuit. If transients violate maximum rating or functional range external protection circuit is required.
35	GH1	<i>Gate High-side 1</i> Analog I/O pin to turn on/off high-side FET 1. Connect to the gate of high-side FET 1. A gate resistor is recommended.
36	VDH1	<i>Voltage Drain High-side 1</i> Sense input for short circuit detection (SCD) of high-side FET 1. (Note: Depends on configuration, bit en_vdh3. If pins VDHx are used for short circuit detection (activated via SPI) then VDHP pin is not the sense input for SCD.) Connect directly to the drain of high-side FET 1, or not connected if not configured.
37	SL2	<i>Source Low-side 2</i> Analog I/O pin to turn on/off low-side FET 2. Connect to the source of low-side FET 2. If transients violate maximum rating or functional range external protection circuit is required.
38	GL2	<i>Gate Low-side 2</i> Analog I/O pin to turn on/off low-side FET 2. Connect to the gate of low-side FET 2. A gate resistor is recommended.
39	N.C.	<i>Not Connected</i> Keep pin open and do not connect to GND
40	VDH2	<i>Voltage Drain High-side 2</i> Sense input for short circuit detection (SCD) of high-side FET 2. (Note: Depends on configuration, bit en_vdh3. If pins VDHx are used for short circuit detection (activated via SPI) then VDHP pin is not the sense input for SCD.) Connect directly to the drain of high-side FET 2, or not connected if not configured.

2 Pin Configuration

Pin	Symbol	Function
41	BH2	<i>Bootstrap High-side 2</i> Analog I/O pin. Positive terminal to high-side buffer capacitor 2. Connect the capacitor as close as possible to pin.
42	SH2	<i>Source High-side 2</i> Analog I/O pin to turn on/off high-side FET 2 and negative terminal to high-side buffer capacitor. Connect the capacitor as close as possible to pin and connect to the source of high-side FET 2. Connection to motor and input for phase voltage feedback circuit. If transients violate maximum rating or functional range external protection circuit is required.
43	GH2	<i>Gate High-side 2</i> Analog I/O pin to turn on/off high-side FET 2. Connect to the gate of high-side FET 2. A gate resistor is recommended.
44	N.C.	<i>Not Connected</i> Keep pin open and do not connect to GND
45	VDH3	<i>Voltage Drain High-side 3</i> Sense input for short circuit detection (SCD) of high-side FET 3. (Note: Depends on configuration, bit en_vdh3. If pins VDHx are used for short circuit detection (activated via SPI) then VDHP pin is not the sense input for SCD.) Connect directly to the drain of high-side FET 3, or not connected if not configured.
46	BH3	<i>Bootstrap High-side 3</i> Analog I/O pin. Positive terminal to high-side buffer capacitor 3. Connect the capacitor as close as possible to pin.
47	SH3	<i>Source High-side 3</i> Analog I/O pin to turn on/off high-side FET 3 and negative terminal to high-side buffer capacitor. Connect the capacitor as close as possible to pin and connect to the source of high-side FET 3. Connection to motor and input for phase voltage feedback circuit. If transients violate maximum rating or functional range external protection circuit is required.
48	GH3	<i>Gate High-side 3</i> Analog I/O pin to turn on/off high-side FET 3. Connect to the gate of high-side FET 3. A gate resistor is recommended.
49	SL3	<i>Source Low-side 3</i> Analog I/O pin to turn on/off low-side FET 3. Connect to the source of low-side FET 3. If transients violate maximum rating or functional range external protection circuit is required.
50	GL3	<i>Gate Low-side 3</i> Analog I/O pin to turn on/off low-side FET 3. Connect to the gate of low-side FET 3. A gate resistor is recommended.
51	GND	<i>Ground</i> Connect this pin to ground.
52	N.C.	<i>Not Connected</i> Keep pin open and do not connect to GND

2 Pin Configuration

Pin	Symbol	Function
53	PFB3	<i>Phase Voltage Feedback 3</i> Digital output pin referred to VCC supply voltage. Feedback for μ C of the state of the motor connection of pin SH3 referred to voltage at VDHP. Connect to PFB 3 port to μ C. If not used keep pin open.
54	PFB2	<i>Phase Voltage Feedback 2</i> Digital output pin referred to VCC supply voltage. Feedback for μ C of the state of the motor connection of pin SH2 referred to voltage at VDHP. Connect to PFB 2 port to μ C. If not used keep pin open.
55	PFB1	<i>Phase Voltage Feedback 1</i> Digital output pin referred to VCC supply voltage. Feedback for μ C of the state of the motor connection of pin SH1 referred to voltage at VDHP. Connect to PFB 1 port to μ C. If not used keep pin open.
56	ISN2	<i>Input Shunt Negative of CSA 2</i> Negative input of current sense amplifier 2 for shunt signal amplification. An external input filter is recommended. If current sense amplifier 2 is not used the pin shall be connected to GND and deactivate CSA 2 at configuration mode.
57	ISP2	<i>Input Shunt Positive of CSA 2</i> Positive input of current sense amplifier 2 for shunt signal amplification. An external input filter is recommended. If current sense amplifier 2 is not used the pin shall be connected to GND and deactivate CSA 2 at configuration mode.
58	VO2	<i>Voltage Output of CSA 2</i> Analog output of current sense amplifier 2 for shunt signal amplification referred to 5 V. Connect to analog-to-digital converter.
59	VRO	<i>Voltage Reference Output</i> Output pin of reference voltage of current sense amplifier. The reference voltage indicates the zero motor current output voltage. Connect to analog-to-digital converter.
60	VO1	<i>Voltage Output of CSA 1</i> Analog output of current sense amplifier 1 for shunt signal amplification referred to 5 V. Connect to analog-to-digital converter.
61	ISP1	<i>Input Shunt Positive of CSA 1</i> Positive input of current sense amplifier 1 for shunt signal amplification. An external input filter is recommended. If current sense amplifier 1 is not used the pin shall be connected to GND and deactivate CSA 1 at configuration mode.
62	ISN1	<i>Input Shunt Negative of CSA 1</i> Negative input of current sense amplifier 1 for shunt signal amplification. An external input filter is recommended. If current sense amplifier 1 is not used the pin shall be connected to GND and deactivate CSA 1 at configuration mode.
63	AGND	<i>Analog Ground</i> GND pin of current sense amplifier. Connect directly (low ohmic and low inductive) to GND.

2 Pin Configuration

Pin	Symbol	Function
64	ENA	<i>Enable</i> Digital input pin to turn all FETs off referred to VCC supply voltage. Functional independent to $\overline{\text{SOFF}}$ pin. Reset of latched error conditions.
Cooling Tab	GND	<i>Cooling Tab</i> To be connected to GND

3 General Product Characteristics

3 General Product Characteristics

3.1 Absolute Maximum Ratings

Table 2 Absolute Maximum Ratings

$T_j = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$; all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Power Supply							
Supply Voltage	V _{Vs1}	-0.3	–	60	V	–	P_4.1.1
Supply Voltage for Power-up ¹⁾	V _{Vs6}	–	–	40	V	–	P_4.1.7
Supply Voltage ¹⁾	V _{Vs2}	-5	–	–	V	Reverse polarity R _{VS} ≥ 10 Ω ²⁾	P_4.1.2
Voltage Range VDHP	V _{VDHP1}	-5	–	85	V	³⁾	P_4.1.3
Voltage Difference Vs-VDHP	V _{dVsVDHP}	-85	–	60	V	–	P_4.1.5
Voltage Range VDH1, VDH2, VDH3	V _{VDHx1}	-5	–	90	V	–	P_4.1.6
Voltage Difference Vs-VDH1, VDH2, VDH3	V _{dVsVDHx}	-90	–	60	V	–	P_4.1.8
Voltage Range CL1	V _{CL1}	-0.3	–	60	V	–	P_4.1.9
Voltage Range CH1	V _{CH1}	-0.3	–	28	V	–	P_4.1.10
Voltage Range CB	V _{CB}	-0.3	–	28	V	–	P_4.1.11
Voltage Range CL2, CH2	V _{CHL2}	-0.3	–	90	V	–	P_4.1.12
Voltage Difference CH2-CL2	V _{dCH2CL2}	-0.3	–	28	V	–	P_4.1.62
Maximum Peak Pulse Current CB to CH2	I _{CBCH2}	–	–	1	A	t = 5 μs ¹⁾	P_4.1.61
Maximum Peak Pulse Current CB to BHx ¹⁾	I _{CBBHx}	–	–	1	A	t = 0.8 μs ⁴⁾	P_4.1.66

Floating Driver Stages

Voltage Range SLx	V_{SLx1}	-7	–	10	V	–	P_4.1.13
Voltage Range SLx ¹⁾	V_{SLx2}	-10	–	–	V	¹⁰⁾	P_4.1.14
Voltage Range SLx ¹⁾	V_{SLx3}	-15	–	–	V	⁵⁾	P_4.1.15
Voltage Range GLx	V_{GLx1}	-7	–	28	V	–	P_4.1.16
Voltage Range GLx ¹⁾	V_{GLx2}	-10	–	–	V	¹⁰⁾	P_4.1.17

(table continues...)

¹⁾ Not subject to production test, specified by design

²⁾ Voltage drop via resistor has to be taken into account for applications operating at low battery voltage

³⁾ Minimum limit of -5 V valid only for a limited time frame

⁴⁾ For details please refer to [Figure 3](#)

¹⁰⁾ For a duration of $t_{on} = 500 \text{ ns}$; $t_{on}/t_{off} = 1\%$ per 20 kHz PWM frequency

⁵⁾ For a duration of $t_{on} = 250 \text{ ns}$; $t_{on}/t_{off} = 0.5\%$ per 20 kHz PWM frequency

3 General Product Characteristics

Table 2 (continued) Absolute Maximum Ratings

$T_j = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$; all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Voltage Range GLx ¹⁾	V_{GLx3}	-15	–	–	V	⁵⁾	P_4.1.18
Voltage Range SHx	V_{SHx1}	-7	–	90	V	–	P_4.1.19
Voltage Range SHx ¹⁾	V_{SHx2}	-10	–	–	V	¹⁰⁾⁶⁾	P_4.1.20
Voltage Range SHx ¹⁾	V_{SHx3}	-15	–	–	V	⁵⁾⁶⁾	P_4.1.21
Max. Voltage Transients at SHx	V_{fSH_tr1}	–	–	55	V	Slew rate $\leq 1 \text{ V/ns}$ ⁷⁾¹⁾	P_4.3.31
Voltage Range GHx	V_{GHx1}	-7	–	90	V	–	P_4.1.22
Voltage Range GHx ¹⁾	V_{GHx2}	-10	–	–	V	¹⁰⁾	P_4.1.23
Voltage Range GHx ¹⁾	V_{GHx3}	-15	–	–	V	⁵⁾	P_4.1.24
Voltage Range BHx	V_{BH}	-0.3	–	90	V	–	P_4.1.25
Voltage Difference Gxx-Sxx	V_{GS2}	-0.3	–	28	V	⁸⁾	P_4.1.26
Voltage Difference BHx-SHx	V_{BS2}	-0.3	–	28	V	⁸⁾	P_4.1.27
Voltage Difference CB-SLx	V_{CBSLx}	-0.3	–	28	V	⁸⁾	P_4.1.28
Voltage Difference SHx-SLx ¹⁾	V_{SSx1}	-12	–	90	V	$\overline{IHx} = \text{High}$	P_4.1.29
Voltage Difference VDHP-SHx	$V_{dVDHPShx2}$	-90	–	90	V	–	P_4.1.32
Voltage Difference VDHx-SHx	$V_{dVDHxSHx}$	-90	–	90	V	–	P_4.1.33

Inputs and Outputs

Voltage Range $\overline{IHx}$, ILx, ENA	V_{DIP1}	-0.3	–	60	V	–	P_4.1.34
Voltage Range VCC	V_{VCC1}	-0.3	–	60	V	–	P_4.1.35
Voltage Range $\overline{INH}$	V_{INH}	-0.3	–	90	V	–	P_4.1.36
Voltage Range $\overline{SOFF}$	V_{SOFF}	-0.3	–	90	V	–	P_4.1.37
Voltage Range PFBx, $\overline{ERR}$	V_{DOP1}	-0.3	–	60	V	–	P_4.1.38
Voltage Range APC	V_{AOP1}	-0.3	–	60	V	⁹⁾	P_4.1.39

SPI Interface

Voltage Range CLK_SPI, CSN, MOSI	V_{SPI1}	-0.3	–	60	V	–	P_4.1.40
Voltage Range MISO	V_{SPI2}	-0.3	–	60	V	–	P_4.1.41

(table continues...)

¹⁾ Not subject to production test, specified by design

⁵⁾ For a duration of $t_{on} = 250\text{ns}$; $t_{on}/t_{off} = 0.5\%$ per 20 kHz PWM frequency

¹⁰⁾ For a duration of $t_{on} = 500\text{ns}$; $t_{on}/t_{off} = 1\%$ per 20 kHz PWM frequency

⁶⁾ Negative transients at pin SHx could charge the high-side buffer supply capacitor additionally and may cause an overvoltage high-side buffer capacitor BHx-SHx. For details please refer to [Chapter 10.5.4.1](#)

⁷⁾ At amplitudes higher than 20 V the HS output stage can show unexpected switch off of the external MOSFET for typically 1 μs if the output stage is not switching. If the output stage is switching on or switching off, the output stage is switching normally even with amplitudes up to 55 V and slew rates up to 1 V/ns

⁸⁾ For a duration of $t = 50\text{ }\mu\text{s}$ with 400 mA

⁹⁾ A short circuit at APC for > 10 hours might damage the device

3 General Product Characteristics

Table 2 (continued) Absolute Maximum Ratings

$T_j = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$; all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Shunt Signal Conditioning							
Voltage Range ISPx, ISNx	V _{ISx1}	-3.0	–	3.0	V	–	P_4.1.42
Voltage Range ISPx, ISNx ¹⁾	V _{ISx2}	-10	–	10	V	R _{ISP} ≥ 18 Ω R _{ISN} ≥ 18 Ω ¹⁰⁾	P_4.1.43
Voltage Difference ISPx-ISNx	V _{dISx}	-5.0	–	5.0	V	–	P_4.1.44
Voltage Range VOx	V _{VOx1}	-0.3	–	3.0	V	–	P_4.1.45
Voltage Range VOx ¹⁾	V _{VOx3}	-0.3	–	5.5	V	INH = High; Vs supplied	P_4.1.46
Voltage Range VOx	V _{VOx2}	-0.3	–	18	V	1 kΩ in series	P_4.1.47
Current Range VOx ¹⁾	I _{VOx}	-10	–	18	mA	–	P_4.1.48
Voltage Range VRO	V _{VRO1}	-0.3	–	3	V	–	P_4.1.49
Voltage Range VRO ¹⁾	V _{VRO3}	-0.3	–	5.5	V	INH = High; Vs supplied	P_4.1.50
Voltage Range VRO	V _{VRO2}	-0.3	–	18	V	1 kΩ in series	P_4.1.51
Current Range VRO ¹⁾	I _{VRO}	-10	–	18	mA	–	P_4.1.52
GND							
Voltage Range CP_GND, AGND, GND, EPAD	V _{ISx}	-0.3	–	0.3	V	–	P_4.1.53
Temperatures							
Storage Temperature	T _{stg}	-55	–	150	°C	–	P_4.1.54
Junction Temperature	T _{J1}	-40	–	150	°C	¹¹⁾ –	P_4.1.55
ESD Susceptibility							
ESD Resistivity HBM all Pins ¹²⁾	V _{ESDHBM2}	-1.5	–	1.5	kV	–	P_4.1.58
ESD Resistivity all Pins (charged device model) ¹³⁾	V _{ESDCDM}	–	–	500	V	–	P_4.1.59
ESD Resistivity Corner Pins (charged device model) ¹³⁾	V _{ESDCDMc}	–	–	750	V	–	P_4.1.60

Notes:

¹⁾ Not subject to production test, specified by design

¹⁰⁾ For a duration of $t_{on} = 500 \text{ ns}$; $t_{on}/t_{off} = 1\%$ per 20 kHz PWM frequency

¹¹⁾ For $T_j > 150^{\circ}\text{C}$ please check compliance with the IFX qualification

¹²⁾ ESD robustness according to Human Body Model (HBM) ANSI/ESDA/JEDEC JS-001

¹³⁾ ESD robustness according to Charged Device Model (CDM) JESD22-C101

3 General Product Characteristics

1. *Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*
2. *Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are not designed for continuous repetitive operation.*

3 General Product Characteristics

3.2 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Table 3 Thermal Resistance

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Junction to Case ¹⁴⁾	R_{thJC}	–	5	–	K/W	$V_{VS} = V_{VDH} = 14\text{ V};$ $T_a = 85^\circ\text{C};$ 6 FETs toggling; $Q_{gTOT} = 200\text{ nC};$ $f_{PWM} = 20\text{ kHz};$ inhomogeneous power distribution	P_4.2.1
Junction to Top ¹⁴⁾	R_{thJCT}	–	18	–	K/W	$V_{VS} = V_{VDH} = 14\text{ V};$ $T_a = 85^\circ\text{C};$ 6 FETs toggling; $Q_{gTOT} = 200\text{ nC};$ $f_{PWM} = 20\text{ kHz};$ inhomogeneous power distribution	P_4.2.2
Junction to Ambient ¹⁴⁾	R_{thJA}	–	28	–	K/W	$V_{VS} = V_{VDH} = 14\text{ V};$ $T_a = 85^\circ\text{C};$ 6 FETs toggling; $Q_{gTOT} = 200\text{ nC};$ $f_{PWM} = 20\text{ kHz};$ inhomogeneous power distribution ¹⁵⁾	P_4.2.3

¹⁴⁾ Not subject to production test, specified by design

¹⁵⁾ Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (chip + package) was simulated on a $76.2 \times 114.3 \times 1.5\text{ mm}$ board with 2 inner copper layers ($2 \times 70\text{ }\mu\text{m Cu}$, $2 \times 35\text{ }\mu\text{m Cu}$). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer

3 General Product Characteristics

3.3 Functional Range

Table 4 Functional Range¹⁶⁾

$T_j = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$; all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Supply Voltage	V_{Vs3}	5.5	–	60	V	Thermally limited	P_4.3.1
Supply Voltage for Startup	V_{Vs4}	V_{VsWU}	–	–	V	Startup	P_4.3.2
Supply Voltage Reduced Operation Range V_s ¹⁷⁾	V_{Vs5}	3.0	–	V_{VsROP}	V	Logic operational; I/Os turned off	P_4.3.3
Voltage Range VCC	V_{VCC4}	V_{VCCROP}	–	$V_{VCCxOVx}$	V	–	P_4.3.4
Supply Voltage Reduced Operation Range VCC	V_{VCC5}	-0.3	–	V_{VCCROP}	V	Logic operational; I/Os turned off	P_4.3.5
Voltage Range CB ¹⁸⁾	V_{fCB}	V_{CBUVSD}	–	15.0	V	–	P_4.3.6
Voltage Difference CH1-CL1 ¹⁸⁾	V_{CP1}	$V_{CBx} - V_s$	–	V_{CBd}	V	$\overline{INH}$ = High; CP1 and CP2 operative	P_4.3.7
Voltage Difference CH2-CL2 ¹⁸⁾	V_{CP2}	-0.3	–	V_{CBd}	V	$\overline{INH}$ = High; CP1 and CP2 operative	P_4.3.8
Voltage Difference CH1-CL1 ¹⁸⁾	V_{CP1b}	-0.3	–	V_{CBd}	V	$\overline{INH}$ = Low or CP1 off	P_3.3.2
Voltage Difference CH2-CL2 ¹⁸⁾	V_{CP2b}	-0.3	–	V_{CBd}	V	$\overline{INH}$ = Low or CP2 off	P_3.3.3
Voltage Range VDHP, VDH1, VDH2, VDH3	V_{VDH3}	4.0	–	$V_{VDHOVSd}$	V	¹⁹⁾²⁰⁾ PFBx- operational	P_4.3.27
Voltage Range VDHP, VDH1, VDH2, VDH3	V_{VDH4}	2.0	–	$V_{VDHOVSd}$	V	VDHP readout- operational	P_4.3.28
Voltage Range VDHP, VDH1, VDH2, VDH3	V_{VDH5}	0.0	–	$V_{VDHOVSd}$	V	CP2 and SCD- operational ²¹⁾²²⁾	P_4.3.29
Voltage Range SHx	V_{fSHx}	$-V_{BHSx}$	–	90V- V_{BHSx}	V	–	P_4.3.9
Voltage Difference BHx-SHx	V_{fBS1}	V_{BSUV}	–	V_{fCB}	V	²³⁾ Bootstrap charging	P_4.3.10

¹⁶⁾ Not subject to production test, specified by design

¹⁷⁾ Power-up to be completed first

¹⁸⁾ Max. value will not be exceeded under normal operation condition, voltage class of charge pump capacitor can be selected accordingly

¹⁹⁾ For details please refer to [Chapter 11](#)

²⁰⁾ Below $V_{VDHP} < 4\text{ V}$ the PFBx output pins might oscillate. In the case of oscillation overload of the digital output pins might occur, for fault reaction please refer to [Chapter 10.5.16](#)

²¹⁾ At minimum limit charge pumps are operational even if freewheeling current flows via the reverse diode of the external high-side FET

²²⁾ Negative voltages applied to VDHP might end up into a transition to idle mode with loss of configuration data

²³⁾ Max. limit valid without negative transients at the pin SHx. Negative transients could charge the high-side buffer supply capacitor additionally and may cause an overvoltage detection high-side buffer capacitor BHx-SHx. For details please refer to [Chapter 10.5.4.1](#)

3 General Product Characteristics

Table 4 (continued) **Functional Range**¹⁶⁾

$T_j = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$; all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Voltage Difference BHx-SHx	V_{fBS2}	V_{BSUV}	–	$V_{BHSxlim}$	V	²³⁾ CP2 charging	P_4.3.30
Voltage Difference Gxx-Sxx	V_{fGS1}	-0.3	–	15.0	V	–	P_4.3.11
Duty Cycle Range Output Stages	D.C.	0	–	100	%	–	P_4.3.12
Voltage Range $\overline{INH}$ ²⁴⁾	V_{AIP1}	-0.3	–	$V_{VCCxOVx}$	V	–	P_4.3.13
Voltage Range $\overline{SOFF}$ ²⁴⁾	V_{AIP2}	-0.3	–	$V_{VCCxOVx}$	V	–	P_4.3.14
Voltage Range $\overline{IHx}$, ILx, ENA, CLK_SPI, CSN, MOSI	V_{DIP2}	-0.3	–	$V_{VCCxOVx}$	V	–	P_4.3.15
Voltage Range PFBx, $\overline{ERR}$, MISO	V_{DOP2}	V_{ERRL} V_{SPIL}	–	V_{ERRHx} V_{SPIHx}	V	–	P_4.3.16
Output Impedance PFBx, $\overline{ERR}$	R_{DOP}	–	50	–	Ω	–	P_4.3.17
Output Impedance MISO	$R_{DOPMISO}$	–	130	–	Ω	–	P_3.3.1
Voltage Range APC	V_{AOP2}	-0.3	–	V_{AOPHx}	V	–	P_4.3.18
Current Range APC	I_{AOP2}	-1	–	1	mA	–	P_4.3.19
Input Voltage Range ISPx, ISNx	V_{fISx}	V_{SSC_CM}	–	V_{SSC_CM}	V	–	P_4.3.20
Differential Voltage Range ISPx, ISNx	$V_{fdiffISx}$	V_{SSC_ldiff}	–	V_{SSC_ldiff}	mV	–	P_4.3.21
Voltage Range VOx	V_{fVOx}	V_{SSC_OVR}	–	V_{SSC_OVR}	V	–	P_4.3.22
Voltage Range VRO	V_{fVRO}	V_{SSC_OVRO}	–	V_{SSC_OVRO}	V	–	P_4.3.24

Note: Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the Electrical Characteristics table.

¹⁶⁾ Not subject to production test, specified by design

²³⁾ Max. limit valid without negative transients at the pin SHx. Negative transients could charge the high-side buffer supply capacitor additionally and may cause an overvoltage detection high-side buffer capacitor BHx-SHx. For details please refer to [Chapter 10.5.4.1](#)

²⁴⁾ Functional range up to its maximum ratings possible but specified by design, not subject to production test

3.4 Typical Behavior Figures




Figure 3 Max. Peak Pulse Currents between Pin CB and Pins BHx

Notes:

1. Characteristic is valid for rectangular pulse shapes at a PWM frequency up to 20 kHz.
2. Please refer to [Chapter 16.2](#) and [Figure 7](#) for further current limitation with external components. If pulse currents has been observed higher than the maximum peak pulse currents please contact Infineon.

4 Input and Output Characteristics

4 Input and Output Characteristics

The input and output pins of the TLE9180D-32QK drive the output stages and give feedback to the μC about the state of the gate driver IC, the μC and the state of the inverter stage. Digital in- and outputs are supplied out of VCC and refer to the VCC voltage, general in- and outputs have fixed input threshold and fixed output high levels. Every output stage driving an external FET has its own input pin. Additionally there are 3 different pins to activate or deactivate the output stages. The impact of the 3 pins ENA, $\overline{\text{INH}}$ and $\overline{\text{SOFF}}$ differs from each other regarding to the gate driver IC's reaction. With the SPI interface the TLE9180D-32QK can be configured and diagnostics can be read out by the μC . The $\overline{\text{ERR}}$ pin indicates a failure of the TLE9180D-32QK or the system.

Table 5 I/Os functionality

Name of I/O	Definition	Functionality	Default State
$\overline{\text{INH}}$	General Input	Sleep Mode	Internal pull-down, FETs off passive clamping, Power up/down of device
$\overline{\text{SOFF}}$	General Input	Safe switch off	Internal pull-down, FETs off without reset of error registers, SOFF mode
ILx	Digital Input	Driver input for LS FETs	Internal pull-down, Affected FET off
$\overline{\text{IHx}}$	Digital Input	Driver input for HS FETs	Internal pull-up to VCC, Affected FET off
ENA	Digital Input	Enable and Reset	Internal pull-down, All FETs off
CLK_SPI	Digital Input	SPI	Internal pull-down
MOSI	Digital Input	SPI	Internal pull-down
CSN	Digital Input	SPI	Internal pull-up to VCC
MISO	Digital Output	SPI	Push-pull stage to VCC, Tri-state (Hi-Z) in case of no supply or if deactivated
PFBx	Digital Output	Phase Feedback	Push-pull stage to VCC with internal pull-down
APC	General Output	Driving Phase Cut Off Circuit	Push-pull stage to 5 V with internal pull-down
$\overline{\text{ERR}}$	Digital Output	Diagnostic Output	Push-pull stage to VCC with internal pull-down

4.1 Digital Inputs

This chapter describes the basic functions of the digital input pins, which control the output stages. Due to safety requirements the robustness of the input pins is 60 V.

$\overline{\text{IHx}}$, ILx

The TLE9180D-32QK uses the active-low inputs $\overline{\text{IHx}}$ to drive the high-side output stages and the active-high input pins ILx for the low-side output stages. In combination with a configurable internal dead time it is possible to drive six external FETs with only three μC outputs.

ENA

If the ENA pin is set to high the output stages of the gate driver IC will be enabled. It is also used to clear latched errors. Clearing the latched errors is falling edge driven. If ENA is set to high after a low phase, the output stages are activated again. As long as ENA is set to low all FETs are off. Error bits of the error registers are not cleared by ENA but by SPI readout only. For detailed description please refer to [Chapter 10.2.4](#).

An ENA reset can be performed by applying a falling edge at the pin ENA and keeping the input level low for minimum [tclear](#).

4 Input and Output Characteristics

MOSI, CLK_SPI, CSN

For detailed description please refer to [Chapter 4.6](#).

4.2 General Inputs

The chapter describes the basic functions of the general input pins. General input pins are not referred to VCC voltage.

$\overline{\text{INH}}$ - Inhibit Switch

If the $\overline{\text{INH}}$ pin is set to low the internal power down sequence will be initiated and the gate driver IC will enter sleep mode after undervoltage shutdown at pin CB has been detected. If the pin is set to low the output stages will turn off the external MOSFETs actively. The power supplies will be deactivated too so after a power down sequence the entire driver IC is discharged completely. Then the external FETs are kept off by the passive clamping. Every time the $\overline{\text{INH}}$ is set to low the gate driver IC has to be reconfigured at next power-up cycle.

$\overline{\text{SOFF}}$ - Safe Off Switch

The TLE9180D-32QK has a safety switch off path included. This path is intended to switch off the external MOSFETs via the $\overline{\text{SOFF}}$ input pin by the μC or an alternative monitoring IC in case a failure has been detected during operation. Power Supply, Logic, Current Measurement and SPI communication is not affected. Additionally the safe state switch off path is designed completely redundant to the logic and the ENA disable path. Hence if the device is in safe off state it will be possible to read out the failure registers to determine the root cause of the failure.

4.3 VCC - I/O Supply and μC Supply Monitoring

The VCC is the supply pin for the I/O ports. Additionally the VCC voltage is monitored. Under- and overvoltage can be detected for 5 V and 3.3 V systems. The threshold levels can be set at configuration mode. If the VCC under- and overvoltage detection is not required it can be deactivated during configuration.

4.4 Digital Outputs

The digital outputs are push-pull stages and supplied out of VCC, so the output levels are referred to VCC. The digital output ports are protected against shorts to GND and shorts to voltages higher or equal to the pin VCC. If an output is shorted the affected output pad will be disconnected and a dedicated error register bit will be set.

$\overline{\text{ERR}}$

The $\overline{\text{ERR}}$ pin indicates a fault detected by the gate driver IC to the μC . The output has an integrated pull-down resistor. In the case of a tri-stated $\overline{\text{ERR}}$ pin cross coupling from neighboured pins occur and in the case voltage lower than 4.0 V at pin VDHP please refer to [Chapter 11](#).

PFB1, PFB2, PFB3

The PFB1, PFB2 and PFB3 pins indicate the transition point of each half bridge to the μC . The analog voltage of the pins SH1, SH2 and SH3 will be converted into a digital signal by PFB1, PFB2 and PFB3 respectively. The output has an integrated pull-down resistor.

MISO

For detailed description please refer to [Chapter 4.6](#).

4 Input and Output Characteristics

4.5 General Output

The general output pin is not supplied out of VCC and do not refer to VCC. But if VCC voltage is below 1.0 V pin APC will not work as specified. The high level output voltage is typically 5 V. The output port is short circuit robust.

APC - Activation of Phase Cut OFF Circuit

The TLE9180D-32QK has an integrated control logic which can be used to drive a phase cut off circuit in case of an emergency shutdown is required. The pin APC is the output of this control logic. For detailed information regarding the APC functionality please refer to [Chapter 12](#). The output has an integrated pull-down resistor. If the APC function is not used, the pin shall be kept open.

4.6 SPI Interface

This chapter describes the basic functions of the SPI interface pins. All SPI pins are digital I/O pins. For detailed information regarding the SPI interface please refer to [Chapter 5](#).

MOSI - Master-Out Slave-In

The MOSI input is the serial data input into the SPI shift register.

MISO - Master-In Slave-Out

The MISO pin is the serial data slave output of the SPI shift register. The output is tri-state in case of no supply or if CSN is high or the port is deactivated, e.g: an overload of the pin has been detected. It is recommended to apply a pull-down resistor either externally or configured at the μ C port to avoid a floating node caused by the tri-stated MISO output.

CLK_SPI

The Clock input CLK_SPI is the shift clock for the shift register as well as the clock to read data from the data stream. After a negative edge of CSN a positive edge of CLK_SPI is expected as shown in [Chapter 5.5](#).

CSN - Chip Select Not

The device acts as a slave and can be selected by the CSN input pin. With a negative edge of CSN the shift function is enabled. The incoming data will be processed with CSN rising edge.

4.7 Electrical Characteristics IOs

Table 6 Electrical Characteristics IOs

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Digital Input Pins with Pull-Up – $\overline{\text{IHx}}$, CSN							
Low Level Input Voltage	V_{IL1}	–	–	0.7	V	$V_{\text{VCC}} = 3.3 \text{ V}$	P_5.7.1
High Level Input Voltage	V_{IH1}	2.0	–	–	V	$V_{\text{VCC}} = 3.3 \text{ V}$	P_5.7.2
Input Hysteresis	dV_{I1}	150	270	–	mV	$V_{\text{VCC}} = 3.3 \text{ V}$	P_5.7.3
Low Level Input Voltage	V_{IL2}	–	–	0.7	V	$V_{\text{VCC}} = 5.0 \text{ V}$	P_5.7.4
High Level Input Voltage	V_{IH2}	2.5	–	–	V	$V_{\text{VCC}} = 5.0 \text{ V}$	P_5.7.5

(table continues...)
 Datasheet

4 Input and Output Characteristics

Table 6 (continued) Electrical Characteristics IOs

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Input Hysteresis	dV_{I2}	300	400	–	mV	$V_{VCC} = 5.0 \text{ V}$	P_5.7.6
Pull-up Resistor	R_{IPU}	–	50	–	k Ω	–	P_5.7.7
Input Capacitance ²⁵⁾	C_{IP1}	–	–	10	pF		P_5.7.8

Digital Input Pins with Pull-Down – ILx, ENA, MOSI, CLK_SPI

Low Level Input Voltage	V_{IL3}	–	–	0.7	V	$V_{VCC} = 3.3 \text{ V}$	P_5.7.9
High Level Input Voltage	V_{IH3}	2.0	–	–	V	$V_{VCC} = 3.3 \text{ V}$	P_5.7.10
Input Hysteresis	dV_{I3}	150	270	–	mV	$V_{VCC} = 3.3 \text{ V}$	P_5.7.11
Low Level Input Voltage	V_{IL4}	–	–	0.7	V	$V_{VCC} = 5.0 \text{ V}$	P_5.7.12
High Level Input Voltage	V_{IH4}	2.5	–	–	V	$V_{VCC} = 5.0 \text{ V}$	P_5.7.13
Input Hysteresis	dV_{I4}	300	400	–	mV	$V_{VCC} = 5.0 \text{ V}$	P_5.7.14
Input Pull-down Resistor	R_{IPD1}	–	50	–	k Ω	–	P_5.7.15
Input Capacitance ²⁵⁾	C_{IPD1}	–	–	10	pF		P_5.7.16

Pin ENA

ENA Propagation Time (for enable or disable the output stages)	t_{PENA}	–	100	500	ns	–	P_5.7.17
--	------------	---	-----	-----	----	---	----------

General Input Pin – $\overline{\text{INH}}$

$\overline{\text{INH}}$ Low Level Input Voltage	V_{INHL}	–	–	0.7	V	–	P_5.7.18
$\overline{\text{INH}}$ High Level Input Voltage ²⁵⁾	$V_{INH H}$	2.1	–	–	V	–	P_5.7.19
$\overline{\text{INH}}$ Input Hysteresis ²⁵⁾	dV_{INH}	100	200	–	mV	$V_{VS} = 5.5 \text{ V}$; Slew rate = 250 mV/ μs	P_5.7.20
$\overline{\text{INH}}$ Pull-down Resistor	R_{IPD2}	30	100	200	k Ω	$5 \text{ V} < V_{INH} < 60 \text{ V}$ ²⁶⁾	P_5.7.21
$\overline{\text{INH}}$ Pull-down Resistor	R_{IPD3}	50	100	250	k Ω	$0.5 \text{ V} \leq V_{INH} \leq 5 \text{ V}$ ²⁶⁾	P_5.7.22
$\overline{\text{INH}}$ Analog Input Filter Time ²⁵⁾	$t_{INH_FIL_f}$	0.6	–	2.5	μs	–	P_5.7.23
Minimum $\overline{\text{INH}}$ High Pulse Length at Power-up ²⁵⁾²⁷⁾	t_{INH_minp}	5	–	–	ms	$\overline{\text{INH}}$ Low to High; $C_{CPx} = 1.0 \mu\text{F}$; $C_{CB} = 4.7 \mu\text{F}$	P_5.7.25

(table continues...)

²⁵⁾ Not subject to production test, specified by design

²⁶⁾ For typical input characteristics please refer to [Figure 10](#) and [Chapter 16.2.1](#)

²⁷⁾ For details please refer to [Chapter 16.3.9](#)

4 Input and Output Characteristics

Table 6 (continued) Electrical Characteristics IOs

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Wake-up Time - Ready for Configuration ²⁸⁾	$t_{\text{INH_cfg}}$	–	–	2.5	ms	$\overline{\text{INH}}$ Low to High; $V_{\text{VDHP}} = V_{\text{Vs}} > V_{\text{VsWU}}$; $V_{\text{VCC}} > V_{\text{VCCROP}}$	P_5.7.26
Wake-up Time - Ready for Operation ²⁵⁾²⁹⁾	$t_{\text{INH_Pen1}}$	–	–	5	ms	$\overline{\text{INH}}$ Low to High; $V_{\text{VDHP}} = V_{\text{Vs}}$; $V_{\text{BS}} > V_{\text{BSUV}}$; $V_{\text{CB}} > V_{\text{CBUVSD}}$; $C_{\text{BHx}} = 330 \text{ nF}$; $C_{\text{CPx}} = 1.0 \text{ }\mu\text{F}$; $C_{\text{CB}} = 4.7 \text{ }\mu\text{F}$	P_5.7.27
Wake-up Time - Ready for Operation ²⁵⁾²⁹⁾	$t_{\text{INH_Pen2}}$	–	–	10	ms	$\overline{\text{INH}}$ Low to High; $V_{\text{Vs}} = 6.0\text{V}$; $V_{\text{VDHP}} = 0\text{V}$; $V_{\text{BS}} > V_{\text{BSUV}}$; $V_{\text{CB}} > V_{\text{CBUVSD}}$; $C_{\text{BHx}} = 330 \text{ nF}$; $C_{\text{CPx}} = 1.0 \text{ }\mu\text{F}$; $C_{\text{CB}} = 4.7 \text{ }\mu\text{F}$	P_4.7.1
$\overline{\text{INH}}$ Propagation Time External FETs Active OFF	$t_{\text{INH_FEToff}}$	–	–	3.0	μs	$R_{\text{Load}} = 2 \text{ k}\Omega$	P_5.7.28
$\overline{\text{INH}}$ Propagation Time Driver IC Disabled ²⁵⁾	$t_{\text{INH_Pdis1}}$	–	–	6	ms	$\overline{\text{INH}}$ High to Low; $\overline{\text{SOFF}} = \text{GND}$; $C_{\text{CB}} = 4.7 \text{ }\mu\text{F}$; $C_{\text{CPx}} = 1.0 \text{ }\mu\text{F}$; $V_{\text{CB}} < V_{\text{CBUVSD}}$ ³⁰⁾	P_5.7.29
$\overline{\text{INH}}$ Propagation Time Driver IC Disabled ²⁵⁾	$t_{\text{INH_Pdis2}}$	–	–	9	ms	$\overline{\text{INH}}$ High to Low; $\overline{\text{SOFF}} = \text{High}$; $C_{\text{CB}} = 4.7 \text{ }\mu\text{F}$; $C_{\text{CPx}} = 1.0 \text{ }\mu\text{F}$; $V_{\text{CB}} < V_{\text{CBUVSD}}$	P_5.7.58

General Input Pin – $\overline{\text{SOFF}}$

$\overline{\text{SOFF}}$ Low Level Input Voltage	V_{SOFFL}	–	–	0.7	V	–	P_5.7.30
--	--------------------	---	---	-----	---	---	----------

(table continues...)

²⁸⁾ Digital core and I/O ports operational, device in idle mode

²⁵⁾ Not subject to production test, specified by design

²⁹⁾ All blocks operational (indicated by $V_{\text{BS}} > V_{\text{BSUV}}$ and $V_{\text{CB}} > V_{\text{CBUVSD}}$) in $t_{\text{INH_Pen1}}$

³⁰⁾ Internal discharging current of capacitor CB until V_{CBUVSD} is reached with minimum 2 mA and maximum 6 mA

4 Input and Output Characteristics

Table 6 (continued) Electrical Characteristics IOs

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
$\overline{\text{SOFF}}$ High Level Input Voltage	V_{SOFFH}	2.1	–	–	V	–	P_5.7.31
$\overline{\text{SOFF}}$ Input Hysteresis	dV_{SOFF}	100	200	–	mV	$V_{\text{VS}} = 5.5 \text{ V}$; Slew rate = 250 mV/ μs	P_5.7.32
$\overline{\text{SOFF}}$ Pull-down Resistor	R_{IPD4}	30	100	200	k Ω	$5 \text{ V} < V_{\text{SOFF}} < 60 \text{ V}$ ²⁶⁾	P_5.7.33
$\overline{\text{SOFF}}$ Pull-down Resistor	R_{IPD5}	50	100	250	k Ω	$0.5 \text{ V} \leq V_{\text{SOFF}} \leq 5 \text{ V}$ ²⁶⁾	P_5.7.34
$\overline{\text{SOFF}}$ Analog Input Filter Time ²⁵⁾	$t_{\text{SOFF_FIL_f}}$	0.6	–	2.5	μs	–	P_5.7.35
$\overline{\text{SOFF}}$ Propagation Time External FETs Active OFF	$t_{\text{SOFF_FEToff}}$	–	–	3.0	μs	$R_{\text{Load}} = 2 \text{ k}\Omega$	P_5.7.36

Digital Output Pins with Pull-Down $\overline{\text{ERR}}$, PFBx

High Level Output Voltage	V_{ERRH3}	$V_{\text{VCC}} - 0.3 \text{ V}$	–	V_{VCC}	V	$V_{\text{VCC}} = 3.3 \text{ V}$; $I_{\text{load}} = -0.2 \text{ mA}$	P_5.7.37
High Level Output Voltage ³¹⁾	V_{ERRH5a}	3.35	–	V_{VCC}	V	$V_{\text{VCC}} = 5.0 \text{ V}$; $I_{\text{load}} = -0.2 \text{ mA}$; All Digital I/Os = static	P_5.7.38
Low Level Output Voltage	V_{ERRL}	-0.1	–	0.4	V	$I_{\text{Load}} = 0.2 \text{ mA}$	P_5.7.39
Output Pull-down Resistor	V_{ERRPD}	60	100	140	k Ω	–	P_5.7.40
Output Rise Time	t_{rERR}	–	–	20	ns	$C_{\text{Load}} = 20 \text{ pF}$; 10 to 90%	P_5.7.41
Output Fall Time	t_{fERR}	–	–	20	ns	$C_{\text{Load}} = 20 \text{ pF}$; 10 to 90%	P_5.7.42

Digital Output Pin Tri-state MISO

High Level Output Voltage	V_{SPIH3}	$V_{\text{VCC}} - 0.3 \text{ V}$	–	V_{VCC}	V	$V_{\text{VCC}} = 3.3 \text{ V}$; $I_{\text{load}} = -0.2 \text{ mA}$	P_5.7.43
High Level Output Voltage ³¹⁾	V_{SPIH5a}	3.35	–	V_{VCC}	V	$V_{\text{VCC}} = 5.0 \text{ V}$; $I_{\text{load}} = -0.2 \text{ mA}$; All Digital I/Os = static	P_5.7.44
Low Level Output Voltage	V_{SPIL}	-0.1	–	0.4	V	$I_{\text{Load}} = 0.2 \text{ mA}$	P_5.7.45
Capacitance in Tri-state (Hi-Z) ²⁵⁾	C_{IP5}	–	–	20	pF	–	P_5.7.46

(table continues...)

²⁶⁾ For typical input characteristics please refer to [Figure 10](#) and [Chapter 16.2.1](#)

²⁵⁾ Not subject to production test, specified by design

³¹⁾ For details please refer to [Chapter 16.3.1](#)

4 Input and Output Characteristics

Table 6 (continued) Electrical Characteristics IOs

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
General Output Pin – APC							
High Level Output Voltage	V_{AOPH1}	3.9	5.0	6.0	V	$I_{load} = -1\text{ mA}$	P_5.7.47
High Level Output Voltage	V_{AOPH2}	–	$V_{Vs} - 0.2$	–	V	$I_{load} = -1\text{ mA};$ $V_{Vs} < 5.5\text{ V}$	P_5.7.48
Low Level Output Voltage	V_{AOPL}	-0.1	–	0.4	V	$I_{Load} = 1\text{ mA}$	P_5.7.49
Pull-down Resistor	R_{AOPPD2}	120	200	280	kΩ	–	P_5.7.50
Output Rise Time	t_{rAOP}	–	–	60	ns	$C_{Load} = 20\text{ pF};$ 20 to 80%	P_5.7.51
Output Fall Time	t_{fAOP}	–	–	60	ns	$C_{Load} = 20\text{ pF};$ 20 to 80%	P_5.7.52

5 Serial Peripheral Interface - SPI

The 24-bit Serial Peripheral Interface (SPI) enables a communication link of the μ C as SPI-master and the TLE9180D-32QK. The SPI interface is used to configure and to control the gate driver IC and to read out of the status registers.

The SPI interface in the TLE9180D-32QK is a SPI-Slave. It always requires a SPI-Master. This is usually a μ C. The master generates the CLK_SPI and CSN signals used for data transfer and its synchronization.

The SPI interface can operate in bus application mode with additional SPI-Slave devices. Daisy Chain is not possible, as incoming data is not passed directly to the output port. The transmission format of incoming and outgoing SPI frames differ. The SPI frame format is shown in [Figure 35](#).




Figure 4 Principle for SPI-Bus Architecture

The SPI Block contains different sub-blocks and functions as described below.

5.1 IO-Buffer

The input buffer characteristics for CSN, MOSI, CLK_SPI and the tri-state output buffer MISO are described in [Chapter 4](#).

5.2 Shift Registers

The SPI interface consists of two independent 24 bit shift registers. These two independent shift registers are used, one for received data and one for the data to be transmitted. MSB is shifted in/out first. Received data are shifted in with the rising edge of CLK_SPI, and the transmit shift register bits are shifted with the falling edge of CLK_SPI.

5.3 Address and Command Decoder

The incoming data is read after the rising edge of CSN and if there is no SPI communication error detected the data is decoded according to the tables in [Chapter 14](#).

Status flags shows always the current status.

5 Serial Peripheral Interface - SPI

5.4 Cyclic Redundancy Check - CRC Generation and Detection

The CRC is added to any data transmitted. It is calculated for the whole SPI frame, CRC bits excluded. The CRC check for incoming data is performed over the complete SPI frame. In case of a CRC3 Error Detection on the MISO line by the μC , the message should be discarded and the register access should be repeated.




Figure 5 CRC Shift Registers

The CRC generator polynomial is x^3+x^1+1 . The seed value is '101', hence the start value results in '100'.

5.5 Electrical Characteristics SPI

DC Parameters are described in [Chapter 4](#).

All timings are related to the timing information shown in [Figure 6](#) below.




Figure 6 SPI Timing Parameters

Table 7 Electrical Characteristics: Timing

$T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$, $V_S = 5.5\text{ V}$ to 60 V , all voltages with respect to GND, positive current flowing into pin (unless otherwise specified). Timings valid for 10 MHz operation.

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
SPI Operating Frequency	$f_{\text{SPI_clk}}$	³²⁾	–	10	MHz	³³⁾	P_6.5.1
CLK_SPI Operating Period	$t_{\text{SPI_clk}}$	100	–	–	ns	³³⁾ Figure 6, C	P_6.5.2

³²⁾ For calculation of minimum SPI operating frequency and maximum SPI clk period $t_{\text{SPI-timeout}}$ has to be taken into account

³³⁾ Not subject to production test; verified by design or characterization; measured between 10% and 90%

5 Serial Peripheral Interface - SPI

Table 7 (continued) Electrical Characteristics: Timing

$T_j = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_S = 5.5\text{ V}$ to 60 V , all voltages with respect to GND, positive current flowing into pin (unless otherwise specified). Timings valid for 10 MHz operation.

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
CLK_SPI High Time	$t_{\text{SPI_wscklh}}$	37	–	–	ns	³³⁾ Figure 6, A	P_6.5.3
CLK_SPI Low Time	$t_{\text{SPI_wsckll}}$	37	–	–	ns	³³⁾ Figure 6, B	P_6.5.4
CLK_SPI Fall Time	$t_{\text{SPI_clkf}}$	–	–	13	ns	³³⁾ Figure 6, D	P_6.5.5
CLK_SPI Rise Time	$t_{\text{SPI_clkr}}$	–	–	13	ns	³³⁾ Figure 6, E	P_6.5.6
SPI Data Output (MISO) Rise Time	$t_{\text{SPI_dr}}$	–	–	20	ns	³⁴⁾ Figure 6, Q	P_6.5.7
SPI Data Output (MISO) Fall Time	$t_{\text{SPI_df}}$	–	–	20	ns	³⁴⁾ Figure 6, R	P_6.5.8
SPI Chip Select (CS) Rise Time	$t_{\text{SPI_csr}}$	–	–	50	ns	³³⁾ Figure 6, P	P_6.5.9
SPI Chip Select (CS) Fall Time	$t_{\text{SPI_csf}}$	–	–	50	ns	³³⁾ Figure 6, O	P_6.5.10
SPI Data Input (MOSI) Setup	$t_{\text{SPI_su}}$	20	–	–	ns	³³⁾ Figure 6, F	P_6.5.11
SPI Data Input (MOSI) Hold time	$t_{\text{SPI_hi}}$	20	–	–	ns	³³⁾ Figure 6, G	P_6.5.12
SPI Data Output (MISO) Valid after CLK_SPI	$t_{\text{SPI_v}}$	0	–	30	ns	³⁴⁾ Figure 6, I	P_6.5.13
SPI Data Output (MISO) Access	$t_{\text{SPI_a}}$	0	–	50	ns	³⁴⁾ Figure 6, H	P_6.5.14
Enable (SS) Lag Time	$t_{\text{SPI_lag}}$	25	–	–	ns	³³⁾ Figure 6, M	P_6.5.15
SPI Data Output (MISO) Disable Time	$t_{\text{SPI_dis}}$	–	–	100	ns	³³⁾ Figure 6, K	P_6.5.16
Enable (SS) Lead Time	$t_{\text{SPI_lead}}$	35	–	–	ns	³³⁾ Figure 6, L	P_6.5.17
Sequential Transfer Delay ³⁵⁾	$t_{\text{SPI_td}}$	330	–	–	ns	³³⁾ Figure 6, N	P_6.5.19

³³⁾ Not subject to production test; verified by design or characterization; measured between 10% and 90%

³⁴⁾ Not subject to production test; verified by design or characterization; measured between 10% and 80%; output load capacitance on MISO pin is $\leq 25\text{ pF}$

³⁵⁾ Sequential Transfer Delay at transition from configuration to normal operation increases to $1.2\text{ }\mu\text{s}$. Please refer to [Chapter 13.5](#)

6 Clock

The TLE9180D-32QK uses an internally generated system clock of 28 MHz. The digital filter times of the diagnostic functions, charge pump clock and the dead time are referenced to the internal clock. The internal clock is monitored.

6.1 Clock Programming

Following bits are related the clock supervision.

Table 8 Clock related Bits

Bit Name	Bit Value	Description
sd_clk_fail	0	Normal internal clock operation
	1	Fault detection by clock monitoring

6.2 Electrical Characteristics Clock

Table 9 Electrical Characteristics Clock

$V_S = 5.5\text{ V to }60\text{ V}$, $T_j = -40^\circ\text{C to }+150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Internal CLK							
Clock Frequency	f_{CLKint}	–	28	–	MHz	–	P_7.2.1
Clock Frequency Accuracy including Product Deviation and Temperature Drift	f_{CLKacc}	-23	–	+23	%	–	P_7.2.2
Clock Frequency Temperature Drift ³⁶⁾	$f_{dCLKacc}$	-7	–	+7	%	–	P_7.2.3

³⁶⁾ Not subject to production test, specified by design

7 Power Supply

Power to the TLE9180D-32QK is supplied by pins V_s and V_{CC} . The V_{CC} supplies the digital I/O ports. All other supply voltages for the low- and high-side output stages, the digital and analog circuits and the gate voltage to drive the external MOSFETs are generated internally.

Additionally the TLE9180D-32QK is designed to operate with different supply voltages for the gate driver IC pin V_s and the power inverter stage at pin $VDHP$. Functional limitation of supply voltage differences between pin $VDHP$ and the V_s supply is only their respective maximum ratings. Next to single supply systems typical environment is a boosted system for the power inverter while the gate driver is running with single battery supply voltage or a regulated supply voltage.




Figure 7 Simplified Block Diagram of Charge Pumps and Floating MOSFET Driver, for more details refer to [Chapter 16.2](#)

7.1 Output Stage Supply Concept

The power supply of the TLE9180D-32QK provides a combination of a dual charge pump principle with a bootstrap based supply concept, please refer to [Figure 7](#). This combines the lower power consumption of the bootstrap principle with the possibility to adjust the complete duty cycle range from 0 to 100% without any restriction regarding to the recharging pulses in between 95 to 100% duty cycle at 20 kHz PWM frequency for the external high-side MOSFET.

The first charge pump power stage supplies the current sense operational amplifier, the low-side driver stages and also provides the charge $CP1$ for the external N-channel low-side MOSFETs. In case of the low-side MOSFET is turned on charge pump 1 also supplies the complementary high-side driver stage and its high-side buffer capacitors through bootstrap principle. At low supply voltages at pin V_s charge pump 1 almost doubles the supply voltage and therefore the TLE9180D-32QK provides an extended specified voltage range at pin V_s down to 5.5 V. The output voltage of charge pump 1 at pin CB is limited. At higher supply voltages charge pump 1 functions as a voltage regulator and limits its output voltage to 11.5 V (typ.). If the supply voltage exceeds 14 V the CB voltage will be limited to typ. 12.0 V.

The second charge pump stage charges the high-side buffer capacitor. The charge of the buffer capacitor provides the power for the high-side driver stage and the charge required to turn on the external high-side FET. Besides to the second charge pump the high-side buffer capacitor can be charged from charge pump 1 output CB via bootstrap diode. The transition between charging out of CB via bootstrap diode or $CP2$ is self controlled and depends on supply voltage V_s , load condition of the output stage and the applied duty cycle. This concept

7 Power Supply

does not only compensate the supply currents of the driver stage and the leakage current of the external N-channel FET but is also powerful enough to recharge the high-side buffer capacitor. So the TLE9180D-32QK fulfills the requirement to drive the external FETs within a PWM specific duty cycle range of 95% to 100% at 20 kHz PWM frequency.

The charge pumps will be deactivated if the pin $\overline{\text{INH}}$ is set to low or a charge pump related error is detected. For details please check the supervision descriptions.

7.2 Internal Supply Voltages

The TLE9180D-32QK uses various internal supply voltages which are generated out of V_S or CB voltage. Safety relevant power supplies are monitored. For monitoring details please refer to [Chapter 10.5.6](#).

7.3 Electrical Characteristics Power Supply

Table 10 Electrical Characteristics: Power Supply

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_J = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Charge Pump 1							
Charge Pump External DC Load Current no V_{CBUVSD} Detection	I_{CBext}	–	–	36	mA	³⁷⁾ $V_{\text{VS}} \geq 5.5 \text{ V}$; $C_{\text{CP1}} = 1.0 \mu\text{F}$; $C_{\text{CB}} = 4.7 \mu\text{F}$ ³⁸⁾ ; $V_{\text{CB}} > V_{\text{CBUVSD}}$	P_8.3.1
Charge Pump Voltage CB	V_{CBa}	9	–	11	V	$V_{\text{VS}} = 5.5 \text{ V}$; $I_{\text{CBext}} = 0 \text{ mA}$ ³⁷⁾	P_8.3.2
Charge Pump Voltage CB	V_{CBb}	8	–	10	V	$V_{\text{VS}} = 5.5 \text{ V}$; $I_{\text{CBext}} = 24 \text{ mA}$ ³⁷⁾	P_8.3.3
Charge Pump Voltage CB	V_{CBc}	10.5	–	12.0	V	$7 \text{ V} \leq V_{\text{VS}} \leq 11 \text{ V}$; $I_{\text{CBext}} = 24 \text{ mA}$ ³⁷⁾	P_8.3.4
Charge Pump Voltage CB	V_{CBd}	11.3	–	13.0	V	$14 \text{ V} \leq V_{\text{VS}} \leq 60 \text{ V}$; $I_{\text{CBext}} = 24 \text{ mA}$ ³⁷⁾	P_8.3.5
Charge Pump Voltage CB at VDHP Load Dump Detection Activation	V_{CBLD}	–	–	11.5	V	³⁹⁾ $14 \text{ V} \leq V_{\text{VS}} \leq 60 \text{ V}$; $I_{\text{CBext}} = 24 \text{ mA}$	P_8.3.6
Charge Pump Frequency CP1 ⁴⁰⁾	f_{CP1}	–	55	–	kHz	–	P_8.3.7

Charge Pump 2

(table continues...)

³⁷⁾ I_{CBext} is total external current out of the CB pin which is equivalent to the gate charge load: $I_{\text{CBext}} = \text{number of switching MOSFETs} \cdot f_{\text{PWM}} \cdot Q_{\text{gTOT}}$ including additional application dependent currents. E.g.: $I_{\text{CBext}} = 24 \text{ mA} = 6 \cdot 20 \text{ kHz} \cdot 200 \text{ nC}$

³⁸⁾ CCB defined by tolerable voltage ripple at pin CB $U_{\text{CBripple}} = I_{\text{CB}} / (C_{\text{CB}} \cdot f_{\text{CP1}} / 2)$, e.g.: $U_{\text{CBripple}} = 0.186 \text{ V} = 24 \text{ mA} / (4.7 \mu\text{F} \cdot 55 \text{ kHz} / 2)$

³⁹⁾ For details please refer to [Chapter 10.5.2.2](#)

⁴⁰⁾ Internal clock frequency accuracy has to be added to the specified values, please see [Table 9](#)

7 Power Supply

Table 10 (continued) Electrical Characteristics: Power Supply

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Total Charge Pump 2 External Load Current for no V_{BSUV} Detection ⁴¹⁾	I_{BHxH}	–	–	10	mA	^{42)/44)} $V_{VS} = V_{VDHP} = 5.5 \text{ V}$; $V_{BHSxH} > V_{BSUV}$; $V_{SHx} = V_{VDHP}$; $I_{CBext} = 12 \text{ mA}$ ³⁷⁾ 2 CSAs enabled	P_8.3.8
Total Charge Pump 2 External Load Current for no V_{BSUV} Detection	I_{BHxH}	–	–	8	mA	⁴²⁾ $V_{VS} = V_{VDHP} = 5.5 \text{ V}$; $V_{BHSxH} > V_{BSUV}$; $V_{SHx} = V_{VDHP}$; $I_{CBext} = 12 \text{ mA}$ ³⁷⁾ 3 CSAs enabled	P_7.3.1
Total Charge Pump 2 External Load Current for no V_{BSUV} Detection ⁴¹⁾	I_{BHxL}	–	–	14	mA	^{43)/44)} $V_{VS} = V_{VDHP} = 5.5 \text{ V}$; $V_{BHSxH} > V_{BSUV}$; $V_{SHx} = \text{GND}$; $I_{CBext} = 12 \text{ mA}$ ³⁷⁾ 2 CSAs enabled	P_8.3.9
Total Charge Pump 2 External Load Current for no V_{BSUV} Detection ⁴¹⁾	I_{BHxL}	–	–	12	mA	⁴³⁾ $V_{VS} = V_{VDHP} = 5.5 \text{ V}$; $V_{BHSxH} > V_{BSUV}$; $V_{SHx} = \text{GND}$; $I_{CBext} = 12 \text{ mA}$ ³⁷⁾ 3 CSAs enabled	P_7.3.2
Charge Pump Voltage at BHx to SHx	V_{BHSxH}	6.3	–	–	V	⁴²⁾ $V_{VS} = V_{VDHP} = 5.5 \text{ V}$; $V_{SHx} = V_{VDHP}$; $I_{CBext} = 12 \text{ mA}$ ³⁷⁾ ; $I_{BHext} = 12 \text{ mA}$ ⁴¹⁾	P_8.3.10
Charge Pump Voltage at BHx to SHx	V_{BHSxL}	8.5	–	–	V	⁴³⁾ $V_{VS} = V_{VDHP} = 5.5 \text{ V}$; $V_{SHx} = \text{GND}$; $I_{CBext} = 12 \text{ mA}$ ³⁷⁾ ; $I_{BHext} = 12 \text{ mA}$ ⁴¹⁾	P_8.3.11

(table continues...)

⁴¹⁾ Total charge pump 2 output external current defined by $I_{BHext} = I_{BH1ext} + I_{BH2ext} + I_{BH3ext}$; I_{BHxext} defined by $f_{PWM} \cdot Q_{gTOT}$, e.g.:
 $I_{BHxext} = 4 \text{ mA} = 20 \text{ kHz} \cdot 200 \text{ nC}$

⁴²⁾ Parameter is not application relevant, parameter refers to charging via CP2 only, without bootstrap charging

⁴⁴⁾ Not subject to production test; specified by design

³⁷⁾ I_{CBext} is total external current out of the CB pin which is equivalent to the gate charge load: $I_{CBext} = \text{number of switching MOSFETs} \cdot f_{PWM} \cdot Q_{gTOT}$ including additional application dependent currents. E.g.: $I_{CBext} = 24 \text{ mA} = 6 \cdot 20 \text{ kHz} \cdot 200 \text{ nC}$

⁴³⁾ Parameter is not application relevant, parameter refers to charging via CP2 including full bootstrap charging

7 Power Supply

Table 10 (continued) Electrical Characteristics: Power Supply

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Charge Pump Voltage at BHx to SHx at PWM operation ⁴⁴⁾	V_{BHSxDC1}	–	8.5	–	V	$V_S = 5.5 \text{ V}$; D.C.: 5% ⁴⁵⁾ ; $I_{\text{CBext}} = 12 \text{ mA}$ ³⁷⁾ ; $I_{\text{BHext}} = 12 \text{ mA}$ ⁴¹⁾	P_8.3.12
Charge Pump Voltage at BHx to SHx at PWM operation ⁴⁴⁾	V_{BHSxDC2}	–	9.9	–	V	$V_S = 5.5 \text{ V}$; D.C.: 50% ⁴⁵⁾ ; $I_{\text{CBext}} = 12 \text{ mA}$ ³⁷⁾ ; $I_{\text{BHext}} = 12 \text{ mA}$ ⁴¹⁾	P_8.3.13
Charge Pump Voltage at BHx to SHx at PWM operation ⁴⁴⁾	V_{BHSxDC3}	–	10.2	–	V	$V_S = 5.5 \text{ V}$; D.C.: 95% ⁴⁵⁾ ; $I_{\text{CBext}} = 12 \text{ mA}$ ³⁷⁾ ; $I_{\text{BHext}} = 12 \text{ mA}$ ⁴¹⁾	P_8.3.14
High-side Buffer Supply Limitation Voltage BHx to SHx at CP2 Charging	V_{BHSxlim}	10	11	12	V	⁴⁶⁾	P_8.3.15
Hysteresis of High-side Buffer Supply Limitation Voltage BHx to SHx at CP2 Charging	$V_{\text{BHSxlimhys}}$	–	1.2	–	V	⁴⁷⁾	P_8.3.16
Charge Pump Frequency CP2 ⁴⁰⁾	f_{CP2}	–	55	–	kHz	–	P_8.3.17

Bootstrap Diodes

Bootstrap Diode Forward Resistance	r_{Dbootx}				Ω	⁴⁸⁾ $r_{\text{Dboot}} = (V_{\text{Dboot@250 mA}} - V_{\text{Dboot@200 mA}}) / 50 \text{ m A}$	P_8.3.18
$T_j = -40^\circ\text{C}$		4.5	7.0	9.4			
$T_j = 25^\circ\text{C}$		6.0	7.8	9.6			
$T_j = 150^\circ\text{C}$		7.0	8.0	9.0			

(table continues...)

⁴⁴⁾ Not subject to production test; specified by design

⁴⁵⁾ Specified duty cycle referred to input ILx for low-side output stage on at $f_{\text{PWM}} = 20 \text{ kHz}$, e.g.: turn on time for ILx at 5% D.C. = $5\% \cdot 1/20 \text{ kHz} = 2.5 \mu\text{s}$

³⁷⁾ I_{CBext} is total external current out of the CB pin which is equivalent to the gate charge load: $I_{\text{CBext}} = \text{number of switching MOSFETs} \cdot f_{\text{PWM}} \cdot Q_{\text{gTOT}}$ including additional application dependent currents. E.g.: $I_{\text{CBext}} = 24 \text{ mA} = 6 \cdot 20 \text{ kHz} \cdot 200 \text{ nC}$

⁴¹⁾ Total charge pump 2 output external current defined by $I_{\text{BHext}} = I_{\text{BH1ext}} + I_{\text{BH2ext}} + I_{\text{BH3ext}}$; I_{BHext} defined by $f_{\text{PWM}} \cdot Q_{\text{gTOT}}$, e.g.: $I_{\text{BHext}} = 4 \text{ mA} = 20 \text{ kHz} \cdot 200 \text{ nC}$

⁴⁶⁾ Automatic charging of the high-side buffer supply capacitor (BHx-SHx) with charge pump 2 will be stopped if voltage level V_{BHSxlim} has been reached.

⁴⁷⁾ Charging of the high-side buffer supply capacitor (BHx-SHx) with charge pump 2 will be started if voltage level is below $V_{\text{BHSxlim}} - V_{\text{BHSxlimhys}}$.

⁴⁰⁾ Internal clock frequency accuracy has to be added to the specified values, please see [Table 9](#)

⁴⁸⁾ External R_{BHx} might be required. Details shown in [Chapter 16.2](#) and [Figure 3](#)

7 Power Supply

Table 10 (continued) Electrical Characteristics: Power Supply

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Approximated Bootstrap Diode Threshold Voltage	$V_{thbootx}$	0.8	–	–	V	⁴⁸⁾ $r_{Dboot} = (V_{Dboot@250 \text{ mA}} - V_{Dboot@200 \text{ mA}}) / 50 \text{ m A}$	P_7.3.4
Supply Current in Normal Mode							
Supply Current V_S cfg.: 1 CSA cfg.: 2 CSAs cfg.: 3 CSAs	$I_{Vs(o)1}$	–	–	49 58 68	mA	ENA = Low; $V_{SROP} \leq V_S < 14 \text{ V}$; $V_{SHx} = 0 \text{ V}$	P_8.3.19
Supply Current V_S cfg.: 1 CSA cfg.: 2 CSAs cfg.: 3 CSAs	$I_{Vs(o)2}$	–	–	25 35 40	mA	ENA = Low; $14 \text{ V} \leq V_S \leq 60 \text{ V}$; $V_{SHx} = 0 \text{ V}$	P_8.3.20
Supply Current V_S cfg.: 1 CSA cfg.: 2 CSAs cfg.: 3 CSAs	$I_{Vs(L)1}$	–	–	100 115 130	mA	ENA = High; $I_{CBext} = 24 \text{ mA}^{37)}$; $V_{SROP} \leq V_S < 14 \text{ V}$; $V_{SHx} = 0 \text{ V}$	P_8.3.21
Supply Current V_S cfg.: 1 CSA cfg.: 2 CSAs cfg.: 3 CSAs	$I_{Vs(L)2}$	–	–	57 65 72	mA	ENA = High; $I_{CBext} = 24 \text{ mA}^{37)}$; $14 \text{ V} \leq V_S \leq 60 \text{ V}$; $V_{SHx} = 0 \text{ V}$	P_8.3.22
Supply Current Limitation at $V_S^{44)}$	$I_{Vs(max)}$	–	–	2.3	A	$C_{CB} = 4.7 \mu\text{F}$; $V_{CB} = 0 \text{ V}$; $I_{CBext} = 0 \text{ mA}^{37)}$	P_8.3.23
Supply Current Limitation at $V_S^{44)}$	$I_{Vs(max)hot}$	–	–	2.0	A	$T_j = 150^\circ\text{C}$; $C_{CB} = 4.7 \mu\text{F}$; $V_{CB} = 0 \text{ V}$; $I_{CBext} = 0 \text{ mA}^{37)}$	P_7.3.3
VDHP Mean Current	I_{VDHPL1}	–	3	–	mA	$V_S = V_{VDHP} = 5.5 \text{ V}$; $I_{CBext} = 0 \text{ mA}^{37)}$; $I_{BHext} = 0 \text{ mA}^{41)}$; $V_{SHx} = \text{GND}$	P_8.3.24

(table continues...)

⁴⁸⁾ External R_{BHx} might be required. Details shown in [Chapter 16.2](#) and [Figure 3](#)

³⁷⁾ I_{CBext} is total external current out of the CB pin which is equivalent to the gate charge load: $I_{CBext} = \text{number of switching MOSFETs} \cdot f_{PWM} \cdot Q_{gTOT}$ including additional application dependent currents. E.g.: $I_{CBext} = 24 \text{ mA} = 6 \cdot 20 \text{ kHz} \cdot 200 \text{ nC}$

⁴⁴⁾ Not subject to production test; specified by design

7 Power Supply

Table 10 (continued) Electrical Characteristics: Power Supply

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
VDHP Mean Current	I_{VDHPL2}	–	15	–	mA	$V_{VS} = V_{VDHP} = 5.5 \text{ V}$; $I_{CBext} = 12 \text{ mA}$ ³⁷⁾ ; $I_{BHext} = 12 \text{ mA}$ ⁴¹⁾ ; $V_{SHx} = \text{GND}$	P_8.3.25
VDHP Mean Current	I_{VDHPH}	–	4	–	mA	$V_{VS} = V_{VDHP} = V_{SHx}$	P_8.3.26
Supply Current VCC	I_{VCC1}	–	–	1.5	mA	$T_j \leq 150^\circ\text{C}$; Pins $\overline{\text{ERR}}$, MISO, PFBx = static high	P_8.3.35

Supply Current in Sleep Mode

Quiescent current V_S ⁴⁹⁾	I_{QVS1}	–	–	15	μA	$V_{VS} \leq 14 \text{ V}$; $T_j = 25^\circ\text{C}$; $V_{INH} = V_{SOFF} = \text{GND}$ ⁵⁰⁾ ; $V_{SHx} = \text{GND}$	P_8.3.27
Quiescent current V_S ⁴⁹⁾	I_{QVS2}	–	–	65	μA	$V_{VS} \leq 14 \text{ V}$; $T_j = 150^\circ\text{C}$; $V_{SHx} = \text{GND}$	P_8.3.28
Quiescent Current VDHP	I_{QVDH2}	–	–	6	μA	$V_{VDHP} \leq 14 \text{ V}$; $T_j \leq 150^\circ\text{C}$; $V_{INH} = V_{SOFF} = \text{GND}$ ⁵⁰⁾ ; $V_{SHx} = \text{GND}$	P_8.3.29
Quiescent Current VDHP	I_{QVDH1}	–	–	61	μA	$V_{VDHP} \leq 60 \text{ V}$; $T_j \leq 25^\circ\text{C}$; $V_{INH} = V_{SOFF} = \text{GND}$ ⁵⁰⁾ ; $V_{SHx} = \text{GND}$	P_8.3.48
Quiescent Current VDHP	I_{QVDH3}	–	–	61	μA	$V_{VDHP} \leq 60 \text{ V}$; $T_j \leq 150^\circ\text{C}$; $V_{INH} = V_{SOFF} = \text{GND}$ ⁵⁰⁾ ; $V_{SHx} = \text{GND}$	P_8.3.30

(table continues...)

⁴¹ Total charge pump 2 output external current defined by $I_{BHext} = I_{BH1ext} + I_{BH2ext} + I_{BH3ext}$; I_{BHext} defined by $f_{PWM} * Q_{gTOT}$, e.g.:
 $I_{BHext} = 4 \text{ mA} = 20 \text{ kHz} * 200 \text{ nC}$

³⁷ I_{CBext} is total external current out of the CB pin which is equivalent to the gate charge load: $I_{CBext} = \text{number of switching MOSFETs} * f_{PWM} * Q_{gTOT}$ including additional application dependent currents. E.g.: $I_{CBext} = 24 \text{ mA} = 6 * 20 \text{ kHz} * 200 \text{ nC}$

⁴⁹ For details please refer to [Chapter 16.3.2](#)

⁵⁰ For details please refer to [Figure 10](#)

7 Power Supply

Table 10 (continued) Electrical Characteristics: Power Supply

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Quiescent Current VDHx	I_{QVDHx2}	–	50	200	nA	$V_{VDHP} \leq 14 \text{ V}$; $V_{VDHx} \leq 14 \text{ V}$; $T_a \leq 25^\circ\text{C}$; $V_{INH} = V_{SOFF} = \text{GND}^{50)}$; $V_{SHx} = \text{GND}$	P_8.3.31
Quiescent Current VDHx	I_{QVDHx1}	–	50	200	nA	$V_{VDHP} \leq 60 \text{ V}$; $V_{VDHx} \leq 60 \text{ V}$; $T_a \leq 25^\circ\text{C}$; $V_{INH} = V_{SOFF} = \text{GND}^{50)}$; $V_{SHx} = \text{GND}$	P_8.3.32
Total Quiescent Current Vs and VDHP	I_{Q1}	–	–	17	μA	$V_S = V_{VDHP} \leq 14 \text{ V}$; $T_j = 25^\circ\text{C}$; $V_{INH} = V_{SOFF} = \text{GND}^{50)}$; $V_{SHx} = \text{GND}$	P_8.3.49
Total Quiescent Current Vs and VDHP	I_{Q2}	–	–	70	μA	$V_S = V_{VDHP} \leq 14 \text{ V}$; $T_j = 150^\circ\text{C}$; $V_{INH} = V_{SOFF} = \text{GND}^{50)}$; $V_{SHx} = \text{GND}$	P_8.3.33
Quiescent Current VCC	I_{QVCC}	–	–	200	μA	$V_{VCC} \leq V_{VCCxOVx}$; $T_a = 85^\circ\text{C}$; $V_{INH} = V_{SOFF} = \text{GND}^{50)}$; Pins $\overline{\text{ERR}}$, MISO, PFBx = no load	P_8.3.34

Supply current in Reduced Operation Mode at Vs

Supply Current Vs	$I_{Vs(\text{ROMVS})}$	–	12	24	mA	$V_S = V_{VDHP} = 3 \text{ V}$	P_8.3.36
Supply current VDHP	$I_{VDHP(\text{ROMVS})}$	–	3	6	mA	$V_S = V_{VDHP} = 3 \text{ V}$	P_8.3.37

Power Up/Down

Voltage Vs for ensured Power-up of Charge Pumps	V_{VsWU}	6.0	–	–	V	–	P_8.3.38
---	------------	-----	---	---	---	---	----------

⁵⁰ For details please refer to [Figure 10](#)

7 Power Supply

7.4 Typical Behavior Figures




Figure 8 Typical Quiescent Current Vs vs. V_{VS} at 3 different T_J at $V_{INH} = 0\text{ V}$ and $V_{SOFF} = 0\text{ V}$




Figure 9 Typical Quiescent Current Vs vs. V_{INH} at 3 different T_J at $V_{SOFF} = 0\text{ V}$ and $V_{VS} = 14\text{ V}$ (same characteristic for V_{SOFF} at Pin **SOFF**)

Note: Quiescent current doubles in the case of $V_{INH} = V_{SOFF}$

7 Power Supply




Figure 10 Typical Input Impedance R_{INH} vs. V_{INH} (same characteristic for R_{SOFF} vs. V_{SOFF} at Pin $SOFF$)




Figure 11 Typical Input Current at Pin SHx vs. V_{SHx} (device in sleep mode)

8 Floating MOSFET Driver

The TLE9180D-32QK provides 6 identical output stages to drive external N-channel MOSFETs in a brushless DC motor configuration. The driving signal for each FET given by the μC will be referenced to the source of every single FET by the integrated level shifters. The pins SLx/SHx are the reference for the floating gate driver output stages. A shoot through protection and dead time control is integrated into the logic. Violation of the input patterns and the correct conversion of the GND related input signal into floating signal by the level shifter will be monitored. Additionally the design and layout of the 6 internal signal paths for gate driving are integrated similar to each other to minimize switching and propagation delay time differences.

8.1 Driver Output Stage

As mentioned above the 6 output stages are identical. They are configured as three low-side and three high-side floating driver stages, every stage with its own external MOSFET source connection. So the switching transition behavior among every output stage to each other is optimized inside the TLE9180D-32QK. External measures regarding to layout and identical wire length have to be considered as well to enable an adjustment of duty cycles ranges higher than 95% to ensure highest motor performance.

The six driver stages are designed to drive low on-resistance N-channel MOSFETs. They are able to supply high currents which are required for fast charging and discharging of the gate of the external FETs to minimize the power dissipation caused by switching. The high current capability also allows to increase the PWM frequency or to adjust high duty cycle ranges. Applying higher PWM frequency will lead to higher current consumption.

8.2 Input to Output Information

The electrical characteristics of ILx, IHx and ENA are described in [Chapter 4](#).

8.3 Shoot Through Protection and Dead Time Generation

In bridge applications it has to be assured that the external high-side and low-side MOSFETs are not “on” at the same time, connecting directly the battery voltage to GND.

The implemented locking mechanism, (i.e. shoot through protection) avoids that the external low-side and high-side MOSFETs of a half bridge can be turned on at the same time. So a short circuit of the bridge due to faulty input signals or faulty input driving sequences will not occur.

An additional cross conduction protection is offered by the dead time protection. The dead time defines the time frame between one MOSFET is turned off and the complementary MOSFET of the half bridge is turned on. The dead time generated by TLE9180D-32QK can be programmed. Two dead times can be set, one for each transition, high-side off to low-side on and low-side off to high-side on. For high-side off to low-side on please refer to register [Dt_ls](#) and for low-side off to high-side on please refer to register [Dt_hs](#). So short circuit of the bridge will not occur which would be caused by long propagation delay times or long switching on/off times of external FETs. There is always a minimum dead time ensured, independent of the programmed value.

A supervision function has been integrated to check if the output pattern of the μC will violate the shoot through restriction and the adjusted dead time. The input pattern violation bit is set indicating the affected output stage. During configuration the failure behavior is adjustable via SPI. If low-side and high-side input pins are connected together to drive the FETs only with 3 μC output pins it is recommended to deactivate this supervision feature.

8 Floating MOSFET Driver

Table 11 Programming of Dead Time tDTprog⁵¹⁾

Bit Name	Bit Value (8 bit)	Program tdt Value [ns]	Overall tdt [ns]	Overall tdt [ns]@ fclk = 28MHz
dtXs	0x00	0	$0+3 \cdot \text{tclk}$	107 (min. dead time)
	0x01	$1 \cdot \text{tclk}$	$(1+3) \cdot \text{tclk}$	143
	$\text{tdtprog}_n = \text{tdtprog}_{n-1}+1$	$n \cdot \text{tclk}$	$(\text{tdtprog}_n+3) \cdot \text{tclk}$	$(\text{tdtprog}_n+3) \cdot 35.7$
	0x0E (default)	$14 \cdot \text{tclk}$	$(14+3) \cdot \text{tclk}$	607
	0xA5	$165 \cdot \text{tclk}$	$(165+3) \cdot \text{tclk}$	5998 (max. dead time)

8.4 Electrical Characteristics Floating MOSFET Driver

Table 12 Electrical Characteristics MOSFET drivers

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
DC Characteristics							
Low Level Output Voltage Gxx-Sxx	V_{GS_LL}	–	–	0.2	V	$0\text{ mA} \leq I_{DCLoadOS} \leq 2\text{ mA}$; $V_{ENA} = \text{Low}$ or Pins $\overline{IHx}$ and $ILx = \text{off}$	P_9.4.1
Low Level Output Voltage Gxx-Sxx	V_{GS_LLS}	–	–	0.2	V	$V_{SOFF} = \text{Low}$; $0\text{ mA} \leq I_{DCLoadOS} \leq 2\text{ mA}$	P_9.4.2
High Level Output Voltage Gxx-Sxx	V_{G_HL1}	8.5	–	13.5	V	$7\text{ V} \leq V_{VS} < 60\text{ V}$; $C_{CPx} = 1.0\text{ }\mu\text{F}$; $C_{CB} = 4.7\text{ }\mu\text{F}$; $I_{DCLoadOS} = -2\text{ mA}$; $V_{SLx} = V_{SHx} = 0\text{ V}$	P_9.4.3
High Level Output Voltage Gxx-Sxx	V_{G_HL2}	8	–	12.5	V	$5.5\text{ V} \leq V_{VS} < 7\text{ V}$; $C_{CPx} = 1.0\text{ }\mu\text{F}$; $C_{CB} = 4.7\text{ }\mu\text{F}$; $I_{DCLoadOS} = -2\text{ mA}$; $V_{SLx} = V_{SHx} = 0\text{ V}$	P_9.4.4
High Level Output Voltage Difference between Low-side Output Stages GLx-SLx	dV_{G_HLS}	–	–	0.5	V	$-2\text{ mA} \leq I_{DCLoadOS} \leq 0\text{ mA}$; $V_{SLx} = 0\text{ V}$	P_9.4.5

(table continues...)

⁵¹ Commands to adjust dead time values higher than 0xA5 are invalid and 0xA5 will be written into the registers instead

8 Floating MOSFET Driver

Table 12 (continued) Electrical Characteristics MOSFET drivers

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
High Level Output Voltage Difference between High-side Output Stages GHx-SHx	dV_{G_HHS}	–	–	0.5	V	$-2 \text{ mA} \leq I_{DCLoadOS} \leq 0 \text{ mA}$; $V_{SHx} = 0 \text{ V}$	P_9.4.6
Gate Drive Output Voltage $T_j = -40^\circ\text{C}$ $T_j = 25^\circ\text{C}$ $T_j = 150^\circ\text{C}$	V_{GS3}	–	–	1.7 1.5 1.3	V	Passive clamping; Pin Vs = open; $V_{INH} = \text{Low}$; $I_{Load} = 1 \text{ mA}$	P_9.4.7
Mean Current SHx ⁵²⁾	I_{SHx_m5}	-450	-310	-170	μA	$V_{SOFF} = \text{High}$; $V_S = V_{VDHP} = 14 \text{ V}$; $V_{SHx} = 0 \text{ V}$	P_9.4.32
Mean Current SHx	I_{SHx_m6}	-250	-50	150	μA	$V_{SOFF} = \text{High}$; $V_S = V_{VDHP} = 14 \text{ V}$; $V_{SHx} = 14 \text{ V}$	P_9.4.33
Mean Current SHx ⁵²⁾	I_{SHx_m7}	-720	-490	-300	μA	$V_{SOFF} = \text{Low}$; $V_S = V_{VDHP} = 14 \text{ V}$; $V_{SHx} = 0 \text{ V}$	P_9.4.35
Mean Current SHx ⁵²⁾	I_{SHx_m8}	-540	-310	-130	μA	$V_{SOFF} = \text{Low}$; $V_S = V_{VDHP} = 14 \text{ V}$; $V_{SHx} = 14 \text{ V}$	P_9.4.36
Output Bias Current SLx	I_{SLx}	-200	–	70	μA	$V_{SLx} = 0...7 \text{ V}$; LS on	P_9.4.13

Dynamic Characteristics

Turn On Gate Current	$I_{G(on)1}$	–	-2.0	-0.75	A	$V_{BS} \geq V_{BSUV}$; $V_{Gxx} - V_{Sxx} = 0 \text{ V}$	P_9.4.14
Turn Off Gate Current	$I_{G(off)1}$	0.75	2.2	–	A	$V_{BS} \geq V_{BSUV}$; $V_{Gxx} - V_{Sxx} = 10 \text{ V}$	P_9.4.15
Rise Time of Output Stage	t_{G_rise}	–	90	145	ns	$V_{VS} = 14 \text{ V}$; $V_{GS} = 1.0 \text{ V to } 7.0 \text{ V}$; $C_{Load} = 33 \text{ nF}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.16
Fall Time of Output Stage	t_{G_fall}	–	80	140	ns	$V_{VS} = 14 \text{ V}$; $V_{GS} = 7.0 \text{ V to } 1.0 \text{ V}$; $C_{Load} = 33 \text{ nF}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.17

(table continues...)

⁵²⁾ Mean SHx current includes the bootstrap capacitor recharging pulses

8 Floating MOSFET Driver

Table 12 (continued) Electrical Characteristics MOSFET drivers

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Rise Time of Output Stage	t_{G_rise}	–	200	–	ns	$V_{VS} = 5.5 \text{ V}$; $V_{GS} = 1.0 \text{ V to } 6.0 \text{ V}$; $C_{Load} = 33 \text{ nF}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.41
Fall Time of Output Stage	t_{G_fall}	–	130	–	ns	$V_{VS} = 5.5 \text{ V}$; $V_{GS} = 6.0 \text{ V to } 1.0 \text{ V}$; $C_{Load} = 33 \text{ nF}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.42
Propagation Delay Time (all low-side FETs on)	$t_{P(ILN)}$	20	35	60	ns	$R_{Load} = 2 \text{ k}\Omega^{53}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.18
Propagation Delay Time (all low-side FETs off)	$t_{P(ILF)}$	25	35	70	ns	$R_{Load} = 2 \text{ k}\Omega^{53}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.19
Propagation Delay Time (all high-side FETs on)	$t_{P(IHN)}$	20	35	60	ns	$R_{Load} = 2 \text{ k}\Omega^{53}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.20
Propagation Delay Time (all high-side FETs off)	$t_{P(IHF)}$	25	35	70	ns	$R_{Load} = 2 \text{ k}\Omega^{53}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.21
Propagation Delay Time Mismatch (all FETs on)	$t_{P(an)}$	–	–	20	ns	$R_{Load} = 2 \text{ k}\Omega^{53}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.22
Propagation Delay Time Mismatch (all FETs turn off)	$t_{P(af)}$	–	–	20	ns	$R_{Load} = 2 \text{ k}\Omega^{53}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.23
Propagation Delay Time Mismatch Single Phase (high-side off to low-side on)	$t_{P(1hfln)}$	0	–	20	ns	$R_{Load} = 2 \text{ k}\Omega^{53}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.24
Propagation Delay Time Mismatch Single Phase (low-side off to high-side on)	$t_{P(1lfhn)}$	0	–	20	ns	$R_{Load} = 2 \text{ k}\Omega^{53}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.25
Propagation Delay Time Mismatch all Phases (all high-sides off to all low-sides on)	$t_{P(ahfln)}$	0	–	20	ns	$R_{Load} = 2 \text{ k}\Omega^{53}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.26
Propagation Delay Time Mismatch all Phases (all low-sides off to high-side on)	$t_{P(alfhfn)}$	0	–	20	ns	$R_{Load} = 2 \text{ k}\Omega^{53}$; $V_{Sxx} = 0 \text{ V}$	P_9.4.27
Recommended Minimum Input Pulse Length ^{54/55)}	t_{Pulse_in}	50	–	–	ns	$\overline{IHx}$ and ILx	P_8.4.1

(table continues...)

⁵³ $R_{Load} = 2 \text{ k}\Omega$, indicates an open load condition

⁵⁴ Not subject to production test, specified by design

8 Floating MOSFET Driver

Table 12 (continued) Electrical Characteristics MOSFET drivers

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Dead Time ⁵⁶⁾⁵⁷⁾							
Programmable Dead Time Range ⁵⁸⁾	t _{DTr}	107	–	5998	ns	166 steps programmable	P_9.4.30
Programmable Dead Time Step	t _{DTs}	–	35.7	–	ns	–	P_9.4.31

8.5 Typical Timings and Behavior Figures




Figure 12 Shoot Through Protection and Dead Time Generation in Normal Operation Mode

⁵⁵ Pulses shorter than 50ns might cause the output stage to turn on the external FET for maximum 1 μs . For details please refer to [Chapter 16.3.3](#)

⁵⁶ Dead time details please refer to [Table 11](#)

⁵⁷ Internal clock frequency accuracy has to be added to the specified values, please see [Table 9](#)

⁵⁸ Dead time can additionally take up to one internal clock cycle for synchronization

9 Shunt Signal Conditioning

9 Shunt Signal Conditioning

The shunt signal conditioning (SSC) incorporates 3 precise current sense amplifiers (CSAs) to amplify the voltage drop at the shunt resistors caused by the motor currents and a voltage reference output buffer (RB), see [Figure 13](#).

The signal conditioning refers to GND. Due to high common mode input voltage range (see [VISx1](#) and [VISx2](#)) it is robust against sense voltage ringing caused by stray inductances during fast PWM current switching. Due to high common mode functional input voltage range (see [VSSC_CM](#)) it is robust against high common mode shifts between the GNDs of the shunts and the common GND of the ECU.

High equivalent input resistances (see [RSSC_ICM](#) and [RSSC_IDIFF](#)), low input offset voltages (see [VSSC_Oofscal](#)) and low gain error (see [ASSC_diff](#)) provide an excellent DC performance of the CSAs and therefore minimizes the total error of the shunt signal conditioning.

Additionally, high common mode rejection ratio (see [CMRRSSC_CSA](#)), high power supply rejection ratio (see [PSRRSSC_CSA_CB](#), [PSRRSSC_CSA_Vs](#), [PSRRSSC_RB_CB](#) and [PSRRSSC_RB_Vs](#)) and a low noise figure (see [VSSC_ONsd](#)) of the CSAs contribute to minimize the total error of the SSC.

In order to optimize the shunt signal conditioning - especially in systems designed for a wide motor current range with high accuracy requirements at high and low motor currents - different gains can be programmed, see [Table 13](#).

The DC output voltage at the outputs of the CSAs (VOx) for zero differential input voltage is defined by the output of the reference buffer at pin VRO. Therefore, positive and negative currents through the shunt resistor can be amplified by the CSAs and thus measured by the ADC of μC . Two different VRO voltages can be set at the reference buffer RB, see [Table 14](#). Each of the two VRO voltage settings can be fine tuned, see [Table 15](#).

CSA 1 + RB, CSA 2 and CSA 3 can be deactivated at configuration. Therefore if CSA 2 and/or CSA 3 is required CSA 1 + RB shall stay activated. In the case of deactivation of CSAs it is not recommended to deactivate CSA2 alone. If the CSA is not used the input pins ISPx and ISNx of the CSA shall be connected to GND and the output pins VRO and VOx shall be left open. Additionally, the supplies of the not used CSA shall be turned off via SPI.

If the third current sense amplifier is activated at configuration overcurrent CSA3 can be detected once after normal operation mode has been entered although overcurrent condition is not applied.




Figure 13 Simplified Block- and Application Diagram of the Shunt Signal Conditioning

9.1 Gain Programming

The gain of the CSAs is configurable to 8 different settings, please refer to [Table 13](#). In applications with high requirements to the dynamic range of shunt current it makes sense to configure higher gain settings at low

9 Shunt Signal Conditioning

shunt currents compared to higher shunt currents to utilise the full range of the ADC in the μC . So it is possible to re-configure the gain registers of all CSAs in run-time, but the altered gain setting is not calibrated.

Table 13 Gain Definition

Field	Bit Value	$\text{ASSC_diff}_{\text{typ}}$	Bit Value	$\text{ASSC_diff}_{\text{typ}}$
opX_gainY ⁵⁹⁾	000	15.71	001	19.56
	010	23.35	011	26.90
	100	30.81	101	34.45
	110	38.13	111	83.19

9.2 Setting VRO Voltage and VOx Voltage for Zero SSC Differential Input Voltage

The VRO output voltage VSSC_OVRO can be programmed with 2 bits, see Table 14. The VOx voltages with respect to AGND at zero ($\text{ISP}_x - \text{ISN}_x = 0\text{ V}$, $\text{VSSC_CM}_{\text{min}} \leq \text{ISP}_x = \text{ISN}_x \leq \text{VSSC_CM}_{\text{max}}$) SSC differential input voltage follow VSSC_OVRO .

Table 14 VRO Output Voltage Level

Field	Bit Value	$\text{VSSC_OVRO}_{\text{typ}}$	Bit Value	$\text{VSSC_OVRO}_{\text{typ}}$
zcl	00	Reserved	10	2.5 V
	01 (default)	1.65 V	11	Reserved

Additionally, VSSC_OVRO can be trimmed with 6 bits, see Table 15.

Table 15 Trim Range of VRO Output Voltage Level VSSC_OVRO

Field	Bit Value (6bit)	VRO Output Voltage	Description
ofs	0x00	$\text{VSSC_OVRO} + \text{VSSC_OVRO_TRN}$	Most negative offset adjustment
	0x1F (default)	VSSC_OVRO	Default value
	0x3F	$\text{VSSC_OVRO} + \text{VSSC_OVRO_TRP}$	Most positive offset adjustment

Note: Example: The field 'zcl' is set to 0b10 ($\text{VSSC_OVRO}_{\text{typ}} = 2.5\text{ V}$). μC ADC measures voltage at pin VRO of 2.475 V ($V_{\text{OVROmeasured}}$). The typical trim step $\text{VSSC_OVRO_LSB}_{\text{typ}}$ for 'zcl' = 0b10 is 2.66 mV. The difference between $\text{VSSC_OVRO}_{\text{typ}} = 2.5\text{ V}$ and $V_{\text{OVROmeasured}} = 2.475\text{ V}$ is 25 mV. The typical trim step of 2.66 mV times 9 results in a delta of 23.94 mV. The default VRO trimming has to be increased by 9, resulting in $0x1F + 9 = 0x28$. After writing 0x28 into the field 'ofs' μC ADC should measure $2.475\text{ V} + 9 \times 2.66\text{ mV} = 2.4989\text{ V}$ at pin VRO.

9.3 Auto Calibration

An auto calibration can be triggered via SPI to compensate the output voltage offset of the current sense amplifiers at pin VOx with respect to VSSC_OVRO . The calibration takes maximum tSSC_ofscal for each CSA. Calibration can be selected separately for each CSA, e.g., CSA 1 is in calibration mode, CSA 2 is normal operation. If the calibration fails an error will be reported. It is recommended to perform an auto calibration after power-up. Auto calibration shall only be performed with gain register 1. Auto calibration is deactivated in configuration mode. If the auto calibration is aborted or fails calibration stops and the last valid calibration

⁵⁹ X defines the affected CSA and Y defines gain register 1 or gain register 2

9 Shunt Signal Conditioning

value will be used. If more than one current sense amplifier has been selected for calibration, the calibration will prioritize CSA 1 first, then 2 and 3.




Figure 14 Sequence: Current Sense Amplifier Calibration

9.4 Overcurrent Detection

Overcurrent will be detected if the output voltage of the current sense amplifier exceeds a positive maximum threshold for longer than the configured filter time. The overcurrent threshold is configurable to match the fullscale ADC input range of the μ C, see [Table 16](#). The filter time is programmable with 2 bits, see [Table 17](#). The overcurrent threshold and the filter time are valid for all current sense amplifiers. The handling of a detected overcurrent is described in [Chapter 10.3](#), especially [Table 25](#).

Table 16 Overcurrent Threshold Selection

Field	Bit Value	Typical Overcurrent Threshold
tl_oc_op	0 (default)	VSSC_OC5V0, typ
	1	VSSC_OC3V3, typ

Table 17 Overcurrent Filter Time Selection

Field	Bit Value	Typical Filter Time	Bit Value	Typical Filter Time
f_oc_op	00	1.5 μ s	10 (default)	5 μ s
	01	3 μ s	11	10 μ s

9.5 Self-tests of Shunt Signal Conditioning

The CSAs have two different self-test mechanisms. (1) gain test with two different differential input voltages and (2) over- and undervoltage test of the internal power supplies for the current sense amplifiers. For details see [Chapter 9.5.1](#), [Chapter 9.5.2](#).

9 Shunt Signal Conditioning

9.5.1 Gain Test

Gain test can only be activated in self-test mode, for details see [Table 30](#). Two different internal generated self-test voltages [VSSC_GTILV](#) and [VSSC_GTIHV](#) for gain test can be selected at the inputs of the CSAs. The input voltage [VSSC_GTILV](#) is always applied to gain register 1 of the CSAs. The input voltage [VSSC_GTIHV](#) is always applied to gain register 2 of the CSAs. By changing a dedicated bit [sh_op_gain](#) the gain of the CSA toggles between both gain register settings. Reading the bit will indicate which gain is selected. Toggling [sh_op_gain](#) will affect always all CSAs. The resulting output voltage shall be measured by the ADC of the μC and compared to the configured gain. The μC can rate if the CSA output voltage matches the programmed gain. Thereby, the accuracy of the gain, see [ASSC_diff](#) AND [GSSC_Gdacc](#), the input offset voltage, see [VSSC_Oofscal](#) or [VSSC_Oofs](#) the accuracy of the self-test, see [VSSC_GTILV](#) and [VSSC_GTIHV](#) and the accuracy of the VRO output voltage, see [VSSC_OVRO](#) have to be taken into account. Amplification of differential input voltage $\text{ISP} - \text{ISN}$ is not possible for the CSA which is selected for gain test.

Table 18 Gain Tests Availability

CSA	CSA 1		CSA 2		CSA 3	
Gain Register enabled	op1_gain1	op1_gain2	op2_gain1	op2_gain2	op3_gain1	op3_gain2
Gain Test enabled	en_opX_gt1 (gain test with 20 mV)	en_opX_gt2 (gain test with 100 mV)	en_opX_gt1 (gain test with 20 mV)	en_opX_gt2 (gain test with 100 mV)	en_opX_gt1 (gain test with 20 mV)	en_opX_gt2 (gain test with 100 mV)

9.5.2 Power Supply Monitoring of SSC

The power supply monitoring of the SSC detects over- or undervoltage of the 1.5 V and 5 V supply voltage of the CSAs and the VRO if activated in self-test mode or after leaving configuration mode. Register [Err_op_12](#) bit 6, 5, 2 and bit 1 and register [Err_op_3](#) bit 2 and 1 indicates the result of the power supply monitoring test. Under- or overvoltage does not provide any further failure behavior except setting the specific bits into the register, hence it is the responsibility of the μC to react accordingly. In normal operation mode it is recommended that the μC triggers the power supply monitoring (via SPI).

Automatic temperature read out is deactivated during power supply voltage monitoring. In this case temperature read out register [temp_ls1](#), [temp_ls2](#), [temp_ls3](#), [temp_hs1](#), [temp_hs2](#) and [temp_hs3](#) will not be updated. Details for temperature readout see [Chapter 10.5.8.2](#).

9.6 Electrical Parameter Shunt Signal Conditioning (SSC)

Table 19 Electrical Characteristics - Current Sense Amplifier

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Current Sense Amplifier - Input							
Common Mode Input Voltage Range	V _{SSC_CM}	-1.7	–	1.7	V	(V _{ISP_x} +V _{ISN_x})/2	P_9.6.1
Differential Input Voltage Range	V _{SSC_Idiff}	-200	–	200	mV	V _{ISP_x} -V _{ISN_x}	P_9.6.2

(table continues...)

9 Shunt Signal Conditioning

Table 19 (continued) Electrical Characteristics - Current Sense Amplifier

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Equivalent Common Mode Input Resistance	R_{SSC_iCM}	1.0	–	–	MΩ	⁶¹⁾ CSAx = enabled; $C_{ISP_x} = C_{ISN_x} = 1.0 \mu\text{F}$; $-1.7 \text{ V} \leq (V_{ISP_x} = V_{ISN_x}) \leq +1.7 \text{ V}$	P_9.6.5
Equivalent Differential Mode Input Resistance	R_{SSC_iDIFF}	17	28	39	kΩ	CSAx = enabled; $C_{DIFF_x} = 1.0 \mu\text{F}$; $-0.2 \text{ V} \leq (V_{ISP_x} - V_{ISN_x}) \leq +0.2 \text{ V}$; $-1.7 \text{ V} \leq (V_{ISP_x} + V_{ISN_x})/2 \leq +1.7 \text{ V}$	P_9.6.6

Current Sense Amplifier - Gain

Differential Gain ⁶³⁾	A_{SSC_diff}	15.39	15.71	16.02	V/V	opX_gainY ⁶⁰⁾ = '0x0'; zcl = '0b10'	P_9.6.7
		19.17	19.56	19.96	V/V	opX_gainY ⁶⁰⁾ = '0x1'; zcl = '0b10'	
		22.89	23.35	23.82	V/V	opX_gainY ⁶⁰⁾ = '0x2'; zcl = '0b10'	
		26.37	26.90	27.44	V/V	opX_gainY ⁶⁰⁾ = '0x3'; zcl = '0b10'	
		30.19	30.81	31.42	V/V	opX_gainY ⁶⁰⁾ = '0x4'	
		33.59	34.45	35.31	V/V	opX_gainY ⁶⁰⁾ = '0x5'; zcl = '0b10'	
		37.18	38.13	39.08	V/V	opX_gainY ⁶⁰⁾ = '0x6'	
		80.28	83.19	86.10	V/V	opX_gainY ⁶⁰⁾ = '0x7'	
Gain Accuracy Temperature Drift	G_{SSC_Gdacc}	–	-12	–	ppm/K	⁶¹⁾ $T_j = -40^\circ\text{C to } +25^\circ\text{C}$; zcl = '0b10' opX_gainY = '0x0 ... 0x5'	P_9.6.9
		–	-50	–	ppm/K	⁶¹⁾ $T_j = +25^\circ\text{C to } +150^\circ\text{C}$; zcl = '0b10' opX_gainY = '0x0 ... 0x5'	

(table continues...)

⁶¹⁾ Not subject to production test, specified by design

⁶³⁾ Including initial spread and temperature dependency

⁶⁰⁾ X defines the affected CSA and Y defines gain register 1 or gain register 2

9 Shunt Signal Conditioning

Table 19 (continued) Electrical Characteristics - Current Sense Amplifier

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Transition Time Gain Toggling	t_{SSC_Gtog}	–	5	–	μs	⁶¹⁾ CSN = low to high after valid SPI frame received including settling time t_{SSC_s}	P_9.6.10

Current Sense Amplifier - Gain Test

Reference Voltage Source 1 - Low Voltage	V_{SSC_GTILV}	17	22.5	28	mV	Refers to CSAx gain test Low Voltage en_opX_gt1	P_9.6.11
Reference Voltage Source 2 - High Voltage	V_{SSC_GTIHV}	85	110	135	mV	Refers to CSAx gain test High Voltage en_opX_gt2	P_9.6.12

Current Sense Amplifier - Output

Output Voltage Range	V_{SSC_OVR}	-0.1	–	5.3	V	$-100 \mu\text{A} \leq I_{VOX} \leq 100 \mu\text{A}$	P_9.6.13
Output Voltage Range within Specified Gain and Offset Accuracy	V_{SSC_LOVR}	0.15	–	4.7	V	⁶¹⁾ zcl = '0b10' $R_{VOX} = 100 \Omega$; $C_{VOX} = 2.2 \text{ nF}$	P_9.6.14
		0.15	–	4.0	V	⁶¹⁾ zcl = '0b01' $R_{VOX} = 100 \Omega$; $C_{VOX} = 2.2 \text{ nF}$	
Output Current VOx Load Regulation	V_{SSC_deOVOx}	-25	–	25	mV	⁶¹⁾ Without Output Filter $-1 \text{ mA} \leq I_{OVOX} \leq 1 \text{ mA}$ $0.15 \text{ V} \leq V_{OVOX} \leq 4.7 \text{ V}$	P_9.6.15
Common Mode Rejection Ratio	$CMRR_{SSC_CSA}$	60	–	–	dB	⁶²⁾ D.C.	P_9.6.16
Output Offset Voltage without Auto Calibration	V_{SSC_Oofs}	-100	0	100	mV	⁶³⁾ all gain settings	P_9.6.17
Output Offset Voltage with Auto Calibration	$V_{SSC_Oofscal}$	-10.0	0	10.0	mV	⁶³⁾ all gain settings	P_9.6.18
Output Offset Voltage Temperature Drift	V_{SSC_OdoFs}	-25	–	25	$\mu\text{V/K}$	⁶¹⁾ $T_j = -40^\circ\text{C} \dots 150^\circ\text{C}$ opX_gainY = '0x0 ... 0x6' Linearized	P_9.6.19
Offset Voltage Auto Calibration Duration	t_{SSC_ofscal}	–	100	–	μs	⁶¹⁾ / ⁶⁴⁾	P_9.6.20

(table continues...)

⁶¹⁾ Not subject to production test, specified by design

⁶²⁾ opX_gainY = '0x2'; D.C.; zcl = '0b10'; $CMRR = A_{DIFF}/A_{CM}$; $A_{DIFF} = [VOX(V_{ISPx} - V_{ISNx} = 50 \text{ mV}) - VOX(V_{ISPx} - V_{ISNx} = 0 \text{ mV})]/50 \text{ mV}$ at $V_{ISPx} + V_{ISNx} = 0 \text{ V}$; $A_{CM} = [VOX(V_{ISPx} = V_{ISNx} = 1 \text{ V}) - VOX(V_{ISPx} = V_{ISNx} = 0 \text{ V})]/1 \text{ V}$

⁶³⁾ Including initial spread and temperature dependency

⁶⁴⁾ Internal clock frequency accuracy has to be added to the specified values, please see [Table 9](#)

9 Shunt Signal Conditioning

Table 19 (continued) Electrical Characteristics - Current Sense Amplifier

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			

Current Sense Amplifier - Output - Dynamic Characteristics

Output Settling Time	t_{SSC_s}	–	–	2.5	μs	⁶¹⁾ Input step response $V_{OX} 0.5 \text{ V to } 4.6 \text{ V}$ +/- 20 mV after output filter $C_{VOX} = 2.2 \text{ nF}$ and $R_{VOX} = 100 \Omega$ opX_gainY = '0x0 ... 0x6'	P_9.6.58
----------------------	--------------	---	---	-----	---------------	--	----------

Current Sense Amplifier - Output - Noise Performance

Output Voltage Noise, Standard Deviation	V_{SSC_ONsd}	–	0.6	–	mV	⁶¹⁾ ISNx = ISPx = 0 V; $T_j = 25^\circ\text{C}$; opX_gainY = '0x2'; zcl = '0b10'; After Filter ($R_{VOX} = 100 \Omega$; $C_{VOX} = 2.2 \text{ nF}$) VOx referred to GND	P_9.6.26
Output Voltage Noise, Peak to Peak	V_{SSC_ONpp}	–	4.0	–	mV	⁶¹⁾ ISNx = ISPx = 0 V; $T_j = 25^\circ\text{C}$; opX_gainY = '0x2'; zcl = '0b10'; After Filter ($R_{VOX} = 100 \Omega$; $C_{VOX} = 2.2 \text{ nF}$) VOx referred to GND 99.9% ⁶⁵⁾	P_9.6.27

Current Sense Amplifier - Output - Overcurrent Detection

Overcurrent Detection Threshold in % Referred to VSSC_SUP5V0	V_{SSC_OC5V0}	93.75	94.75	95.75	%	tl_oc_op = '0'	P_9.6.34
Overcurrent Detection Threshold in % Referred to VSSC_SUP5V0	V_{SSC_OC3V3}	61	62	63	%	tl_oc_op = '1'	P_9.6.35
Hysteresis of Overcurrent Detection	V_{SCC_OChys}	–	25	–	mV	–	P_9.6.36
Typical Overcurrent Filter Time Range	t_{SSC_OCf}	1.5	5.0	10	μs	⁶⁴⁾ 4 steps programmable f_oc_op = '0x0 ... 0x3'	P_9.6.37

(table continues...)

⁶¹⁾ Not subject to production test, specified by design

⁶⁵⁾ Theoretical value for normal distribution: $6.6 \cdot V_{SSC_ONsd}$

⁶⁴⁾ Internal clock frequency accuracy has to be added to the specified values, please see [Table 9](#)

9 Shunt Signal Conditioning

Table 19 (continued) Electrical Characteristics - Current Sense Amplifier

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Current Sense Amplifier - Power Supply							
Internal Power Supply 5V	V_{SSC_SUP5V0}	4.8	5.0	5.2	V	–	P_9.6.38
Power Supply Rejection Ratio Vs	$PSRR_{SSC_CS}$ A_{Vs}	–	60	–	dB	⁶¹⁾ $f = 1\text{ kHz}$; $11\text{V} \leq V_{CBx} \leq 14\text{ V}$	P_9.6.40
Power Supply Rejection Ratio CB	$PSRR_{SSC_CS}$ A_{CB}	–	60	–	dB	⁶¹⁾ $f = 1\text{ kHz}$; $11\text{V} \leq V_{CBx} \leq 14\text{ V}$	P_9.6.41
Duration of Over- and Undervoltage Self Test sequence	$t_{SSC_STUVOVr}$ eg	–	–	200	μs		P_9.6.48

Table 20 Electrical Characteristics - Reference Buffer

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Output Voltage VRO	V_{SSC_OVRO}	1.613 2.426	1.65 2.5	1.687 2.574	V	zcl = '0b01'; zcl = '0b10'; @ ofs = '0x20'	P_9.6.49
Trim Step VRO	$V_{SSC_OVRO_LSB}$	–	1.33 2.66	–	mV	zcl = '0b01'; zcl = '0b10'	P_9.6.51
Negative Trim Range VRO	$V_{SSC_OVRO_TRN}$	-2.8 -3.7	–	-2.3 -3.1	% of $V_{OVRO@}$ ofs = '0x20'	zcl = '0b01'; zcl = '0b10'; @ ofs = '0x00'	P_9.6.52
Positive Trim Range VRO	$V_{SSC_OVRO_TRP}$	2.2 3.0	–	2.7 3.6	% of $V_{OVRO@}$ ofs = '0x20'	zcl = '0b01'; zcl = '0b10'; @ ofs = '0x3F'	P_9.6.53
Output Voltage VRO Temperature Drift	$V_{SSC_OVRO_dT}$	-1.0	–	+1.0	% of $V_{OVRO@}$ ofs = '0x20' & $T_j = 25^\circ\text{C}$	⁶⁶⁾ zcl = '0b01' and '0b10'; [= VRO = 2.5 V and 1.65 V]	P_9.6.54

⁶¹ Not subject to production test, specified by design

⁶⁶ Not subject to production test, specified by design

9 Shunt Signal Conditioning

Table 20 (continued) Electrical Characteristics - Reference Buffer

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Output Current VRO Load Regulation	V_{SSC_deOVRO}	-25	–	25	mV	⁶⁶⁾ $V_{SSC_deOVRO} = V_{SSC_OVRO} - V_{SSC_OVRO}(I_{OVRO}) - V_{SSC_OVRO}(0 \text{ A})$; $-5 \text{ mA} \leq I_{OVRO} \leq 5 \text{ mA}$	P_9.6.55
Power Supply Rejection Ratio Vs	$PSRR_{SSC_RB_Vs}$	–	60	–	dB	⁶⁶⁾ $f = 1 \text{ kHz}$; $11 \text{ V} \leq V_{CBx} \leq 14 \text{ V}$	P_9.6.56
Power Supply Rejection Ratio CB	$PSRR_{SCC_RB_CB}$	–	60	–	dB	⁶⁶⁾ $f = 1 \text{ kHz}$; $11 \text{ V} \leq V_{CBx} \leq 14 \text{ V}$	P_9.6.57

⁶⁶⁾ Not subject to production test, specified by design

10 Protection and Diagnostics

The TLE9180D-32QK provides extended protection and monitoring functions. All detected errors and warnings can be read by SPI, most of the thresholds are selectable by SPI configuration or SPI command. Safety relevant diagnostics can be tested during operation in a dedicated self-test mode.

10.1 Supervision Overview

The following diagnostics and read out functions are available. Details are provided in [Chapter 10.5](#).

Table 21 Diagnostic overview

Diagnostic	Availability in Configuration ⁶⁷⁾	Availability in reduced operation ⁶⁷⁾	Availability with SOFF=low	Test of Diagnosis Function	Failure Behavior	Reference
Power Supply Supervision and Diagnostics						
Overvoltage VS (Programmable Threshold)	yes (default value)	no ⁶⁸⁾	yes	no	Table 25	Chapter 10.5.1
Overvoltage VS shutdown	yes	no ⁶⁸⁾	yes	no	Table 24	Chapter 10.5.1
Undervoltage VS (Programmable Threshold)	yes (default value)	no ⁶⁸⁾	yes	no	Table 25	Chapter 10.5.1
VS Read Out	yes	no	yes	no	read out	Chapter 10.5.1
Overvoltage VDHP (Programmable Threshold)	yes (default value)	no ⁶⁸⁾	yes	no	Table 28	Chapter 10.5.2
Overvoltage LD VDHP	yes (default value)	no ⁶⁸⁾	yes	no	ARE ^{69/71)}	Chapter 10.5.2
Overvoltage VDHP Shutdown	yes	no ⁶⁸⁾	yes	no	Table 24 ⁷¹⁾	Chapter 10.5.2
Undervoltage VDHP (Programmable Threshold)	yes (default value)	no ⁶⁸⁾	yes	no	Table 25	Chapter 10.5.2
VDHP Read Out	yes	no	yes	no	read out	Chapter 10.5.2
VCC Under- and Over Monitoring	yes	no ⁶⁸⁾	yes	yes	Table 25 ^{70/71)}	Chapter 10.5.5
VCC Read Out	yes	no	yes	no	read out	Chapter 10.5.5

Output Stage Power Supply Supervision

(table continues...)

⁶⁷⁾ Not subject to production test, specified by design

⁶⁸⁾ Detector may work, but readout via SPI or pin ERR is not possible; due to reduced operation mode I/O ports are off.

⁶⁹⁾ Charge pump 2 turned off in auto restart condition. Output stages remain active

⁷¹⁾ Supervision function can be disabled at configuration

⁷⁰⁾ Failure behavior can be linked to APC activation

10 Protection and Diagnostics

Table 21 (continued) Diagnostic overview

Diagnostic	Availability in Configuration ⁶⁷⁾	Availability in reduced operation ⁶⁷⁾	Availability with SOFF=low	Test of Diagnosis Function	Failure Behavior	Reference
Undervoltage Charge Pump CB Shutdown	yes	no ⁶⁸⁾	yes	no	Table 24	Chapter 10.5.3
Undervoltage Charge Pump CB (prog. threshold)	yes (default value)	no ⁶⁸⁾	yes	no	Table 25	Chapter 10.5.3
CB Read Out	yes	no	yes	no	read out	Chapter 10.5.3
Overvoltage Charge Pump 1	yes	no ⁶⁸⁾	yes	no	Table 24	Chapter 10.5.3.2
Overvoltage Charge Pump 2 CH2-CL2	yes	no ⁶⁸⁾	yes	no	Table 24	Chapter 10.5.3.2
Overload Vs	yes	no ⁶⁸⁾	yes	no	Table 24 ⁷²⁾	Chapter 10.5.3.2
Overload Charge Pump 1 ⁷³⁾	yes	no ⁶⁸⁾	yes	no	LE ⁷²⁾	Chapter 10.5.3.2
Overload Charge Pump 2	yes	no ⁶⁸⁾	yes	no	LE ⁷⁴⁾	Chapter 10.5.3.2
Undervoltage High-side Buffer Capacitor BHx-SHx	yes	no ⁶⁸⁾	yes	no	Table 27	Chapter 10.5.4
Overvoltage High-side Buffer Capacitor BHx-SHx	yes	no ⁶⁸⁾	yes	no	LE ⁷⁵⁾⁷¹⁾	Chapter 10.5.4

Gate Driver Internal Supervisions

Internal Power Supply Monitoring	yes	no ⁶⁸⁾	yes	no	ARE, LE	Chapter 10.5.6
Clock Supervision (internal clock)	yes	no ⁶⁸⁾	yes	no	Table 24	Chapter 10.5.7
Overtemperature Shutdown	yes	no ⁶⁸⁾	yes	no	Table 24	Chapter 10.5.8
Overtemperature Detection (Programmable Threshold)	yes (default value)	no ⁶⁸⁾	yes	no	Table 25	Chapter 10.5.8

(table continues...)

⁶⁷⁾ Not subject to production test, specified by design

⁶⁸⁾ Detector may work, but readout via SPI or pin $\overline{\text{ERR}}$ is not possible; due to reduced operation mode I/O ports are off.

⁷²⁾ In addition to fault reaction shown in Table 24, Vs switch is on in case of OL_CP1 and off for OL_VS

⁷³⁾ Monitoring function limited, for details please refer to Chapter 16.3.5

⁷⁴⁾ Charge pump 2 turned off in latched condition. Failure behavior of output stages is configurable

⁷⁵⁾ Charge pump 2 turned off in latched error condition. Output stages remain active

⁷¹⁾ Supervision function can be disabled at configuration

10 Protection and Diagnostics

Table 21 (continued) Diagnostic overview

Diagnostic	Availability in Configuration ⁶⁷⁾	Availability in reduced operation ⁶⁷⁾	Availability with SOFF=low	Test of Diagnosis Function	Failure Behavior	Reference
Temperature Read out	yes	no ⁶⁸⁾	yes	no	read out	Chapter 10.5.8
CSA Diagnostics	no	no	no	n.a.	read out	Chapter 9.5
Output Stage Status Feedback Information	no	no	yes	no	Table 25	Chapter 10.5.9
Digital Driving Path Monitoring	yes	no ⁶⁸⁾	yes	no	Table 24	Chapter 10.5.10
Latent Fault Warning Monitoring	yes	no ⁶⁸⁾	yes	no	sets bit in SER reg.	-

Bridge and FET Diagnostics and Protection

Shoot Through Protection	n.a.	n.a.	n.a.	n.a.	Influences Driver State	Chapter 8.3
SCD Failure	no	no	no	yes	Table 26	Chapter 10.5.11
FET Drain Source Voltage Read out	n.a.	n.a.	n.a.	n.a.	read out	Chapter 10.5.12
FET Reverse Diode Forward Voltage Read out	n.a.	n.a.	n.a.	n.a.	read out	Chapter 10.5.13
Overcurrent Detection	yes	no ⁶⁸⁾	yes	no	Table 25	Chapter 9.4
Drain Source Measurement	no	no	no	n.a.	read out	Chapter 10.5.14

Interface to µC Supervision

Input Pattern Violation Monitoring	n.a.	n.a.	n.a.	no	Table 25 ⁷¹⁾	Chapter 8.3
Overload Digital Output Pins	yes	no ⁶⁸⁾	yes	no	Table 29 ⁷⁶⁾	Chapter 10.5.16
Configuration Signature Invalid	yes	yes	yes	no	LE Config Flag	Chapter 10.5.17
Configuration Time-out	yes	no		no	Lock ⁷⁷⁾	Chapter 10.5.17

(table continues...)

⁶⁷⁾ Not subject to production test, specified by design

⁶⁸⁾ Detector may work, but readout via SPI or pin ERR is not possible; due to reduced operation mode I/O ports are off.

⁷¹⁾ Supervision function can be disabled at configuration

⁷⁶⁾ In addition to fault reaction shown in Table 29 affected digital output pin turned to a latched tri-state condition

⁷⁷⁾ To unlock restart with pin INH required

Table 21 (continued) **Diagnostic overview**

Diagnostic	Availability in Configuration ⁶⁷⁾	Availability in reduced operation ⁶⁷⁾	Availability with SOFF=low	Test of Diagnosis Function	Failure Behavior	Reference
SPI Frame Error	yes	n.a.	yes	no	W ⁷⁸⁾	Chapter 10.5.20
SPI Frame Time-out	yes	n.a.	yes	no	W ⁷⁸⁾	Chapter 10.5.20
SPI Window Watchdog Time-out	no	no	yes	n.a.	Table 25 ^{70)/71)}	Chapter 10.5.20
CRC error (incoming data)	yes	n.a.	yes	no	W ⁷⁸⁾	Chapter 10.5.20
Invalid Address Access	yes	n.a.	yes	no	W ⁷⁸⁾	Chapter 10.5.20

10.1.1 Diagnosis in Configuration Mode

All diagnostics and protection features with a configurable failure behavior are in the default state after the $\overline{\text{INH}}$ pin is set to High and configuration mode is entered. The $\overline{\text{ERR}}$ pin does not respond to error messages until normal operation mode has been entered. The configured failure behavior is activated and the error registers are cleared after configuration has been completed successfully. To read out failures that have occurred in configuration mode, error registers should be read before sending the configuration signature byte.

10.1.2 Disabled Functions in Reduced Operation Mode

In reduced operation mode some diagnostics are disabled. Hence most of the detectors of the diagnosis are functional, but readout capability is limited due to deactivated I/O ports.

10.1.3 Disabled Functions in Safe Off Mode

In safe off mode most diagnostics are active. The register content of disabled diagnostics will remain unchanged, until the device enters normal mode again.

10.2 Failure Detection Handling

The TLE9180D-32QK provides high flexibility according to the error handling to support the approach of a performance optimized ECU. So most of the diagnosis has the option to be handled either as internal or external safety mechanism.

10.2.1 Failure Flags

An $\overline{\text{ERR}}$ pin and two failure flags are available to differentiate failure behavior according to the system requirements. Additional flags are available for special operation modes and SPI communication errors. For details please refer to [Chapter 14.3.1](#) and [Chapter 14.3](#).

⁶⁷⁾ Not subject to production test, specified by design

⁷⁸⁾ SPI-Error status flag set in status register

⁷⁰⁾ Failure behavior can be linked to APC activation

⁷¹⁾ Supervision function can be disabled at configuration

10 Protection and Diagnostics

Warning Flag

The warning flag information is the summary of all detected failures for which failure behavior has been configured as a warning. All conditions are logically ORed. The warning flag is cleared if the failure has disappeared and the dedicated error register has been read out by the μ C.

Table 22 **Warning Truth Table**

Status Bit Name	Warning Flag	Description
Warning	0	No failure detected
	1	Warning (failure detection configured as Warning)

Error Flag

The error flag information is the summary of all detected failures. Their behavior has been configured as error, auto restart or latched error. All conditions are logically ORed. The error flag will be cleared if the failure is gone and the dedicated error register has been read out by the μ C.

Table 23 **Error Truth Table**

Status Bit Name	Error Flag	Description
Error	0	No failure detected
	1	Error (failure detection configured as error, auto restart or latched error)

Error Pin

The $\overline{\text{ERR}}$ pin will be set to Low if a failure is detected when failure behavior has been configured as "error", "auto Restart" or "latched error". If failure behavior is set to "auto Restart" or "error", the pin will be set to High if the failure disappears and the failure extension timer has expired. A reset with the ENA pin must be performed to set $\overline{\text{ERR}}$ to High if failure behavior is programmed as "latched error". The electrical characteristics of the $\overline{\text{ERR}}$ output pin are described in [Chapter 4.7](#).

10.2.2 Failure Behavior Configuration

The TLE9180D-32QK provides two kind of supervision functionality, shutdowns and detections.

Shutdowns are protection features and should prevent actions, like max. rating violations, which may lead directly to a destruction of the TLE9180D-32QK. The fault behavior of the shutdowns is not configurable. All external FETs are turned off. A dedicated read out register indicates shutdowns.

Table 24 **Shutdown Error Overview⁷⁹⁾**

Bit Position	Bit Name	Description	Output Stages	Charge Pumps	$\overline{\text{ERR}}$ Pin
7	sd_ot	Overtemperature Shutdown	LE	Off (LE)	Low (LE)
6	sd_ov_vs	Overvoltage Vs Shutdown	LE	Active	Low (LE)
5	sd_ov_vdh	Overvoltage VDHP Shutdown ⁸⁰⁾	LE	Off (LE)	Low (LE)
4	sd_uv_cb	Undervoltage CB Shutdown	ARE	Active	Low (ARE)

⁷⁹⁾ For fault reaction in combination with reduced operation mode occurrence please refer to [Chapter 13.2](#)

⁸⁰⁾ Overvoltage VDHP shutdown can be deactivated at configuration

10 Protection and Diagnostics

Table 24 (continued) **Shutdown Error Overview**⁷⁹⁾

Bit Position	Bit Name	Description	Output Stages	Charge Pumps	ERR Pin
3	sd_clk_fail	Internal Clock Supervision Shutdown ⁸¹⁾	ARE or LE	Active	Low (ARE or LE)
2	sd_ov_cp	Overvoltage Charge Pump Shutdown ⁸²⁾ Overvoltage at pin CB Overvoltage CH2-CL2	LE active	Off (LE) CP2 off (LE)	Low (LE) Low (LE)
1	sd_cp1	Overload at Path Vs Charge Pump Input	LE	Off (LE)	Low (LE)
0	sd_ddp_stuck	Digital Driving Path Output Violation	LE	Active	Low (LE)

The detection features are provided with configurable failure behaviors. At configuration mode the μ C is able to program a preferred behavior. In general four different failure behavior can be configured. The detection thresholds should be adapted to the system restrictions which shall be below the gate driver IC max. ratings.

Table 25 **Failure Behavior Configuration**

Bit Value	Failure Behavior	Failure Register	Status Bit in SPI Frame	ERR Pin	Output Stages
00	W: Warning	Set	Warning flag	High	Not affected
01	ERR: Error	Set	Error flag	Low	Not affected
10	ARE: Auto Restart Error	Set	Error flag	Low	All external FETs off
11	LE: Latched Error ⁷⁹⁾	Set	Error flag	Low (LE)	All external FETs off

The short circuit detection of the external FETs have two more possibilities to configure. Failure behavior latched error is divided into three alternative reactions, either latch and all external MOSFETs will be turned off, latch and the affected half bridge will be turned off or latch and only the affected output stage will be turned off. It is not recommended to adjust auto restart failure behavior for the short circuit detection.

Table 26 **Failure Behavior Configuration for Short Circuit Detection**

Bit Value	Failure Behavior	Failure Register	Status Bit in SPI Frame	ERR Pin	Output Stages
000	W: Warning	Set	Warning flag	High	Not affected
001	ERR: Error	Set	Error flag	Low	Not affected
010	ARE: Auto Restart Error	Set	Error flag	Low	All external FETs off
011	LE: Latched Error ⁷⁹⁾	Set	Error flag	Low (LE)	All external FETs off
110	LE1: Latched Error ⁷⁹⁾	Set	Error flag	Low (LE)	Affected 2 FETs off
111	LE2: Latched Error ⁷⁹⁾	Set	Error flag	Low (LE)	Affected FET off

The failure reaction auto restart and latched error of the high-side buffer capacitor undervoltage monitoring differs from the standard failure reaction. If ARE or LE occurs only the affected high-side output stage will turn off the external FET.

⁷⁹⁾ For fault reaction in combination with reduced operation mode occurrence please refer to [Chapter 13.2](#)

⁸¹⁾ Failure reaction can be ARE or LE dependent on type of internal fault

⁸²⁾ Bit will be set by overvoltage at pin CB or overvoltage CH2-CL2 detection

10 Protection and Diagnostics

Table 27 **Failure Behavior Configuration for High-side Buffer Capacitor Undervoltage Monitoring**

Bit Value	Failure Behavior	Failure Register	Status Bit in SPI Frame	$\overline{\text{ERR}}$ Pin	Output Stages
00	W: Warning	Set	Warning flag	High	Not affected
01	ERR: Error	Set	Error flag	Low	Not affected
10	ARE: Auto Restart Error	Set	Error flag	Low	Affected high-side FET off
11	LE: Latched Error ⁷⁹⁾	Set	Error flag	Low (LE)	Affected high-side FET off

The failure reaction of overvoltage detection at pin VDHP has some particular failure behavior concerning the low-side FET failure reaction.

Table 28 **Failure Behavior Configuration for VDHP Overvoltage detection**

Bit Value	Failure Behavior	Failure Register	Status Bit in SPI Frame	$\overline{\text{ERR}}$ Pin	Output Stages
000	W: Warning	Set	Warning flag	High	Not affected
001	ERR: Error	Set	Error flag	Low	Not affected
010	ARE: Auto Restart Error	Set	Error flag	Low	All external FETs off
110	ARE1: Auto Restart Error	Set	Error flag	Low	All high-side FETs off
011	LE: Latched Error ⁷⁹⁾	Set	Error flag	Low (LE)	All external FETs off
111	LE1: Latched Error ⁷⁹⁾	Set	Error flag	Low (LE)	All high-side FETs off

Table 29 **Failure Behavior Configuration for Overload Digital Output Pin Detection**

Bit Value	Failure Behavior	Failure Register	Status Bit in SPI Frame	$\overline{\text{ERR}}$ Pin	Output Stages
0	ERR: Error	Set	Error flag	Low	Not affected
1	LE: Latched Error ⁷⁹⁾	Set	Error flag	Low (LE)	All external FETs off

10.2.3 Parallel Failure Occurrence

Error priority does not exist. All errors will be processed independently and in parallel to each other.

10.2.4 General Failure Behavior Timing Diagrams

This chapter shows the difference between the four programmable failure behaviors of the gate driver IC.

⁷⁹⁾ For fault reaction in combination with reduced operation mode occurrence please refer to [Chapter 13.2](#)

10 Protection and Diagnostics




Figure 15 Timing Diagram Warning - Transient Fault Occurrence




Figure 16 Timing Diagram Warning - Permanent Fault Occurrence

10 Protection and Diagnostics




Figure 17 Timing Diagram Error - Transient Fault Occurrence




Figure 18 Timing Diagram Error - Permanent Fault Occurrence

10 Protection and Diagnostics




Figure 19 Timing Diagram Auto Restart Error - Transient Fault Occurrence




Figure 20 Timing Diagram Auto Restart Error - Permanent Fault Occurrence

10 Protection and Diagnostics




Figure 21 Timing Diagram Latched Error - Transient Fault Occurrence




Figure 22 Timing Diagram Latched Error - Permanent Fault Occurrence

10 Protection and Diagnostics




Figure 23 Timing Diagram Latched Error for Diagnosis SCD - Permanent Fault Occurrence

10.3 Diagnostic Test Functions

Diagnostic functions which are important for the safety concept or relevant for system integrity are integrated with a self-test functionality. In general the functionality of system supervisions, e.g. short circuit detection or power supply monitoring shall be testable. Details of the self-test functionality of each supervision are described in its dedicated chapter. Self-tests can only be performed in the self-test mode. For safety reasons several dedicated SPI commands are required to start the self-test mode. Details of the entry and exit sequence are described at [Chapter 13.9](#). Only one self-test shall be activated at once. Avoid activating two or more self-tests at the same time. The highest priority is 1.

Table 30 Self-test Functionality and SPI Register Reference

Reg.	Bit	Bit Name	Self-test Description	Priority	Reference
1	7	st_uv_vcc	Self-test of VCC check will be initiated	1	Chapter 10.5.5.2
1	6	st_scd_hs	Self-test of SCD at high-side will be initiated	2	Chapter 10.5.11.2
1	5	st_scd_ls	Self-test of SCD at low-side will be initiated	3	Chapter 10.5.11.2
1	4	Res	Reserved	-	-
1	3	Res	Reserved	-	-
1	2	st_hs	Drain source voltage measurement of external high-side FETs	5	Chapter 10.5.14
1	1	st_ls	Drain source voltage measurement of external low-side FETs	6	Chapter 10.5.14
1	0	Res	Reserved	-	-
2	7	Res	Reserved	-	-
2	6	en_op3_gt2	Self-test of CSA3 gain test high voltage VSSC_GTIHV with gain register op3gain2	1	Chapter 9.5.1

10 Protection and Diagnostics

Table 30 (continued) Self-test Functionality and SPI Register Reference

Reg.	Bit	Bit Name	Self-test Description	Priority	Reference
2	5	en_op3_gt1	Self-test of CSA3 gain test low voltage VSSC_GTILV with gain register op3gain1	2	Chapter 9.5.1
2	4	en_op2_gt2	Self-test of CSA2 gain test high voltage VSSC_GTIHV with gain register op2gain2	3	Chapter 9.5.1
2	3	en_op2_gt1	Self-test of CSA2 gain test low voltage VSSC_GTILV with gain register op2gain1	4	Chapter 9.5.1
2	2	en_op1_gt2	Self-test of CSA1 gain test high voltage VSSC_GTIHV with gain register op1gain2	5	Chapter 9.5.1
2	1	en_op1_gt1	Self-test of CSA1 gain test low voltage VSSC_GTILV with gain register op1gain1	6	Chapter 9.5.1
2	0	en_vreg_op	Self-test of CSA and VRO power supplies	7	Chapter 9.5.2

Table 31 Self-test Functionality and Device Behavior

Bit Name	Description	Output Stages	Charge Pumps	CSAs
st_uv_vcc	Self-test of VCC	Active	Active	Active
st_scd_hs	Self-test of SCD at high-side	Active	Active	Active
st_scd_ls	Self-test of SCD at low-side	Active	Active	Active
st_hs	Drain source voltage measurement of external high-side FETs	Active	Active	Active
st_ls	Drain source voltage measurement of external low-side FETs	Active	Active	Active
en_op3_gt2	Self-test of CSA3 gain test high voltage VSSC_GTIHV with gain register op3gain2	Active	Active	Affected CSA Off
en_op3_gt1	Self-test of CSA3 gain test low voltage VSSC_GTILV with gain register op3gain1	Active	Active	Affected CSA Off
en_op2_gt2	Self-test of CSA2 gain test high voltage VSSC_GTIHV with gain register op2gain2	Active	Active	Affected CSA Off
en_op2_gt1	Self-test of CSA2 gain test low voltage VSSC_GTILV with gain register op2gain1	Active	Active	Affected CSA Off
en_op1_gt2	Self-test of CSA1 gain test high voltage VSSC_GTIHV with gain register op1gain2	Active	Active	Affected CSA Off
en_op1_st1	Self-test of CSA1 gain test low voltage VSSC_GTILV with gain register op1gain1	Active	Active	Affected CSA Off
en_vreg_op	Self-test of CSA and VRO power supplies	Active	Active	Active

10.4 LIMP Functionality

Under certain circumstances it is important to keep the possibility to drive the motor for a short time frame even a failure has been occurred and detected at the power inverter stage. The limp functionality offers the possibility to deactivate the faulty half bridge. The μC has to decide to set the TLE9180D-32QK in limp mode. It is recommended to set the gate driver IC in limp mode only if μC assures that only one half bridge has a

10 Protection and Diagnostics

defect. In limp home mode selected diagnosis will change their failure reaction behavior. Failure registers of the affected half bridge will be deactivated and the input signal at the pins ILx and I $\overline{H}$ x according to the affected half bridge will be ignored. The short circuit detection, the high-side buffer capacitor undervoltage monitoring and output stage feedback will be ignored.

10.5 Detailed Supervision Description

This chapter describes in detail the diagnostics and the protection features of the TLE9180D-32QK.

10.5.1 Vs Voltage Monitoring

The Vs supply voltage is monitored (under- and overvoltage detection). The threshold, the error reaction and the filter time can be adjusted via SPI. Additionally to the overvoltage detection a maximum overvoltage threshold, the so called overvoltage shutdown, is set to signalize the μ C that a maximum rating violation might has been occurred at the pin Vs. The failure behavior and the threshold of the shutdown is not adjustable. The shutdown failure behavior is fix as a latched error.

Register [Err_sd](#) bit 6 indicates overvoltage Vs shutdown and register [Err_e](#) bit 3 and bit 2 for undervoltage and overvoltage detection at pin Vs.

Additionally the VS voltage is stored in register [res_vs](#) and can be read out via SPI.

10.5.1.1 SPI Register Reference for VS Supervision

The overvoltage threshold can be adjusted.

Table 32 VS Overvoltage Threshold Program

Bit Name	Bit Value	Overvoltage Threshold Vs	Bit Value	Overvoltage Threshold Vs
tl_ov_vs	0000 (default)	18.00 V	1000	43.91 V
	0001	20.13 V	1001	48.18 V
	0010	24.09 V	1010	50.01 V
	0011	28.05 V	1011	52.14 V
	0100	32.02 V	1100	53.97 V
	0101	34.15 V	1101	56.11 V
	0110	35.98 V	1110	57.94 V
	0111	39.95 V	1111	59.77 V

The undervoltage threshold can be adjusted.

Table 33 VS Undervoltage Threshold Program

Bit Name	Bit Value	Undervoltage Threshold Vs	Bit Value	Undervoltage Threshold Vs
tl_uv_vs	0000	4.88 V	1000	7.32 V
	0001	5.18 V	1001	7.62 V
	0010	5.49 V	1010	7.93 V
	0011	5.79 V	1011	8.23 V
	0100	6.10 V	1100	8.54 V
	0101	6.40 V	1101	8.84 V

10 Protection and Diagnostics

Table 33 (continued) VS Undervoltage Threshold Program

Bit Name	Bit Value	Undervoltage Threshold Vs	Bit Value	Undervoltage Threshold Vs
	0110	6.71 V	1110	9.15 V
	0111 (default)	7.01 V	1111	9.45 V

The under- and overvoltage filter times can be adjusted.

Table 34 VS UV/OV Filter Time Program

Bit Name	Bit Value	Filter Time	Bit Value	Filter Time
f_uv_vs & f_ov_vs	00 (default OV)	10 μ s	10	50 μ s
	01 (default UV)	25 μ s	11	100 μ s

10.5.2 VDHP Voltage Monitoring

In bridge application monitoring of the supply voltage of the power inverter is indispensable. The voltage at pin VDHP is monitored (under- and overvoltage detection). The threshold, the error reaction and the filter times can be adjusted via SPI. Two additional failure behaviors for VDHP overvoltage detection can be adjusted, for details please refer to [Table 28](#).

Additionally to the overvoltage detection a maximum overvoltage threshold, the so called overvoltage shutdown, is set to signalize the μ C that a maximum rating violation might has been occurred at the pin VDHP. The failure behavior and the threshold of the shutdown are not adjustable. The shutdown is configured fix as a latched error. The charge pumps will be deactivated as long as the error is present. In specific applications the overvoltage shutdown at pin VDHP is not beneficial. In this case the overvoltage shutdown VDHP can be deactivated via SPI in configuration mode.

Register [Err_sd](#) bit 5 indicates overvoltage VDHP shutdown and register [Err_e](#) bit 1 and bit 0 for undervoltage and overvoltage detection at pin VDHP.

Additionally the VDHP voltage is stored in register [res_vdh](#) and can be read out via SPI.

10.5.2.1 SPI Register Reference for VDHP Supervision

The overvoltage threshold can be adjusted.

Table 35 VDHP Overvoltage Threshold Program Table

Bit Name	Bit Value	OV Threshold VDHP	Bit Value	OV Threshold VDHP
tl_ov_vdh	0000	18.00 V	1000	50.01 V
	0001	20.13 V	1001	53.97 V
	0010	24.09 V	1010 (default)	56.11 V
	0011	28.05 V	1011	57.94 V
	0100	32.02 V	1100	60.07 V
	0101	35.98 V	1101	64.95 V
	0110	39.95 V	1110	70.14 V
	0111	48.18 V	1111	75.02 V

The undervoltage threshold can be adjusted.

10 Protection and Diagnostics

Table 36 **VDHP Undervoltage Threshold Program Table**

Bit Name	Bit Value	UV Threshold VDHP	Bit Value	UV Threshold VDHP
tl_uv_vdh	0000 (default)	3.96 V	1000	10.98 V
	0001	4.88 V	1001	11.89 V
	0010	5.49 V	1010	18.00 V
	0011	6.10 V	1011	20.13 V
	0100	7.01 V	1100	21.96 V
	0101	7.93 V	1101	29.88 V
	0110	9.15 V	1110	35.07 V
	0111	10.06 V	1111	39.95 V

The under- and overvoltage filter times can be adjusted.

Table 37 **VDHP UV/OV Filter Time Program Table**

Bit Name	Bit Value	Filter Time	Bit Value	Filter Time
f_uv_vdh & f_ov_vdh	00 (default OV)	10 μ s	10	50 μ s
	01 (default UV)	25 μ s	11	100 μ s

10.5.2.2 VDHP Overvoltage Detection LD

At pin VDHP an additional overvoltage detection can be activated in configuration, called 48 V load dump detection. If VDHP exceeds the fixed threshold $V_{VDH\overline{O}VLD}$ charge pump 2 will be deactivated, the output voltage of charge pump 1 will be decreased by V_{CBLD} and pin $\overline{ERR}$ will be set to low. If charge pump 2 is deactivated the output buffer supply will only be charged via the bootstrap diode. In this case duty cycle operation higher than 95% is not recommended and might end up in undervoltage high-side buffer capacitor detection. As soon as the voltage at VDHP is below the threshold level charge pump 2 will be activated, charge pump 1 output voltage will be increased again and pin $\overline{ERR}$ will be set to high. Failure behavior, filter time and threshold level is fixed. In case of VDHP voltage recovers below LD threshold level undervoltage at pin CB might be detected due to recharging of charge pump 2 capacitor.

Register [Err_e](#) bit 6 indicates overvoltage detection at pin VDHP for 48 V load dump.

10.5.3 Charge Pump Monitoring

The output voltage of the charge pump 1 is monitored at pin CB, the buffer capacitor connection. The voltage regulators for the CSAs and all output stages are connected to the buffer capacitor at the pin CB. Monitoring the CB supply voltage for undervoltage events indicates correct behavior of the TLE9180D-32QK supervisions and correct control of the external FETs. The detection is operational unless reduced operation mode has been entered. The threshold, the error reaction and the filter times of the undervoltage CB detection is adjustable via SPI.

Additionally an undervoltage, overvoltage and overload shutdown is implemented to avoid destructive voltages or currents at the gates of the external FETs. The failure behavior and the threshold of the shutdowns are not adjustable. The undervoltage shutdown is configured fix as an auto restart error and the overvoltage shutdown as latched error.

Register [Err_sd](#) bit 4 indicates undervoltage CB shutdown and register [Err_i_1](#) bit 6 for undervoltage detection at pin CB.

Additionally the CB voltage is stored in register [res_cb](#) and can be read out via SPI.

10 Protection and Diagnostics

TLE9180D-32QK provides an overvoltage and overload shutdown detection of charge pump 2. The thresholds of the shutdowns are not adjustable. For details please refer to [Chapter 10.5.3.2](#).

10.5.3.1 SPI Register Reference for CB Undervoltage Supervision

The undervoltage threshold can be adjusted.

Table 38 CB Undervoltage Threshold Program Table

Bit Name	Bit Value	Undervoltage Threshold CB	Bit Value	Undervoltage Threshold CB
tl_uv_cb	0000	7.01 V	1000	8.84 V
	0001	7.24 V	1001 (default)	9.07 V
	0010	7.47 V	1010	9.30 V
	0011	7.70 V	1011	9.53 V
	0100	7.93 V	1100	9.76 V
	0101	8.16 V	1101	9.99 V
	0110	8.39 V	1110	10.22 V
	0111	8.61 V	1111	10.44 V

The undervoltage filter times can be adjusted.

Table 39 CB UV Filter Time Program Table

Bit Name	Bit Value	Filter Time	Bit Value	Filter Time
f_uv_cb	00 (default)	10 μ s	10	50 μ s
	01	25 μ s	11	100 μ s

10.5.3.2 Overload and Overvoltage of Charge Pumps

Both Charge Pumps are overload protected. Overload Vs and Overload CP1 switches off both charge pumps and the output stages as latched error.

Overload CP2 shuts down CP2 but output stage failure behavior is configurable. A reset via ENA is necessary for reactivation of charge pump 2. If overload CP2 has been detected duty cycle operation higher than typically 95% is not recommended and might end up in undervoltage high-side buffer capacitor detection. If charge pumps are deactivated the overload detections are not operative.

Overload detectors are specified to a supply voltage range of $V_{VS} \leq 28$ V and $V_{VDHP}, V_{VDHX} \leq 70$ V⁸³.

Diagnosis overload CP1 functions is limited, for details please refer to [Chapter 16.3.5](#).

Register [Err_sd](#) bit 1 indicates overload Vs (charge pump input) fault detected, register [Err_i_2](#) bit 4 and bit 3 indicates overload CP1 and overload CP2.

Overvoltage at pin CB and at the pins (CH2 - CL2) will be detected. Overvoltage at pin CB switches off both charge pumps and the output stages as latched error.

Overvoltage CH2-CL2 shuts down CP2 but output stages remains active. A reset via ENA is necessary for reactivation of charge pump 2. If overvoltage CP2 has been detected duty cycle operation higher than typically 95% is not recommended and might end up in undervoltage high-side buffer capacitor detection.

Register [Err_sd](#) bit 2 indicates overvoltage at pin CB and/or at the pins (CH2 - CL2).

⁸³ Overload behavior described in the Safety Manual Chapter "External Pin and System Faults"

10.5.4 High-side Buffer Capacitor Voltage Monitoring

An integrated undervoltage monitoring for the external high-side buffer capacitor ensures a sufficient supply for the high-side output stages. Additionally the external high-side FETs are protected not to turn on into linear mode if failure behavior is configured either as latched or auto restart error. The high-side buffer capacitor voltage will be monitored at pin BHx referred to pin SHx. If the voltage of the high-side buffer capacitor is below a certain threshold undervoltage will be detected at the affected output stage. The high-side buffer undervoltage threshold is not programmable. The detection is operational unless reduced operation mode has been entered.

An overvoltage monitoring for the external high-side buffer capacitor detects too high gate source voltages for the external FET. The failure behavior and filter time are not configurable. In case of an overvoltage detection, the ERR pin is set low and the dedicated error bit in the register is set. The 2nd charge pump is deactivated and all output stages remain active. A reset via ENA is necessary for the reactivation of the 2nd charge pump. If the 2nd charge pump is deactivated, an undervoltage high-side buffer detection might occur mainly at operation with high duty cycles. The overvoltage monitoring for the external high-side buffer capacitor can be deactivated at configuration.

Overvoltage detection in limp mode behaves different for the selected phase. In case of overvoltage detection in limp mode, ERR pin will be set to low and charge pump 2 will be deactivated in latched condition, but the dedicated error bit will not be set.

Register Err_i_2 bit 7, bit 6 and bit 5 indicate an overvoltage condition detected, bit 2, bit 1 and bit 0 indicate an undervoltage detection.

10.5.4.1 Overvoltage Detection of High-side Buffer Capacitor at High Negative Voltage at the Pins SHx

At high negative repetitive transients at pin SHx it may happen that the high-side buffer capacitor will be charged repetitively. This repetitive charging may charge the buffer capacitor above the regular output voltage of the charge pump 1, VfBS1 or charge pump 2, VfBS2. The charge pump 1 output voltage corresponds to the voltage at pin CB. The charge pump 2 output voltage corresponds to the differential voltage between pin CH2 and pin CL2. If the charging of the high-side buffer capacitor via the negative transients reaches the overvoltage high-side buffer capacitor threshold, overvoltage high-side buffer capacitor will be detected. The voltage level of the high-side buffer capacitor in the case of negative transient is defined by the output voltages of the charge pumps, the voltage at the high-side buffer supply capacitor, the min. voltage and the duration of the negative SHx transients and the internal as well as the external resistance of the high-side buffer capacitor charging path. For more details please contact Infineon.

10.5.4.2 SPI Register Reference for High-side Buffer Capacitor UV Monitoring

The undervoltage filter times can be adjusted.

Table 40 High-side Buffer Capacitor UV Filter Time Program Table

Bit Name	Bit Value	Filter Time	Bit Value	Filter Time
f_uv_bs	00	1 μ s	10 (default)	5 μ s
	01	3 μ s	11	10 μ s

10.5.5 VCC Monitoring

To assure a high level of system integrity, the TLE9180D-32QK provides a VCC check. The VCC voltage is monitored for under- and overvoltage. The threshold are configurable and it can be applied to a 3.3 V or as well to a 5 V system supply. If system supply monitoring is not required it can be deactivated. The failure behavior of the VCC monitoring is configurable.

10 Protection and Diagnostics

The failure behavior of the VCC Monitoring can be configured as warning, error, auto-restart and latch. Next to the standard failure behavior the VCC monitoring can activate the APC pin. For details of the activation of phase cut off function please see [Chapter 12](#).

Register [Err_e](#) bit 5 and bit 4 indicate an overvoltage and undervoltage at pin VCC.
 Additionally the VCC voltage is stored in register [res_vcc](#) and can be read out via SPI.

10.5.5.1 SPI Register Reference for VCC Supervision

The under- and overvoltage filter times can be adjusted.

Table 41 VCC Filter Time Program Table

Bit Name	Bit Value	Filter Time	Bit Value	Filter Time
f_uv_vcc & f_ov_vcc	00	10 μ s	10	50 μ s
	01 (default)	25 μ s	11	100 μ s

The under- and overvoltage threshold can be adjusted.

Table 42 VCC Threshold Level Accuracy Program Table

Bit Name	Bit Value	Threshold Level	Bit Value	Threshold Level
tl_uv_vcc & tl_ov_vcc	00	Reserved	10	10% of initialized sys. supply
	01 (default)	4% of initialized sys. supply	11	Reserved

10.5.5.2 Self-test Function for VCC

To ensure the monitoring works properly a VCC self-test is available. If activated a fixed voltage level will be applied at the input of the supervision circuit. The applied voltage level is below the VCC undervoltage detection level so undervoltage VCC will occur. The self-test bit has to be cleared to exit the undervoltage VCC self-test.




Figure 24 Recommended Sequence for Undervoltage Detection VCC

10.5.6 Internal Power Supply Monitoring

Internal power supplies will be monitored and are indicated via the register [Err_i_1](#) bit 5 to bit 0. Bit 5 or bit 1 indicates a reduced operation mode event either at pin VCC or at pin Vs. If reduced operation mode occurs caused by too low Vs voltage bit 5 and bit 1 are set. Reduced operation mode by too low VCC voltage sets bit 1 only. The failure behavior is auto restart. Bit 4, bit 3 and bit 2 indicate an internal failure with an auto restart failure behavior. The failure behavior of bit 0 is latched error, a reset via pin $\overline{\text{INH}}$ has to be performed and re-configuration is required, in this case a reset via pin ENA is not recommended.

10.5.7 Internal CLK Supervision

The internal clock frequency will be monitored. An error bit will be set and the external FETs are turned off as long as the fault is present. The error bit triggers the status flag error and warning.

Register [Err_sd](#) bit 3 indicates an internal clk fault.

10.5.8 Temperature Detection and Shutdown

The TLE9180D-32QK is equipped with temperature monitoring. If the temperature rises above the configurable temperature threshold a failure condition is set. The reaction of the overtemperature detection is configurable as well. However if the temperature exceeds the overtemperature shutdown threshold all output stages and the charge pumps will be switched off independent on the input signals and pin $\overline{\text{ERR}}$ is set to low. The overtemperature shutdown threshold is fix.

Register [Err_sd](#) bit 7 indicates an overtemperature shutdown, register [Ser](#) bit 7 an overtemperature detection. The SPI status flag Special Event will be set and dependent on the configured fault behavior either SPI status flag Error or the SPI status flag Warning.

In case of overtemperature shutdown detection fast discharging path at pin CB is not activated.

10.5.8.1 SPI Register Reference for Overtemperature Detection

The overtemperature detection threshold and the failure behavior are configurable.

Table 43 Overtemperature Detection Threshold Level

Bit Name	Bit Value	Overtemperature Threshold	Bit Value	Overtemperature Threshold
tl_ot_w	000	160°C	100 (default)	140°C
	001	155°C	101	135°C
	010	150°C	110	130°C
	011	145°C	111	125°C

10.5.8.2 Temperature Read Out

The absolute temperature can be read in the related SPI register in steps of [TTread_step](#) per LSB.

Six sensors are integrated monitoring all output stages. So the temperature of every output stage can be read out. The signal is filtered with a moving average filter. After transition from configuration mode to normal operation mode it is required to wait 1 ms before first temperature readout will be performed. A significant higher temperature at one output stage with a regular PWM pattern applied will indicate some irregularities at the affected output stage, either internally or caused by external circuit. The six temperature sensors are independent to the sensor used for temperature detection and shutdown.

Measurement results are stored in the registers called [temp_ls1](#), [temp_ls2](#), [temp_ls3](#), [temp_hs1](#), [temp_hs2](#) and [temp_hs3](#).

10.5.9 Output Stage Status Feedback

The driver output stage feedback function provides information that each floating output stage is functional and signal path between the input pin and the output of the output stage is not corrupted. This function compares the level of the input pin to the switching condition of its dedicated output stage. If the levels do not correspond a failure will be detected.

Register [Err_osf](#) bit 7 to bit 2 indicate an output stage feedback fault has occurred.

10.5.10 Digital Driving Path Monitoring

The digital driving path monitoring tracks the output signals of the digital core which will drive the output stages. Monitoring the digital output signals will detect in the digital core stucked signal wires or shorts between the signals of each half bridge.

10 Protection and Diagnostics

Register `Err_sd` bit 0 indicates a shutdown of the digital driving paths.

10.5.11 Short Circuit Detection - SCD

The external FETs controlled by the driver IC are supervised for short circuit. The short circuit detection SCD measures the drain source voltage of the external MOSFETs by detecting the voltage difference $V_{DHx}V_{DHP}-SHx$ and $SHx-SLx$ compared to the programmed voltage level. The short circuit detection can be configured in a wide range. The threshold levels, the filter-, blanking times and the failure behavior are adjustable. Two additional failure behaviors can be adjusted, for details please refer to [Table 26](#). Short circuit will not be detected if a duty cycle range at the external FET is applied which is shorter than the SCD filter- and the SCD blank time⁸⁴). Short circuit detection is operational as long as no undervoltage of the high-side buffer capacitors is detected.

Register `Err_scd` bit 7 to bit 2 indicate a short circuit at the external FET has occurred.




Figure 25 Timing Diagram Short Circuit Detection at Low-side Output Stage

10.5.11.1 SPI Register Reference for SCD Voltage Threshold

The SCD voltage threshold is configurable for each output stage. Configuration of negative thresholds levels shall be avoided under normal operation condition. Applying the threshold 0xEE will activate the short circuit detection if the affected output stage is turned on, the blank- and filter time has expired and no current is freewheeling via the affected FET. Thus it is recommended to apply only positive values for short circuit threshold levels. Configuration with the maximum positive threshold will deactivate the short circuit detection. The voltage must be higher than the adjusted threshold level for short circuit detection. Max. level of 0x7F will deactivate short circuit detection.

Table 44 Recommended SCD Threshold level

Bit Name	Bit Value	Short Circuit Threshold Level
sc_Xs_X	0x01	11.7 mV
	0x02	23.4 mV
	0xXX	11.7 mV*X

⁸⁴ E.g.: $t_{SCDf} = 2.0 \mu s$; $t_{SCDb} = 1.0 \mu s$; $f_{PWM} = 20 \text{ kHz}$; $t_{FETonw/oSCD} < t_{SCDx}$;
D.C. $t_{FETonw/oSC} < t_{FETonw/oSCD}/t_{PWM} = 3.0 \mu s / (1/(20 \text{ kHz})) = 6.0\%$

10 Protection and Diagnostics

Table 44 (continued) **Recommended SCD Threshold level**

Bit Name	Bit Value	Short Circuit Threshold Level
	0x1A (default)	304 mV
	0x7E	1.472 V
	0x7F	> 1.472 V ⁸⁵⁾

The SCD filter- and blank time can be adjusted.

Table 45 **SCD Filter Time**

Bit Name	Bit Value	Filter Time
f-fi_scd	00	1.25 μ s
	01	2.0 μ s
	10 (default)	3.8 μ s
	11	5.8 μ s

Table 46 **SCD Blank Time**

Bit Name	Bit Value	Blank Time
f-bl_scd	000	0.7 μ s
	001	1.0 μ s
	010	1.5 μ s
	011 (default)	2 μ s
	100	3.5 μ s
	101	5 μ s
	110	10 μ s
	111	15 μ s

10.5.11.2 Self-test Function for SCD

The SCD function can be tested. If self-test SCD high-side is activated a fixed voltage level will be applied at the input of the SCD supervision circuit. The voltage level is higher as the maximum adjustable short circuit detection level so short circuit has to be detected. If the fault behavior is configured as error, auto restart or latched error and then the self-test SCD high-side is activated and either $\overline{\text{ERR}}$ pin is not set nor the dedicated error bit is set, the short circuit detection won't operate as specified. The self-test SCD low-side checks the negative input range of the SCD-comparator. The result of the comparator is written into the registers. In case both SCD self-tests have been performed and the value of the read out registers is 0x80 at self-test SCD LS and 0x7F at the self-test SCD HS the input comparator operates as specified. The self-test bit has to be cleared to exit the short circuit detection self-test. It is recommended to keep pin ENA high for the entire self test sequence.

⁸⁵ applying 0x7F will deactivate the short circuit detection

10 Protection and Diagnostics




Figure 26 Recommended Sequence for Self Test Short Circuit Detection High-side




Figure 27 Recommended Sequence for Self Test Short Circuit Detection Low-side

The fault reaction of the short circuit detection can be tested in normal operation mode. If a negative threshold of 0xEE is applied and the affected external FET is turned on, the device will detect short circuit after the blank- and filter time has expired. During this test no current shall flow from source to drain of the external affected FET. For more details please refer to [Figure 28](#).




Figure 28 Recommended Sequence for a Short Circuit Detection Test in Normal Operation Mode

10.5.12 FET Drain Source Voltage Read Out

The drain source voltage of the external FETs can be read out. A dedicated SPI command has to be sent to detect voltage drop across the FET. If FET is marked the voltage drop will be stored into a register at the next turn on cycle of the dedicated FET. If turn on cycle is too short or the read-out via SPI was too early to detect the voltage drop 0x80 will be written into the register. High-side and low-side FET can not be marked at the same time. High-side measurement will have priority.

FET drain source voltage read out shall only be performed if the dead time configured by the μ C is higher as the internal dead time.

Measurement results are stored in the registers called [dsm_ls1](#), [dsm_ls2](#), [dsm_ls3](#), [dsm_hs1](#), [dsm_hs2](#) and [dsm_hs3](#).

10.5.13 FET Reverse Diode Forward Voltage Read Out

The FET diode forward voltage of the external FETs can be read out. A dedicated SPI command has to be sent to detect voltage drop across the reverse diode of the FET. The FET has to be marked via SPI. At the next turn off cycle of the complementary FET of the same half bridge the dead time will be extended until the end of measurement and the voltage drop will be detected and stored into a register. If turn on cycle is too short or the read-out via SPI was too early to detect the voltage drop 0x7F will be written into the register. The accuracy

10 Protection and Diagnostics

of the measurement can be programmed. The sample time of high accuracy measurement is longer than the low accuracy measurement. High-side and low-side FET can not be marked at the same time. High-side measurement will have priority.

FET reverse diode voltage read out is limited and shall only be performed if the dead time configured by the μ C or the internal dead time is higher than 800 ns (typ. 400 ns), please refer to [Chapter 16.3.7](#) and [Chapter 16.3.8](#). Measurement results are stored in the registers called [Rdm_ls1](#), [Rdm_ls2](#), [Rdm_ls3](#), [Rdm_hs1](#), [Rdm_hs2](#) and [Rdm_hs3](#).

10.5.14 Drain Source Voltage Measurement of External FETs

In self-test mode the drain source voltage of the external FETs can be measured. Two dedicated bits have to be set one for all high-side FETs measurements and the other for all low-sides. All high-side voltages or all low-side voltages are detected at the same time. It is recommended to keep the external FETs off if self-test is activated. After the drain source voltage has been detected the self-test bits will be self-cleared.

Measurement results are stored in the registers called [dsm_ls1](#), [dsm_ls2](#), [dsm_ls3](#), [dsm_hs1](#), [dsm_hs2](#) and [dsm_hs3](#).

10.5.15 Input Pattern Violation Monitoring

A monitoring of the PWM input pins has been integrated to check if the output pattern of the μ C violates the shoot through restriction or the adjusted dead time for a minimum filter time. A dedicated failure bit is set indicating the affected output stage. Failure behavior is adjustable via SPI during configuration. If not needed the input pattern monitoring can be deactivated in the configuration mode. Additionally the supervision should be deactivated if the input pins between low- and high-side $\overline{\text{IHx}}$ to ILx are connected together and internal dead time is used for dead time generation.

Register [Err_indiag](#) bit 7 to bit 2 indicate a shoot through or a dead time violation has been occurred.

10.5.16 Overload Digital Output Pins

The digital outputs are protected against short to GND and battery. If one output is shorted the output pad will be disconnected, a dedicated error register bit will be set. The pin $\overline{\text{ERR}}$ will be set to low in case $\overline{\text{ERR}}$ is not the affected pin. To unlock the output pin reset with ENA has to be performed. The failure behavior of the gate driver IC is adjustable at configuration mode, either the output stages will turn all external FETs off or not.

Functionality of the overload detection of the digital output pins is limited, for details please refer to [Chapter 16.3.6](#).

Register [Err_outp](#) bit 4 to bit 0 indicate a short of a digital output pin.

10.5.17 Configuration Errors

The configuration mode and the data of the configuration registers are monitored. After Configuration has been completed successfully the configuration register bank will be checked by a CRC.

10.5.17.1 Configuration Signature Invalid

The configuration register bank will be monitored with a CRC during normal operation-, reduced operation-, self-test-, error- and safe off mode. A CRC check will be performed every 5 ms. In case of calculated CRC does not match to the byte configuration signature the flag config valid of the SPI status flags will be reset and the configuration register bank or the CRC signature byte will be restored. After successful recovery the config valid flag of the SPI status flags will be set. If the calculated CRC of the rebuild fails too $\overline{\text{ERR}}$ pin will be set and the output stages will be switched off. To get out of configuration signature invalid error the μ C has to rewrite

10 Protection and Diagnostics

a valid CRC into the register configuration signature or a reconfiguration sequence might be possible. A reset performed by $\overline{\text{INH}}$ will initiate reconfiguration.




Figure 29 CRC Shift Registers

The CRC generator polynomial $x^8 + x^6 + x^3 + x^2 + 1$ is used for calculation.

Table 47 Configuration Truth Table

Status Bit Name	Flag Status	Description
Config Valid	0	Configuration signature invalid
	1	Configuration signature valid

At configuration mode the status bit is always low. If the calculated configuration CRC does not match to configuration signature byte sent by the μC the error bit `conf_sig_invalid` and the flag error of the status flag will be set. So μC can resend signature byte via SPI unless configuration time-out has not been detected.

10.5.17.2 Configuration Time-out

Activating the configuration mode will start a 100 ms timer. The configuration timer starts after pin $\overline{\text{INH}}$ is set to high and the first valid SPI configuration write command has been received. If the correct configuration signature has not been sent by the μC yet and the timer exceeds configuration time-out will be detected. Bit config time out and the flag error of the SPI status flag will be set. Only a reset performed by $\overline{\text{INH}}$ can reset the configuration time-out.

10.5.18 Control Register Error Monitoring

The control register bank is protected against bit errors. Every control register has an error correction based on hamming code. 1 bit error per register is detected and corrected automatically without notification. The control register invalid bit will be set if the correction of a single bit error fails for 16 clock cycles. 2 bit errors will be detected and the control register invalid bit is set after 16 clock cycles.

Register [Ser](#) bit 5 indicates a if control register is invalid.

10.5.19 State Machine Error Monitoring

A special detection and correction function is integrated to protect the internal state machines against unmotivated state changes. 2oo3 voters are implemented at every bit of the main functional state machine, power up functional state machine, clock trimming and the configuration OK bit.

10.5.20 SPI Communication Errors

For a safe SPI communication several communication diagnostics are required. Every SPI failure has its own bit in the register SPI Communication and Configuration Error. The detections SPI framer error, SPI time-out, SPI CRC error and the invalid address monitoring are logic ORed and highlighted in the status flag SPI-Error. Configuration signature invalid, SPI window watchdog and configuration time-out will trigger the error flag of the SPI status flag instead. For details please refer to [Chapter 14.3.1](#).

Table 48 SPI Error Truth Table

Status Bit Name	Flag Status	Description
SPI-Error	0	No failure in register SPI Communication and Configuration Errors
	1	SPI Communication failure detected

10.5.20.1 SPI Frame Error

A counter checks, if exact 24 rising and 24 falling clock edges are received between the negative edge of CSN and the positive edge of CSN. In case the number is not equal to 24, the data is discarded. No data is taken over into the address and command decoder. At the next data transmission the data stored in the shift register is transmitted again.

10.5.20.2 SPI Frame Time-out

In addition to the frame counter a time-out function is included in the frame supervision. In case the rising edge of CSN won't come in time SPI-Time-out is detected.

A timer starts at the falling edge of CSN. If the 24 clock cycles and the CSN rising edge is not received within $t_{\text{SPI-timeout}}$, the dedicated error bit and status flag SPI-Error will be set.

10.5.20.3 SPI Window Watchdog

The purpose of the window watchdog is the improvement of the system integrity. With this function the availability of the external μC can be checked and if it fails a configurable failure behavior will be executed by the TLE9180D-32QK.

Three separated counters are available. The window watchdog period counter determines the period of the watchdog window itself. The window watchdog counter counts the internal clk cycles between the two SPI commands triggering the watchdog. The loop counter counts failed or missed servicing SPI commands. The result of the loop counter and the clock counter is stored in the registers [wwlc](#), [res_cc1](#), [res_cc2](#) and [res_cc3](#). The first incorrect service command will cause the SPI Window Watchdog error. The error bit is cleared after a correct service command will be sent.

After the driver IC has been configured successfully the 24 bit the loop counter and the period timer start from 0. It can be serviced while the counter value of the period counter is within the window boundary. The boundary conditions are fully configurable, like the absolute value of the window watchdog period TWWD and the ratio between the window watchdog period and locked window TLW/TWWD. A correct SPI read command of the configuration signature byte during evaluation window is open is a successful servicing of the watchdog timer. The period counter will be restarted and the loop counter will be decremented by 1. At the same time the final value of the clock counter will be stored into the registers watchdog clock counter and the clock counter will automatically restarted. If servicing failed, by reading during locked window, a wrong or no read SPI command has been sent during complete window watchdog period the period counter will be restarted and the loop counter will be incremented by 2. As soon as the first service fails the bit SPI window watchdog time-out will be set. The limit of the loop counter can be configured as well at configuration mode. If the loop counter reaches the configured limit the configured fault reaction behavior will be executed.

The failure behavior of the window watchdog can be configured as warning, error, auto-restart and latched error.

Next to the standard failure behavior the window watchdog failure can activate the APC pin. For details of the activation of phase cut off function please see [Chapter 12](#).

If the SPI window watchdog function is not requested it has to be deactivated at configuration.

10 Protection and Diagnostics




Figure 30 Window Watchdog Timing

10.5.20.3.1 SPI Register Reference for Window Watchdog

The window watchdog functionality is configurable.

Table 49 Window Watchdog Period Counter TWWD

Bit Name	Bit Value	Period	Bit Value	Period
wwd_tp	00	1 ms	10 (default)	5 ms
	01	2 ms	11	10 ms

Table 50 Window Watchdog Ratio TLW/TWWD

Bit Name	Bit Value	Ratio	Bit Value	Ratio
wwd_ratio	000	50%	100	80%
	001	60%	101 (default)	90%
	010	70%	110	92%
	011	75%	111	95%

Table 51 Window Watchdog Loop Counter

Bit Name	Bit Value	Activation Threshold	Bit Value	Activation Threshold
wwd_count	000	2	100	10
	001	4	101	12
	010	6 (default)	110	14
	011	8	111	16

The value of the window watchdog loop counter can be read at register [wwlc](#).

Table 52 Result of Window Watchdog Clock Counter

Reg. Name	Description
res_cc1	Low Byte of internal clock counter
res_cc2	Middle Byte of internal clock counter
res_cc3	High Byte of internal clock counter

The window watchdog clock counter read out registers store the number of clk cycles between two SPI.

10 Protection and Diagnostics

10.5.20.4 CRC Error

The CRC is a 3 bit CRC related to the data sent out or received over the whole SPI frame including address, data and status. If CRC fails status flag SPI-Error is set, CRC error is detected and the invalid received data will be ignored.

10.5.20.5 Invalid Address Access Monitoring

In case of the SPI Master tries to access any reserved read or write register, the command or request will be ignored and the SPI-Error status flag is set. Once Configuration mode has been left any write command into the configuration register bank will lead to an invalid address error. A write access to self-test mode registers in any mode except self-test mode will lead to an invalid address access error.

10.6 Electrical Characteristics Protection and Diagnostic Functions

Table 53 **Electrical Characteristics - Protection and Diagnostic Functions**

$V_S = 5.5\text{ V to }60\text{ V}$, $T_j = -40^\circ\text{C to }+150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Overvoltage Detection and Shutdown at Pin VS							
Overvoltage Shutdown Level Vs	V _{VSOVSD}	58.8	61.9	65.0	V	⁸⁶⁾	P_11.6.1
Adjustable Range Overvoltage Detection Vs	V _{VSOVr}	18	–	60	V	⁸⁶⁾ 16 steps programmable	P_11.6.2
Accuracy Overvoltage Detection Threshold Vs	V _{VSOVacc}	-5	PROG	+5	%	–	P_11.6.3
Hysteresis of Overvoltage Detection Vs	V _{VSOVhy}	–	2.0	–	V	–	P_11.6.4
Overvoltage Detection and Shutdown Filter Time Range Vs ⁸⁷⁾⁸⁸⁾	t _{OWS}	8 24 48 96	–	17 33 57 105	μs	f_ov_vs = '0x0' f_ov_vs = '0x1' f_ov_vs = '0x2' f_ov_vs = '0x3'	P_11.6.5
Undervoltage VS							
Reduced Operation Mode Detection Level at Vs	V _{VsROP}	4.2	4.7	5.0	V	–	P_11.6.6
Hysteresis of Reduced Operation Mode Detection at Vs ⁸⁹⁾	V _{VsROPhys}	–	0.05	–	V	–	P_11.6.7
Entry Filter and Reaction Time of Reduced Operation Mode Detection at Vs	t _{VsROPf1}	0.6	–	–	μs	⁸⁹⁾	P_11.6.8

(table continues...)

⁸⁶⁾ Drift of detection and shutdown threshold correlates to each other (e.g. if threshold of shutdown is +3% too high, detection threshold will be +3% too high as well)

⁸⁷⁾ Internal clock frequency accuracy has to be added to the specified values, please see [Chapter 6.2](#)

⁸⁸⁾ Fault Reaction Time excluded

⁸⁹⁾ Not subject to production test, specified by design

10 Protection and Diagnostics

Table 53 (continued) Electrical Characteristics - Protection and Diagnostic Functions

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Exit Filter and Reaction Time of Reduced Operation Mode Detection at V_S	$t_{VsROPf2}$	20	–	–	μs	⁸⁹⁾	P_11.6.9
Adjustable Range Undervoltage Detection V_S	V_{VSUVr}	4.88	–	9.45	V	16 steps programmable	P_11.6.10
Accuracy Undervoltage Threshold V_S	$V_{VSUVacc1}$	-8.5	PROG	+8.5	%	$V_{VSUV} \geq 7.5 \text{ V}$	P_11.6.11
Accuracy Undervoltage Threshold V_S	$V_{VSUVacc2}$	-13.5	PROG	+13.5	%	$4.2 \text{ V} \leq V_{VSUV} < 7.5 \text{ V}$	P_11.6.12
Hysteresis of Undervoltage Detection V_S	$V_{VSUVhys}$	–	0.15	–	V	–	P_11.6.13
Undervoltage Filter Time Range V_S ⁸⁷⁾⁸⁸⁾	t_{UVSr}	8 24 48 96	–	17 33 57 105	μs	$f_{uv_vs} = '0x0'$ $f_{uv_vs} = '0x1'$ $f_{uv_vs} = '0x2'$ $f_{uv_vs} = '0x3'$	P_11.6.14

Overvoltage Detection and Shutdown at Pin VDHP

Overvoltage Shutdown Threshold VDHP	$V_{VDHOVSD}$	73.87	77.76	81.65	V	⁸⁶⁾	P_11.6.15
Adjustable Range Overvoltage Detection VDHP	V_{VDHOVr}	18	–	75	V	⁸⁶⁾ 16 steps programmable	P_11.6.16
Accuracy Overvoltage Detection Threshold VDHP	$V_{VDHOVacc}$	-5	PROG	+5	%	–	P_11.6.17
Hysteresis of Overvoltage Detection VDHP	$V_{VDHOVhys}$	–	1.8	–	V	–	P_11.6.18
Overvoltage Detection and Shutdown Filter Time Range VDHP ⁸⁷⁾⁸⁸⁾	t_{OVVDHr}	8 24 48 96	–	17 33 57 105	μs	$f_{ov_vdh} = '0x0'$ $f_{ov_vdh} = '0x1'$ $f_{ov_vdh} = '0x2'$ $f_{ov_vdh} = '0x3'$	P_11.6.19
Overvoltage Detection LD Threshold at Pin VDHP	$V_{VDHOVLD}$	–	63	–	V	⁸⁶⁾	P_11.6.20
Accuracy Overvoltage Detection LD VDHP	$V_{VDHOVacc}$	-5	–	+5	%	–	P_11.6.21

(table continues...)

⁸⁹⁾ Not subject to production test, specified by design

⁸⁷⁾ Internal clock frequency accuracy has to be added to the specified values, please see [Chapter 6.2](#)

⁸⁸⁾ Fault Reaction Time excluded

⁸⁶⁾ Drift of detection and shutdown threshold correlates to each other (e.g. if threshold of shutdown is +3% too high, detection threshold will be +3% too high as well)

10 Protection and Diagnostics

Table 53 (continued) Electrical Characteristics - Protection and Diagnostic Functions

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Hysteresis of Overvoltage Detection LD VDHP	$V_{VDH OVhys}$	–	2.0	–	V	–	P_11.6.22
Overvoltage Detection LD VDHP Filter Time ^{87/88)}	t_{OVVDHr}	–	21	–	μs	–	P_11.6.23

Undervoltage VDHP

Adjustable Range Undervoltage Detection VDHP	V_{VDHUVr}	4	–	40	V	16 steps programmable	P_11.6.24
Accuracy Undervoltage Threshold VDHP	$V_{VDHUVacc1}$	-6.5	PROG	+6.5	%	$12 \text{ V} \leq V_{VDHUV} \leq 40 \text{ V}$	P_11.6.25
Accuracy Undervoltage Threshold VDHP	$V_{VDHUVacc2}$	-8.5	PROG	+8.5	%	$7.5 \text{ V} \leq V_{VDHUV} < 12 \text{ V}$	P_11.6.26
Accuracy Undervoltage Threshold VDHP	$V_{VDHUVacc3}$	-13.5	PROG	+13.5	%	$3.9 \text{ V} \leq V_{VDHUV} < 7.5 \text{ V}$	P_11.6.27
Hysteresis of Undervoltage Detection VDHP	$V_{VDHUVhys}$	–	0.1	–	V	–	P_11.6.28
Undervoltage Filter Time Range VDHP ^{87/88)}	t_{UVVDHr}	8 24 48 96	–	17 33 57 105	μs	$f_{uv_vdh} = '0x0'$ $f_{uv_vdh} = '0x1'$ $f_{uv_vdh} = '0x2'$ $f_{uv_vdh} = '0x3'$	P_11.6.29

VS, VDHP Read Out

Voltage Detection Range	V_{ADCr}	0	–	77.76	V	0 to FFh	P_11.6.30
Minimum Resolution	V_{ADCres}	–	0.305	–	V	1 LSB	P_11.6.31
Accuracy	$V_{ADCacc1}$	-6.5	–	+6.5	%	$12 \text{ V} \leq V_{VS} \leq 60 \text{ V}$ $12 \text{ V} \leq V_{VDHP} \leq 77.76 \text{ V}$	P_11.6.32
Accuracy	$V_{ADCacc2}$	-8.5	–	+8.5	%	$7.5 \text{ V} \leq V_{VS} < 12 \text{ V}$ $7.5 \text{ V} \leq V_{VDHP} < 12 \text{ V}$	P_11.6.33
Accuracy	$V_{ADCacc3}$	-12.5	–	+12.5	%	$5.0 \text{ V} \leq V_{VS} < 7.5 \text{ V}$ $5.0 \text{ V} \leq V_{VDHP} < 7.5 \text{ V}$	P_11.6.34
Result Refresh Time ⁸⁷⁾	$t_{ADCreffr}$	–	8	–	μs	–	P_11.6.35

Overvoltage Shutdown CB

Overvoltage Shutdown Threshold CB	V_{CBOVR}	16.0	17.0	18.0	V	–	P_11.6.36
-----------------------------------	-------------	------	------	------	---	---	-----------

(table continues...)

⁸⁷ Internal clock frequency accuracy has to be added to the specified values, please see [Chapter 6.2](#)

⁸⁸ Fault Reaction Time excluded

10 Protection and Diagnostics

Table 53 (continued) Electrical Characteristics - Protection and Diagnostic Functions

$V_S = 5.5\text{ V to }60\text{ V}$, $T_j = -40^\circ\text{C to }+150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Filter Time Overvoltage CB Shutdown ^{88/89)}	t_{CBOV}	–	100	–	ns	–	P_11.6.37

Undervoltage Detection and Shutdown at Pin CB

Undervoltage Shutdown Threshold CB	V_{CBUVSD}	6.51	6.86	7.2	V	⁸⁶⁾	P_11.6.38
Hysteresis of Undervoltage Shutdown CB	$V_{CBUVSDhys}$	–	0.9	–	V	–	P_11.6.39
Adjustable Range Undervoltage Detection CB	V_{CBUVr}	7	–	10.5	V	⁸⁶⁾ 16 steps programmable	P_11.6.40
Accuracy Undervoltage Detection Threshold CB	$V_{CBUVacc}$	-5	PROG	+5	%	–	P_11.6.41
Hysteresis of Undervoltage Detection CB	$V_{CBUVhys}$	–	0.28	–	V	–	P_11.6.42
Undervoltage Detection and Shutdown Filter Time Range CB ^{87/88)}	t_{UVCB}	8 20 48 96	–	13 25 53 101	μs	$f_{uv_cb} = '0x0'$ $f_{uv_cb} = '0x1'$ $f_{uv_cb} = '0x2'$ $f_{uv_cb} = '0x3'$	P_11.6.43

CB Read Out

Voltage Detection Range	V_{ADCr}	0	–	19.44	V	0 to FFh	P_11.6.44
Minimum Resolution	V_{ADCres}	–	76	–	mV	1 LSB	P_11.6.45
Accuracy	$V_{ADCacc1}$	-4	–	+4	%	$6.3\text{ V} \leq V_{VCB} \leq 19.44\text{ V}$	P_11.6.46
Result Refresh Time ⁸⁷⁾	$t_{ADCrefr}$	–	4	–	μs	–	P_11.6.47

Overvoltage Shutdown CP2

Overvoltage Shutdown Threshold CH2-CL2	V_{CHOVR}	16.0	20.0	22.0	V	–	P_11.6.48
Filter Time Shutdown Overvoltage CH2-CL2 ^{88/89)}	t_{CHOV}	–	1.2	–	μs	–	P_11.6.49

High-side Buffer Capacitor Voltage Supervision

Undervoltage Detection Threshold BHx-SHx	V_{BSUV}	6.1	6.5	7.0	V	–	P_11.6.50
--	------------	-----	-----	-----	---	---	-----------

(table continues...)

⁸⁸ Fault Reaction Time excluded

⁸⁹ Not subject to production test, specified by design

⁸⁶ Drift of detection and shutdown threshold correlates to each other (e.g. if threshold of shutdown is +3% too high, detection threshold will be +3% too high as well)

⁸⁷ Internal clock frequency accuracy has to be added to the specified values, please see [Chapter 6.2](#)

10 Protection and Diagnostics

Table 53 (continued) Electrical Characteristics - Protection and Diagnostic Functions

$V_S = 5.5\text{ V to }60\text{ V}$, $T_J = -40^\circ\text{C to }+150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Hysteresis of Undervoltage Detection BHx-SHx	$V_{BSUVhys}$	–	0.35	–	V	–	P_11.6.51
Undervoltage Detection Filter Time BHx-SHx ⁸⁷⁾⁸⁸⁾	t_{UVBS}	0.8 2.8 4.8 9.8	–	1.8 3.8 5.8 10.8	μs	$f_{uv_bs} = '0x0'$ $f_{uv_bs} = '0x1'$ $f_{uv_bs} = '0x2'$ $f_{uv_bs} = '0x3'$	P_11.6.52
Overvoltage Detection Threshold BHx-SHx	V_{BSOV}	16.0	20.0	22.0	V	–	P_11.6.53
Overvoltage Detection Filter Time BHx-SHx ⁸⁸⁾⁸⁹⁾	t_{OVBS1}	–	1.2	–	μs	–	P_11.6.54
Overvoltage BHx-SHx Detection Reaction Time to Turn off CP2 ⁸⁹⁾	t_{OVBS2}	–	0.5	–	μs	–	P_11.6.108

Internal Clock Supervision

CLK Supervision Threshold	f_{CLKint_sup}	+/-23	–	+/-45	%	–	P_11.6.55
---------------------------	-------------------	-------	---	-------	---	---	-----------

Overtemperature Shutdown and Detection

Overtemperature Shutdown Threshold	T_{OTSD}	–	185	–	$^\circ\text{C}$	⁹⁰⁾	P_11.6.56
Overtemperature Shutdown Threshold Accuracy	T_{OTacc}	-15	–	15	$^\circ\text{C}$	–	P_11.6.57
Overtemperature Shutdown Hysteresis	$T_{OTSDhys}$	–	6	–	$^\circ\text{C}$	–	P_11.6.58
Overtemperature Detection Threshold Range	T_{OTDET}	125	–	160	$^\circ\text{C}$	⁹⁰⁾ 8 steps programmable	P_11.6.59
Overtemperature Detection Threshold Accuracy	$T_{OTDEThys}$	-15	PROG	15	$^\circ\text{C}$	–	P_11.6.60
Overtemperature Detection Hysteresis	$T_{OTDEThys}$	–	6	–	$^\circ\text{C}$	–	P_11.6.61
Overtemperature Detection/Shutdown Filter and Reaction Time	t_{OTSD}	–	–	1	ms	–	P_11.6.62

Temperature Read Out

Digital Temperature Read Out	T_{Tread}	–	3F	–	Hex	$T_J = 28^\circ\text{C}$ ⁹¹⁾	P_11.6.63
------------------------------	-------------	---	----	---	-----	---	-----------

(table continues...)

⁸⁷⁾ Internal clock frequency accuracy has to be added to the specified values, please see [Chapter 6.2](#)

⁸⁸⁾ Fault Reaction Time excluded

⁸⁹⁾ Not subject to production test, specified by design

⁹⁰⁾ Drift of detection and shutdown threshold correlates to each other (e.g. if threshold shutdown overtemperature is +2% too high, overtemperature detection threshold will be +2% too high as well)

10 Protection and Diagnostics

Table 53 (continued) Electrical Characteristics - Protection and Diagnostic Functions

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Min. Temperature Read Step	$T_{\text{Tread_step}}$	–	5.83	–	K	1 LSB = 5.83 K	P_11.6.64
Temperature Read Out Accuracy	$T_{\text{Tread_a}}$	-25	–	+25	K	–	P_11.6.115
Temperature Read Out Filter Time	$t_{\text{Tread_f}}$	–	48	–	μs	–	P_11.6.65

Short Circuit Detection

SCD Threshold Range	V_{SCDrange}	0.0	PROG	1.472	V	Prog. Step 7bit	P_11.6.66
Accuracy of SCD Threshold	V_{SCDaccx1}	-4	–	+4	%	$0.6 \text{ V} \leq V_{\text{SHx-SLx}} < 1.472 \text{ V}$ $0.6 \text{ V} \leq V_{\text{VDHx-SHx}} < 1.472 \text{ V}$	P_11.6.67
Accuracy of SCD Threshold	V_{SCDaccx2}	-6	–	+6	%	$0.32 \text{ V} \leq V_{\text{SHx-SLx}} < 0.6 \text{ V}$ $0.32 \text{ V} \leq V_{\text{VDHx-SHx}} < 0.6 \text{ V}$	P_11.6.109
Accuracy of SCD Threshold	V_{SCDaccx3}	-10	–	+10	%	$0.14 \text{ V} \leq V_{\text{SHx-SLx}} < 0.32 \text{ V}$ $0.14 \text{ V} \leq V_{\text{VDHx-SHx}} < 0.32 \text{ V}$	P_11.6.110
Accuracy of SCD Threshold	V_{SCDaccx3}	-15	–	+15	%	$0.1 \text{ V} \leq V_{\text{SHx-SLx}} < 0.14 \text{ V}$ $0.1 \text{ V} \leq V_{\text{VDHx-SHx}} < 0.14 \text{ V}$	P_11.6.116
Blank Time of SCD ⁸⁷⁾	t_{SCDb}	0.5	PROG	15	μs	8 steps programmable	P_11.6.68
Filter Time of SCD ⁸⁷⁾⁸⁸⁾	t_{SCDf}	0.5 1.7 3.4 5.7	–	2.3 3.5 5.2 7.5	μs	f-fi_scd = '0x0' f-fi_scd = '0x1' f-fi_scd = '0x2' f-fi_scd = '0x3'	P_11.6.69

FET Diode Forward Voltage Detection

Reverse Diode Voltage Range	V_{RDMLr}	-1.495	–	0	V	–	P_11.6.70
RDM Accuracy	V_{RDMLacc1}	-4	–	+4	%	$-1.492 \text{ V} \leq V_{\text{SHx-SLx}} < -0.6 \text{ V}$ $-1.492 \text{ V} \leq V_{\text{VDHx-SHx}} < -0.6 \text{ V}$	P_11.6.71

(table continues...)

⁹¹ Initial offset may differ. For higher accuracy it is recommended to compensate initial offset at a specific ambient temperature at power-up

⁸⁷ Internal clock frequency accuracy has to be added to the specified values, please see [Chapter 6.2](#)

⁸⁸ Fault Reaction Time excluded

10 Protection and Diagnostics

Table 53 (continued) Electrical Characteristics - Protection and Diagnostic Functions

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
RDM Accuracy	V_{RDMLacc2}	-6	–	+6	%	$-0.6 \text{ V} \leq V_{\text{SHx-SLx}} < -0.32 \text{ V}$ $-0.6 \text{ V} \leq V_{\text{VDHx-SHx}} < -0.32 \text{ V}$	P_11.6.111
RDM Accuracy	V_{RDMLacc3}	-10	–	+10	%	$-0.32 \text{ V} \leq V_{\text{SHx-SLx}} < -0.14 \text{ V}$ $-0.32 \text{ V} \leq V_{\text{VDHx-SHx}} < -0.14 \text{ V}$	P_11.6.112
RDM Accuracy	V_{RDMLacc3}	-15	–	+15	%	$-0.14 \text{ V} \leq V_{\text{SHx-SLx}} < -0.1 \text{ V}$ $-0.14 \text{ V} \leq V_{\text{VDHx-SHx}} < -0.1 \text{ V}$	P_11.6.117
RDM Acquisition Time ⁸⁷⁾	t_{RDMLf}	–	3	–	μs	–	P_11.6.72

FET Drain Source Voltage Detection

FET Drain Source Measurement Range	V_{DSMLr}	0	–	1.472	V	–	P_11.6.73
DSM Accuracy	V_{DSMLacc1}	-4	–	+4	%	$0.6 \text{ V} \leq V_{\text{SHx-SLx}} < 1.472 \text{ V}$ $0.6 \text{ V} \leq V_{\text{VDHx-SHx}} < 1.472 \text{ V}$	P_11.6.74
DSM Accuracy	V_{DSMLacc2}	-6	–	+6	%	$0.32 \text{ V} \leq V_{\text{SHx-SLx}} < 0.6 \text{ V}$ $0.32 \text{ V} \leq V_{\text{VDHx-SHx}} < 0.6 \text{ V}$	P_11.6.113
DSM Accuracy	V_{DSMLacc3}	-10	–	+10	%	$0.14 \text{ V} \leq V_{\text{SHx-SLx}} < 0.32 \text{ V}$ $0.14 \text{ V} \leq V_{\text{VDHx-SHx}} < 0.32 \text{ V}$	P_11.6.114
DSM Accuracy	V_{DSMLacc3}	-15	–	+15	%	$0.1 \text{ V} \leq V_{\text{SHx-SLx}} < 0.14 \text{ V}$ $0.1 \text{ V} \leq V_{\text{VDHx-SHx}} < 0.14 \text{ V}$	P_11.6.118
DSM Acquisition Time ⁸⁷⁾	t_{DSMLf}	–	1	–	μs	–	P_11.6.75

VCC Monitoring

Reduced Operation Mode Detection Level at VCC	V_{VCCROP}	2.5	–	3.1	V	–	P_11.6.76
---	---------------------	-----	---	-----	---	---	-----------

(table continues...)

⁸⁷⁾ Internal clock frequency accuracy has to be added to the specified values, please see [Chapter 6.2](#)

10 Protection and Diagnostics

Table 53 (continued) Electrical Characteristics - Protection and Diagnostic Functions

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Hysteresis of Reduced Operation Mode Detection at VCC	$V_{VCCROPphys}$	–	0.13	–	V	–	P_11.6.77
Entry Filter and Reaction Time of Reduced Operation Mode Detection at VCC	$t_{VCCROPf1}$	0.6	–	–	μs	⁸⁹⁾	P_11.6.78
Exit Filter and Reaction Time of Reduced Operation Mode Detection at VCC	$t_{VCCROPf2}$	20	–	–	μs	⁸⁹⁾	P_11.6.79
VCC Overvoltage Detection Threshold	$V_{VCC3OV4}$	3.45	–	3.67	V	Accuracy of 4% and VCC = 3.3 V configured	P_14.6.164
VCC Overvoltage Detection Threshold	$V_{VCC3OV10}$	3.64	–	3.88	V	Accuracy of 10% and VCC = 3.3 V configured	P_11.6.80
VCC Overvoltage Detection Threshold	$V_{VCC5OV4}$	5.33	–	5.67	V	Accuracy of 4% and VCC = 5.0 V configured	P_14.6.166
VCC Overvoltage Detection Threshold	$V_{VCC5OV10}$	5.38	–	5.78	V	Accuracy of 10% and VCC = 5.0 V configured	P_11.6.81
VCC Undervoltage Detection Threshold	$V_{VCC3UV4}$	3.00	–	3.20	V	Accuracy of 4% and VCC = 3.3 V configured	P_14.6.168
VCC Undervoltage Detection Threshold	$V_{VCC3UV10}$	2.84	–	3.02	V	Accuracy of 10% and VCC = 3.3 V configured	P_11.6.82
VCC Undervoltage Detection Threshold	$V_{VCC5UV4}$	4.60	–	4.88	V	Accuracy of 4% and VCC = 5.0 V configured	P_14.6.170
VCC Undervoltage Detection Threshold	$V_{VCC5UV10}$	4.32	–	4.60	V	Accuracy of 10% and VCC = 5.0 V configured	P_11.6.83
Hysteresis of OV/UV Detection VCC	V_{VChys}	–	0.05	–	V	–	P_11.6.84

(table continues...)

⁸⁹⁾ Not subject to production test, specified by design

10 Protection and Diagnostics

Table 53 (continued) Electrical Characteristics - Protection and Diagnostic Functions

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
VCC Filter Time ⁸⁷⁾⁸⁸⁾	t_{VCCf}	8	–	17	μs	$f_{uv_vcc} =$ $f_{ov_vcc} = '0x0'$	P_11.6.85
		24		33		$f_{uv_vcc} =$ $f_{ov_vcc} = '0x1'$	
		48		57		$f_{uv_vcc} =$ $f_{ov_vcc} = '0x2'$	
		96		105		$f_{uv_vcc} =$ $f_{ov_vcc} = '0x3'$	

VCC Read Out

Voltage Detection Range	V_{ADCr}	0	–	5.55	V	0 to FFh	P_11.6.86
Minimum Resolution	V_{ADCres}	–	22	–	mV	1 LSB	P_11.6.87
Accuracy	$V_{ADCacc1}$	-4	–	+4	%	$2 \text{ V} \leq V_{VCC} \leq 5.554 \text{ V}$	P_11.6.88
Result Refresh Time ⁸⁷⁾	$t_{ADCreffr}$	–	8	–	μs		P_11.6.89

Output Stage Feedback Timing

Output Stage Feedback Filter Time ⁸⁷⁾⁸⁸⁾	t_{OSff}	–	3	–	μs	–	P_11.6.90
Output Stage Feedback Blank Time	t_{OSfb}	–	2.5	–	μs	–	P_11.6.91

Digital Driving Path Monitoring

Digital Driving Path Monitoring Filter Time ⁸⁷⁾⁸⁸⁾	t_{STDTf1}	–	500	–	ns	–	P_11.6.92
---	--------------	---	-----	---	----	---	-----------

Input Pattern Violation Monitoring

Input Pattern Violation Filter and Reaction Time ⁸⁷⁾	t_{STDTf3}	–	750	–	ns	–	P_11.6.93
---	--------------	---	-----	---	----	---	-----------

Overload Digital Output Pins

Detection Threshold Short to GND ⁸⁹⁾	V_{OPOLH}	–	–	$V_{cc} - 0.5 \text{ V}$	V	Output pin = High Short to any voltage lower as VCC	P_11.6.94
---	-------------	---	---	--------------------------	---	--	-----------

(table continues...)

⁸⁷⁾ Internal clock frequency accuracy has to be added to the specified values, please see [Chapter 6.2](#)

⁸⁸⁾ Fault Reaction Time excluded

⁸⁹⁾ Not subject to production test, specified by design

10 Protection and Diagnostics

Table 53 (continued) Electrical Characteristics - Protection and Diagnostic Functions

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Detection Threshold Short to Supply ⁹²⁾	V_{OPOLx}	–	$V_{CC} + 0.5 \text{ V}$	–	V	Output pin = X Short to any voltage higher as VCC	P_11.6.95
Detection Threshold Short to Supply ⁹²⁾	V_{OPOLL}	0.5	–	–	V	Output pin = Low Short to any voltage	P_11.6.96
Filter and Reaction Time ⁸⁹⁾	t_{OPf}	–	4	–	μs	–	P_11.6.97
Configuration Supervision							
Configuration Time-out ⁸⁷⁾	$t_{cfg-timeout}$	–	100	–	ms	–	P_11.6.98
SPI Supervisions							
SPI-Frame Time-out ⁸⁷⁾	$t_{SPI-timeout}$	35	–	–	μs	–	P_11.6.99
SPI Window Watchdog Period ⁸⁷⁾	t_{WWD}	1	–	10	ms	4 steps programmable	P_11.6.100
SPI Window Watchdog Ratio	$t_{WWDratio}$	50	–	95	%	8 steps programmable	P_11.6.101
SPI Window Watchdog Loop Counter	t_{WWDLC}	2	–	16	#	8 steps programmable	P_11.6.102
Timing Error Handling							
Fault Reaction Time ⁸⁹⁾	t_{FRT}	20	–	500	ns	–	P_11.6.103
ENA Low Time Threshold for Clearing Latched Errors	t_{clear}	2.2	3.0	3.8	μs	ENA falling edge	P_11.6.104
Return Time to Normal Operation for ARE Fault Behavior Configuration ⁸⁷⁾	t_{RT}	–	–	1.0	μs	–	P_11.6.106
Extension Time Fault Signaling at Pin ERR ⁸⁷⁾	t_{ext}	–	10	–	μs	–	P_11.6.107

⁹²⁾ For details please refer to [Chapter 16.3.6](#)

⁸⁹⁾ Not subject to production test, specified by design

⁸⁷⁾ Internal clock frequency accuracy has to be added to the specified values, please see [Chapter 6.2](#)

11 Digital Phase Voltage Feedback

The TLE9180D-32QK incorporates a fast conversion of the phase voltages into logic level signals. Its threshold values are proportional to the voltage at pin VDHP as long as the VDHP voltage is below 60 V and stays above 4.0 V. At voltages higher than 60 V at the pin VDHP the PFB pins will still operate but thresholds and the threshold matching will not match to its specified values in [Table 55](#) because the reference input of the internal PFB comparator is limited to 60 V. If the device is activated via pin $\overline{\text{INH}}$ at VDHP > 60 V the PFBx pins will work as specified after 50 ms. At voltages lower than 4.0 V the PFBx output pins might oscillate. In the case of oscillation overload of the digital output pins might occur. The outputs are VCC push-pull stages with an internal pull down resistor. The phase voltage feedback is realized functional independent to the core logic. If the digital phase feedback is not used the output pins shall be open.

11.1 Phase Voltage Feedback Programming

Two transition thresholds can be selected for the comparator reference input.

Table 54 Phase Voltage Feedback Transition Threshold Levels

Bit Name	Bit Value	High/Low Threshold Levels
pfb	0 (default)	80%/25% of VDHP
	1	50%/50% of VDHP

11.2 Electrical Parameter Phase Feedback

Table 55 Electrical Characteristics - Phase Feedback

$V_S = 5.5 \text{ V to } 60 \text{ V}$, $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Low Level Threshold 50%	V_{ILPfb1}	46.5	49	51.5	% of VDHP	VSHx decreasing; 4 V < V_{VDHP} < 60 V	P_12.2.1
High Level Threshold 50%	V_{IHfb1}	47.5	51.0	53.5	% of VDHP	VSHx increasing; 4 V < V_{VDHP} < 60 V	P_12.2.2
Low Level Threshold 25%	V_{ILPfb2}	10	25	40	% of VDHP	VSHx decreasing; 4 V < V_{VDHP} < 60 V	P_12.2.3
High Level Threshold 80%	V_{IHfb2}	65	80.0	95	% of VDHP	VSHx increasing; 4 V < V_{VDHP} < 60 V	P_12.2.4
Threshold Matching	dV_{Ifb}	–	2.0	5.0	% of VDHP	4 V < V_{VDHP} < 60 V	P_12.2.5
Propagation Delay Time	t_{PDfb}	–	60 70	110 110	ns	50%/50% selected 80%/25% selected	P_12.2.6
Propagation Delay Time Matching all Phases	$t_{PDfball1}$	–	5	15	ns	50%/50% selected; rising edge	P_12.2.7
Propagation Delay Time Matching Single Phase (rising to falling edge)	$t_{PDfbrf1}$	–	10	15	ns	50%/50% selected	P_12.2.8

11 Digital Phase Voltage Feedback

Table 55 (continued) **Electrical Characteristics - Phase Feedback**

$V_S = 5.5\text{ V to }60\text{ V}$, $T_j = -40^\circ\text{C to }+150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Propagation Delay Time Matching all Phases	$t_{PDfball2}$	–	10	30	ns	80%/25% selected; rising edge	P_12.2.9
Propagation Delay Time Matching Single Phase (rising to falling edge)	$t_{PDfbrf2}$	–	18	35	ns	80%/25% selected	P_12.2.10

12 Phase Cut Off Activation

The TLE9180D-32QK provides an additional output pin to drive a phase separation circuit. The output characteristic of the APC pin is configurable. The pin will be triggered depending on configuration either by the window watchdog or the over- or undervoltage detection of the VCC pin. If APC is triggered bit 3 in register [Ser](#) is set. An activation delay after triggering is configurable too. Once APC is activated the sequence will be executed and can only be disrupted by setting pin $\overline{\text{INH}}$ to low. The bit `apc_act` which is set in the special event register can be reset via pin ENA.

12.1 Phase Cut Off Programming

Table 56 Failure Detection for APC Activation

Bit Name	Bit Value	Detection	Bit Value	Detection
fm_act_apct	00	No APC Pin Triggering SPI status flag: Special event set if triggered by WWD Register Ser (0x42): bit <code>apc_act</code> set if triggered by WWD	10	Pin APC triggered by Window Watchdog or OV VCC SPI status flag: Special event set only if triggered by WWD Register Ser (0x42): bit <code>apc_act</code> set only if triggered by WWD SPI status flag: warning or Error set only if triggered by OV VCC ⁹³⁾ Register Err_e (0x45): bit <code>err_ov_vcc</code> set if triggered by OV VCC
	01 (default)	Pin APC triggered by Window Watchdog SPI status flag: Special event set Register Ser (0x42): bit <code>apc_act</code> set	11	Pin APC triggered by Window Watchdog or UV VCC or OV VCC SPI status flag: Special event set only if triggered by WWD Register Ser (0x42): bit <code>apc_act</code> set only if triggered by WWD ⁹³⁾ SPI status flag: warning or Error set only if triggered by UV VCC or OV VCC Register Err_e (0x45): bit <code>err_uv_vcc</code> or <code>err_ov_vcc</code> set if triggered by UV VCC or OV VCC

Table 57 Delay of Phase Cut Off Activation

Bit Name	Bit Value	Delay	Bit Value	Period
apc_tact	000	0 ms	100	30 ms
	001	5 ms	101	50 ms
	010	10 ms	110	75 ms

⁹³ Which SPI status flag is set depends on configured failure behavior. Statement is valid also for pin $\overline{\text{ERR}}$ if it is set or not.

12 Phase Cut Off Activation

Table 57 (continued) **Delay of Phase Cut Off Activation**

Bit Name	Bit Value	Delay	Bit Value	Period
	011 (default)	20 ms	111	100 ms

Table 58 **Configuration of pin APC functionality**

Bit Name	Bit Value	APC activated	Normal Mode	Bit Value	APC activated	Normal Mode
apc_conf	00	Low	High	10 (default)	Stuck	Oscillating
	01	High	Low	11	Reserved	Reserved

12.2 Electrical Parameter Activation Phase Cut Off

Table 59 **Electrical Characteristics - Phase Cut Off Activation**

$V_S = 5.5\text{ V to }60\text{ V}$, $T_j = -40^\circ\text{C to }+150^\circ\text{C}$, all voltages with respect to GND, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Delay of APC pin activation ⁹⁴⁾	t_{dAPC}	5	–	100	ms	8 steps programmable	P_13.2.1
APC oscillating frequency	f_{APC}	–	20	–	kHz	apc_conf = '10'	P_13.2.2
APC oscillating frequency Duty Cycle	$D.C._{APC}$	–	50	–	%	apc_conf = '10'	P_13.2.3

⁹⁴⁾ Internal clock frequency accuracy has to be added to the specified values, please see [Chapter 6.2](#)

13 Operation Modes




Figure 32 LIMP Mode Enter and Exit Sequence

13.2 Reduced Operation Mode

In the reduced operation mode the logic is operational. So digital registers keep their states and supervision functions don't stop. However the I/Os are not properly supplied and therefore SPI communication does not work. All digital pins are disabled and the output stage of the operational amplifier is not supplied. At transition from reduced operation mode to normal operation all latched errors will be cleared. After reduced operation mode of VCC has been ended, an ENA reset has to be performed to release output pin overload detection which might be detected unintentionally. If TLE9180D-32QK has been in reduced operation mode bit 0 in [Ser](#) is set.

13.3 Sleep Mode

If the $\overline{\text{INH}}$ pin is set to low the internal power down sequence will be initiated. After detection of the low transition changes at the $\overline{\text{INH}}$ pin will be ignored until the sleep mode has been reached. The gate driver IC will enter sleep mode after undervoltage shutdown at pin CB has been detected. First the $\overline{\text{INH}}$ pin switches off the external FETs actively with the output stages. The undervoltage shutdown at pin CB will be checked after the internal blocks – output stages, OPAMPs, internal 5 V voltage regulator, charge pumps, PFB blocks, output stages logic blocks and SCD blocks – are switched off. Afterwards the remaining clocks, the VCC supervision, all digital pads, the temperature sensors and the HV ADC will be deactivated. Then the digital core will be reset and the internal 3.3 V and 1.5 V regulators will be deactivated. If the charge pump and high-side buffer capacitors are discharged the gate of the external FET will be clamped to its source with an internal passive clamping circuit. Once set to sleep mode the TLE9180D-32QK has to be reconfigured.

13.4 Idle Mode

Idle mode is entered via sleep mode. After V_s is applied and the $\overline{\text{INH}}$ pin is set to high, the internal logic is operational and power up is initiated. As soon as $\overline{\text{ERR}}$ pin is high the digital ports are supplied and the TLE9180D-32QK is ready for configuration.

13.5 Configuration Mode

The TLE9180D-32QK has to be configured. Failure behavior, diagnosis thresholds and filter times have to be adjusted at configuration mode. The configuration mode will be entered from idle mode if the first valid SPI write command into the configuration registers has been received. As soon as the first valid SPI command has been received the configuration timer starts and the $\overline{\text{ERR}}$ pin is set to low. If the configuration is completed successfully the gate driver IC will enter normal operation mode automatically. Entering normal operation mode resets all errors and error filters. The correct configuration signature byte has to be sent to enter normal operation mode before the configuration timer has elapsed. The calculation if the transmitted configuration signature byte matches to the correct internal CRC8 requires max. 1.2 μs . After 1.2 μs the SPI status flag bit 3 is set to high. If no changes of default values of the configuration registers are required the default configuration signature shall be sent to enter normal operation mode directly. A transition to reduced operation mode will stop the configuration and the configuration timer. As soon as the external supply voltage recovers configuration mode will be entered again and the configuration timer will be reset.

13.6 Configuration Lock Mode

If configuration timer expires the TLE9180D-32QK will pass from configuration mode to configuration lock mode. A reset via $\overline{\text{INH}}$ has to be performed to restart configuration.

13.7 Safe-Off Mode

If $\overline{\text{SOFF}}$ is set to low the output stages will turn off the external MOSFETs independent on the input signal at the pins $\overline{\text{IHx}}$ and ILx . SPI interface and the CSAs are still working. For details concerning the availability of diagnostic features refer to [Chapter 10.1](#).

13.8 Error Mode

As soon as the $\overline{\text{ERR}}$ pin is low the driver IC enters the error mode. A supervision which has been configured as warning, will not lead into error mode if the failure condition of the supervision is met. Leaving the error mode depends on the adjusted failure behavior during configuration mode. Supervisions adjusted as latched error need a reset by the ENA pin. ARE or ERR failures will stay in error mode as long as the failure occurs and will leave the error mode automatically if the error is not present anymore.

13.9 Self-test Mode

Self-test functionality has been integrated for certain diagnosis features. Of course during self-diagnosis these supervisions are not functional. Self-test mode is not allowed to be entered accidentally. Therefore a self-test mode entry finite state machine is designed. The FSM consists of 3 states, only the 3rd one enables the self-test mode. The entry sequence shall not be interrupted by any other SPI frame, otherwise the sequence has to be sent again. The different self-tests has to be initiated sequentially. The self-tests themselves have different priorities. So if two self-tests are selected at the same time only the self-test with higher priority will be performed. The μC has to reset the bit self-test mode enabled and set the bit self-test mode disabled to leave the self-test mode. The different self-test functions and the priority is listed in [Table 30](#).

13 Operation Modes




Figure 33 Self-test Mode Entry and Exit Sequence

For detailed explanation and description of the available self tests please refer to the safety manual of TLE9183QK.

13.10 Overview of Operation Modes and Transition States

Table 60 Operation Modes

Mode	Comment	Logic	Power Supply	Output Stages	Shunt Signal Conditioning	Diagnosis	SPI Access	$\overline{\text{ERR}}$ Pin
Normal Operation	$\overline{\text{ENA}} = \overline{\text{INH}} = \overline{\text{SO}}$ $\overline{\text{FF}} = \text{High}$; Power-up successful	Operation as specified	Operation as specified	Operation as specified	Operation as specified	All available	Yes	High
Reduced Operation	$\overline{\text{INH}} = \text{High}$ and $V_s < V_{\text{VsROP}}$ or $V_{\text{CC}} < V_{\text{VCCROP}}$ ⁹⁵ $\overline{\text{ENA}} = \overline{\text{SOFF}} = \text{X}$	Digital core operative, no loss of Config. data	Operation as specified or off ⁹⁶	Outputs active off -> passive clamping	CSAs off, outputs low	See Table 21	No	Low (passive)
Sleep	$\overline{\text{INH}} = \text{Low}$ or $V_s < 3 \text{ V}$; $\overline{\text{ENA}} = \overline{\text{SOFF}} = \text{X}$	Digital core off, loss of data	Off, caps are discharging	Outputs active off -> passive clamping	CSAs off, outputs low	None	No	Low (passive)
Idle	$\overline{\text{INH}} = \text{High}$ and $V_s > V_{\text{VsWU}}$ and $V_{\text{CC}} > V_{\text{VCCROP}}$; $\overline{\text{ENA}} = \overline{\text{SOFF}} = \text{X}$	Digital core operative	Operation as specified	Outputs active off	Operation as specified	See Table 21	Yes	High

⁹⁵ If reduced operation mode occurs caused by too low V_s voltage bit 5 and bit 1 of register 0x43 is set. Reduced operation mode by too low V_{CC} voltage sets bit 1 only

⁹⁶ If V_s drops too low the charge pumps turn off

13 Operation Modes

Table 60 (continued) **Operation Modes**

Mode	Comment	Logic	Power Supply	Output Stages	Shunt Signal Conditioning	Diagnosis	SPI Access	ERR Pin
Configuration	$\overline{\text{INH}}$ = High and first valid SPI write access into config. register; $\text{ENA} = \overline{\text{SOFF}} = \text{X}$	Operation as specified	Operation as specified	Outputs active off	Operation as specified	Depends on default setting	Yes	Low
Configuration lock	$\overline{\text{INH}}$ = High and configuration timer expired; $\text{ENA} = \overline{\text{SOFF}} = \text{X}$	Operation as specified	Operation as specified	Outputs active off	Operation as specified	Depends on default setting	Yes	Low
Safe Off	$\overline{\text{INH}}$ = High and $\overline{\text{SOFF}}$ = Low; $\text{ENA} = \text{X}$	Operation as specified	Operation as specified	Outputs active off	Operation as specified	See Table 21	Yes	Low/ High ⁹⁷⁾
Error	$\overline{\text{INH}} = \overline{\text{SOFF}} = \text{X}$ ENA = High and error detected	Operation as specified	Operation as specified	Depends on failure reaction	Operation as specified	All available	Yes	Low
Self-test	$\overline{\text{INH}} = \overline{\text{SOFF}} = \text{X}$ ENA = High and entry by SPI command	depends on dedicated self test	Depends on dedicated self test	depends on dedicated self-test	Depends on dedicated self test	See Table 21	Yes	Result of self-test

⁹⁷⁾ Depends if fault has been detected or not

13.11 Power-up Diagram

It is recommended to follow the power-up sequence shown in Figure 34. The TLE9180D-32QK is compatible with the power-up sequence of the TLE9180 family.




Figure 34 Recommended Power-Up Sequence

13 Operation Modes

Notes:

1. Do not perform an ENA reset unless specified. For details see [Chapter 4.1](#), ENA.
2. General note: It is assumed that SPI communication is checked for errors (validate CRC3 of MISO frames, check if addr/data of write access SPI MOSI frame matches the next MISO frame, check if addr of read access SPI MOSI frame matches addr in next MISO frame). If SPI errors do occur, apply chosen retry strategy and abort after a limited number of tries.
3. Note: It is expected that there are at least 500us (enough time for the overload detections to trigger again) between the ENA reset to clear „MISO Pin shorted error“ detection and the first read operation of all error registers.
4. Note: The chosen strategy is optimized for speed by polling the status of sd_uv_cb. Error sd_uv_cb must disappear in less than tINH_Pen1 ms after the minimum of (time after last ENA reset) and (time after INH_N transition to high). If it does not, it is ok to proceed with the other path (which will not lead to a direct path to normal mode 2 steps later).
5. Note: Please be aware of the increased SPI sequential transfer delay for the transition to normal mode.
6. Note: Unacceptable bits are: global test mode (gtm), Overvoltage Internal Regulator 6 Error (err_ov_reg6), Charge Pump 1 Overload Error (err_cp1), Charge Pump 2 Overload Error (err_cp2), Overtemperature Shutdown (sd_ot), Charge Pump Overvoltage Shutdown at Pin CB or Pin CH2-CL2 (sd_ov_cp), Vs Path Charge Pump Input Overload (sd_cp1), CB Undervoltage Shutdown (sd_uv_cb). It is up to the customer to define if the following bits are acceptable: Overtemperature Detection (err_ot_w), Latent Fault Warning (lfw), Error Correction of Control Register Failed (ctrl_reg_invalid), all bits in register 0x45 (External Errors). With the exception of the bits in register 0x4A “SPI Communication and Configuration Errors” (which need to be dealt with according to Note2)), all other bits should be ignored and dealt with after finalizing the transition to normal mode.
7. Note: Operation Mode must be idle mode. If it is not, abort.

14 Register Description

14 Register Description

This chapter includes the detailed information on SPI data flow and how received and transmitted data frames look like. All registers are listed in [Chapter 15](#).

14.1 SPI Data Flow

Registers can be accessed via read or write command. The response to the current SPI command will be send with next SPI command. If the information of the current SPI command is required immediately, the μ C shall send the no operation command directly after the initial request.

14.2 SPI Frame Format

A SPI frame contains 24 bit. For all fields, address and data, the most significant is received and sent first. The first received bit C determines a read or write command. C set to high indicates a write command, C set to low a read access.




Figure 35 SPI Frame Format

14.2.1 SPI Status Flags

The SPI status flags are transmitted in any response. The SPI status flags contain the following information.

Table 61 SPI Status Flags

Bit position	Flag	Description
1	Error	ERR, ARE and LE indication via SPI
2	Warning	Warning indication via SPI
3	Config Valid	Configuration registers valid
4	SPI-Error	Please see Table 62
5	Special Event	Please see Table 63

SPI Status Flag Error, Warning and Special Event

The SPI status flags Error, Warning or Special Event in a transmitted frame (MISO) indicate the status of the device according to the current register value. If the fault is not present anymore and the indicated fault is cleared by a read command (MOSI) of a register 0x41 to 0x4D (except register 0x4A) the fault is not visible in the SPI status flags. In this case the error information can only be seen once in the detailed error bit of the transmitted error register (transmitted data of error-register 0x41 to 0x4D (except register 0x4A)). It can only be detected by the SPI status flags of the previous transmitted SPI frame (MISO), if the fault was already present at that time. The bits 2, 5 and 6 of the register 0x4A, for details see [Table 62](#) set the SPI status flags only once and it is cleared after the next valid SPI frame automatically. For details please contact Infineon.

14 Register Description

SPI Status Flag Config Valid

The behavior of the SPI status flag Config Valid is described in [Chapter 10.5.17.1](#).

SPI Status SPI-Error

The behavior of the SPI status flaf SPI-Error is described in [Chapter 14.3](#).

14.3 SPI Supervision Overview

The SPI communication and the access to registers is supervised for various failures. They are all summarized in the register 0x4A SPI Communication and Configuration Errors bit 0, 1, 3 and 4. These bits triggers the SPI status flag SPI-Error. The SPI status flag SPI-Error is set and transmitted with the next data communication. It is cleared with the next valid transfer so it can only be seen once. The bits 0, 1, 3 and 4 are not cleared. These bits are cleared after read.

14.3.1 Overview of SPI Communication and Configuration Errors

The error bits of the register SPI communication and configuration errors triggers the SPI status flags as shown in [Table 62](#).

Table 62 Overview of SPI Communication and Configuration Error

Bit #	Bit Name	Error Condition	SPI Status Flag
0	err_spi_frame	SPI Frame Error	SPI-Error
1	err_spi_to	SPI Time-out Error	SPI-Error
2	err_spi_wd	SPI Watchdog Time-out	Error
3	err_spi_crc	CRC Error (incoming data)	SPI-Error
4	spi_add_invalid	Invalid Address Access	SPI-Error
5	conf_to	Configuration Time-out	Error
6	conf_sig_invalid	Sent Configuration Signature Byte Invalid	Error
7	Reserved	Reserved	Reserved

14.3.2 Overview of Special Event Register

Following table shows which bits will set the special event flag of the SPI status flags.

Table 63 Overview of Special Event Register

Bit #	Bit Name	Description
0	rom	Reduced Operation Mode Occurred
1	limp_on	Limp Home Active
2	Reserved	Reserved
3	apc_act	Phase Cut off Activation ⁹⁸⁾
4	GTM	Global Test Mode active (not for customer usage, for information only).

⁹⁸ For details please refer to [Table 56](#)

14 Register Description

Table 63 (continued) Overview of Special Event Register

Bit #	Bit Name	Description
5	crtl_reg_invalid	Error Correction of Control Register Failed
6	lfw	Latent Fault Warning
7	err_ot_w	Overtemperature Detection

14.3.3 Reserved Registers, Bits and Values

Following table describes the recommended software handling regarding to reserved area.

Table 64 Overview of Software Handling of Reserved Areas

Reserved Area	Software Handling
Registers	Read and write access to register addresses which are not specified shall not be performed
Bits in register	Bit values of reserved bits shall be left unchanged
Bit in SPI frame	'0' shall be written into the reserved bits of the SPI frame, shown in Figure 35
Values	Writing reserved values, e.g. set bit 1 and bit 0 to '1' TL_cbvcc shall not be performed

14.3.4 Overview of Register Types

This chapter gives an overview the different register types of the device.

Table 65 Access Type Abbreviations

Access Type	Description
r	Bits are readable (read)
rc	Bits are readable and value is cleared after read access (clear-on-read)
rw	Bits are read- and writeable (read-write)
rwc	Bits are readable and writeable, bits will be cleared automatically after initiated routine has been finished (read-write-clear)
rmw	Bits are readable, bits are writeable only in configuration mode (read-monostable-write)

Table 66 Register Type Overview

Register Type	Access Type	Address Range	Read Access	Write Access
Configuration	rmw	0x00H-0x1FH	Idle-, configuration -, configuration lock-, normal operation-, self test-, safe off- and error mode	Configuration mode
Control	rw & rwc	0x20H-0x34H	Idle-, configuration -, configuration lock-, normal operation-, self test-, safe off- and error mode	Idle-, configuration -, configuration lock-, normal operation-, self test-, safe off- and error mode

14 Register Description

Table 66 (continued) **Register Type Overview**

Register Type	Access Type	Address Range	Read Access	Write Access
Self Test	rw & rwc	0x35H-0x37H	Idle-, configuration -, configuration lock-, normal operation-, self test-, safe off- and error mode	Self-test mode
Read	r & rc	0x40H-0x67H	Idle-, configuration -, configuration lock-, normal operation-, self test-, safe off- and error mode	none

15 Register Specification

15.1 Registers Chapter

Table 67 Registers Address Space

Module	Base Address	End Address	Note
BusInterface	0 _H	FF _H	Slave interface

Table 68 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value
Conf_Sig	Configuration Signature	00 _H	BA _H
Conf_Gen_1	General Configuration 1	01 _H	80 _H
Conf_Gen_2	General Configuration 2	02 _H	03 _H
Conf_Gen_3	General Configuration 3	03 _H	1C _H
Conf_wwd	Window Watchdog	04 _H	56 _H
Tl_vs	Vs Over- and Undervoltage Thresholds	05 _H	07 _H
Tl_vdh	VDHP Over- and Undervoltage Thresholds	06 _H	A0 _H
Tl_cbvcc	CB Under- and VCC Under- and Overvoltage Thresholds	07 _H	95 _H
Fm_1	Charge Pump/High-side Buffer Failure Modes	08 _H	30 _H
Fm_2	Miscellaneous Failure Modes	09 _H	70 _H
Fm_3	Vs & VDHP & VCC Undervoltage Failure Modes	0A _H	10 _H
Fm_4	Vs & VDHP & VCC Overvoltage Failure Modes	0B _H	20 _H
Fm_5	Short Circuit Detection & Signal Path Supervision Failure Modes	0C _H	60 _H
Dt_hs	Dead Time High-side	0D _H	0E _H
Dt_ls	Dead Time Low-side	0E _H	0E _H
Ft_1	Undervoltage Filter Times	0F _H	85 _H
Ft_2	Overvoltage and VCC Filter Times	10 _H	50 _H
Ft_3	Overtemperature & Short Circuit Detection Filter Times	11 _H	0E _H
Ft_4	Overcurrent Filter Time	12 _H	02 _H
Fm_6	Overcurrent Failure Modes	13 _H	00 _H
Op_gain_1	Current Sense Amplifier 1&2 - Gain 1	20 _H	33 _H
Op_gain_2	Current Sense Amplifier 1&2 - Gain 2	21 _H	55 _H
Op_gain_3	Current Sense Amplifier 3 - Gain 1&2	22 _H	53 _H
Op_0cl	Current Sense Amplifier Zero Current Offset	23 _H	5F _H
op_con	Current Sense Amplifier Configuration	24 _H	07 _H

(table continues...)

15 Register Specification

Table 68 (continued) Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value
Sc_ls_1	Short Circuit Detection Threshold Low-side 1	25 _H	1A _H
Sc_ls_2	Short Circuit Detection Threshold Low-side 2	26 _H	1A _H
Sc_ls_3	Short Circuit Detection Threshold Low-side 3	27 _H	1A _H
Sc_hs_1	Short Circuit Detection Threshold High-side 1	28 _H	1A _H
Sc_hs_2	Short Circuit Detection Threshold High-side 2	29 _H	1A _H
Sc_hs_3	Short Circuit Detection Threshold High-side 3	2A _H	1A _H
Li_ctr	Limp Home Activation and Half Bridge Deactivation	2B _H	E8 _H
Misc_ctr	Shift Phase Voltage Feedback and CSA Gain	2C _H	00 _H
art_tlp	Passive Rectification Threshold	2D _H	F8 _H
art_tla	Active Rectification Threshold	2E _H	06 _H
art_fi	Rectification Filter Time	2F _H	53 _H
art_acc	Rectification Accuracy	30 _H	21 _H
art_entry	Rectification Mode entry	31 _H	80 _H
nop	No Operation	32 _H	00 _H
Drev_mark	Reverse Diode Measurement	33 _H	00 _H
Ds_mark	Drain Source Measurement	34 _H	00 _H
Sel_st_1	Self Test Selection 1	35 _H	00 _H
Sel_st_2	Self Test Selection 2	36 _H	00 _H
En_st	Self Test Mode Entry	37 _H	80 _H
Om_over	Operation Mode Overview	40 _H	00 _H
Err_over	Error Overview	41 _H	00 _H
Ser	Special Event Register	42 _H	00 _H
Err_i_1	Internal Errors 1	43 _H	00 _H
Err_i_2	Internal Errors 2	44 _H	00 _H
Err_e	External Errors	45 _H	00 _H
Err_sd	Shutdown Errors	46 _H	00 _H
Err_scd	Short Circuit Errors	47 _H	00 _H
Err_indiag	Input Pattern Violations	48 _H	00 _H
Err_osf	Output Stage Feedback Errors	49 _H	00 _H
Err_spiconf	SPI Communication and Configuration Errors	4A _H	00 _H
Err_op_12	Current Sense Amplifiers 1 & 2 Errors	4B _H	00 _H
Err_op_3	Current Sense Amplifier 3	4C _H	00 _H
Err_outp	Digital Output Pin Errors	4D _H	00 _H

(table continues...)

15 Register Specification

Table 68 (continued) **Register Overview**

Register Short Name	Register Long Name	Offset Address	Reset Value
dsm_ls1	Low-side 1 Drain Source Measurement	4E _H	00 _H
dsm_ls2	Low-side 2 Drain Source Measurement	4F _H	00 _H
dsm_ls3	Low-side 3 Drain Source Measurement	50 _H	00 _H
dsm_hs1	High-side 1 Drain Source Measurement	51 _H	00 _H
dsm_hs2	High-side 2 Drain Source Measurement	52 _H	00 _H
dsm_hs3	High-side 3 Drain Source Measurement	53 _H	00 _H
Rdm_ls1	Low-side 1 Reverse Diode Measurement	54 _H	00 _H
Rdm_ls2	Low-side 2 Reverse Diode Measurement	55 _H	00 _H
Rdm_ls3	Low-side 3 Reverse Diode Measurement	56 _H	00 _H
Rdm_hs1	High-side 1 Reverse Diode Measurement	57 _H	00 _H
Rdm_hs2	High-side 2 Reverse Diode Measurement	58 _H	00 _H
Rdm_hs3	High-side 3 Reverse Diode Measurement	59 _H	00 _H
temp_ls1	Low-side 1 Output Stage Temperature	5A _H	00 _H
temp_ls2	Low-side 2 Output Stage Temperature	5B _H	00 _H
temp_ls3	Low-side 3 Output Stage Temperature	5C _H	00 _H
temp_hs1	High-side 1 Output Stage Temperature	5D _H	00 _H
temp_hs2	High-side 2 Output Stage Temperature	5E _H	00 _H
temp_hs3	High-side 3 Output Stage Temperature	5F _H	00 _H
wwlc	Window Watchdog Loop Counter	60 _H	00 _H
res_cc1	Watchdog Clock Counter 1	61 _H	00 _H
res_cc2	Watchdog Clock Counter 2	62 _H	00 _H
res_cc3	Watchdog Clock Counter 3	63 _H	00 _H
res_vcc	VCC Measurement Result	64 _H	00 _H
res_cb	CB Measurement Result	65 _H	00 _H
res_vs	Vs Measurement Result	66 _H	00 _H
res_vdh	VDHP Measurement Result	67 _H	00 _H

Registers Access


The registers are addressed wordwise.

15 Register Specification

15.1.1 Configuration registers

15.1.1.1 Configuration Signature

Conf_Sig Address: 00_H
 Configuration Signature Reset value: BA_H



Field	Bits	Type	Description
CRC	7:0	rmw	CRC8 Signature Byte 10111010 _B , CRC8 for default configuration register values

15 Register Specification

15.1.1.2 General Configuration 1

Conf_Gen_1

General Configuration 1

Address: 01_H

Reset value: 80_H

7	6	5	4	3	2	1	0
tl_ot_w			in_diag_act	spi_wwd_act	limp_act	vcc_sup_off	vcc_select
rmw			rmw	rmw	rmw	rmw	rmw

Field	Bits	Type	Description
tl_ot_w	7:5	rmw	Overtemperature Detection Threshold 111 _B , 125°C 110 _B , 130°C 101 _B , 135°C 100 _B , 140°C (default) 011 _B , 145°C 010 _B , 150°C 001 _B , 155°C 000 _B , 160°C
in_diag_act	4	rmw	Input Pattern Supervision 1 _B , Enabled 0 _B , Disabled (default)
spi_wwd_act	3	rmw	SPI Window Watchdog 1 _B , Enabled 0 _B , Disabled (default)
limp_act	2	rmw	Limp Home Mode Activation 1 _B , Enabled 0 _B , Disabled (default)
vcc_sup_off	1	rmw	VCC Supervision 1 _B , Disabled 0 _B , Enabled (default)
vcc_select	0	rmw	VCC Monitoring Threshold 1 _B , 5V selected as VCC supply voltage 0 _B , 3.3V selected as VCC supply voltage (default)

15 Register Specification

15.1.1.3 General Configuration 2

Conf_Gen_2

General Configuration 2

Address: 02_H

Reset value: 03_H

7	6	5	4	3	2	1	0
tl_oc_op	dis_ov_bh	dis_ov_ld_vdh	dis_sd_vdh	en_vdh3	en_op3	en_op2	en_op1
rmw	rmw	rmw	rmw	rmw	rmw	rmw	rmw

Field	Bits	Type	Description
tl_oc_op	7	rmw	Threshold Level Overcurrent Detection Current Sense Amplifiers 1 _B , 3.3V Overcurrent Detection Threshold 0 _B , 5V Overcurrent Detection Threshold (default)
dis_ov_bh	6	rmw	Disable Overvoltage Detection of High-side Buffer Capacitors 1 _B , OV BSx disabled 0 _B , OV BSx enabled (default)
dis_ov_ld_vdh	5	rmw	Disable Load Dump Overvoltage Detection at pin VDHP 1 _B , OV LD disabled 0 _B , OV LD enabled (default)
dis_sd_vdh	4	rmw	Disable Shutdown at VDHP 1 _B , OV SD VDHP disabled 0 _B , OV SD VDHP enabled (default)
en_vdh3	3	rmw	Enable 3 VDHx sense pins 1 _B , 3 VDH sense pins and 1 VDHP power pin enabled 0 _B , 1 VDHP pin selected (default)
en_op3	2	rmw	Enable Current Sense Amplifier 3 1 _B , Current Sense Amplifier 3 enabled 0 _B , Current Sense Amplifier 3 deactivated (default)
en_op2	1	rmw	Enable Current Sense Amplifier 2 1 _B , Current Sense Amplifier 2 enabled (default) 0 _B , Current Sense Amplifier 2 deactivated
en_op1	0	rmw	Enable Current Sense Amplifier 1 and Reference Output Buffer 1 _B , Current Sense Amplifier 1 and Reference Output Buffer enabled (default) 0 _B , Current Sense Amplifier 1 and Reference Output Buffer deactivated

15 Register Specification

15.1.1.4 General Configuration 3

Conf_Gen_3

General Configuration 3

Address: 03_H

Reset value: 1C_H

7	6	5	4	3	2	1	0
Res	en_ART	apc_tact			apc_conf		art_scd
none	rmw	rmw			rmw		rmw

Field	Bits	Type	Description
Res	7	none	Reserved 0 _B , default value. do not change.
en_ART	6	rmw	Enable ART pin 1 _B , ART pin enabled; APC disabled 0 _B , APC pin enabled; ART disabled (default)
apc_tact	5:3	rmw	Timing Activation of Active Phase Cut Off (APC) 111 _B , 100 ms 110 _B , 75 ms 101 _B , 50 ms 100 _B , 30 ms 011 _B , 20 ms (default) 010 _B , 10 ms 001 _B , 5 ms 000 _B , 0 ms
apc_conf	2:1	rmw	Active Phase Cut Off (APC) Output Signal Configuration 11 _B , Reserved 10 _B , Active stuck - oscillating in normal mode (default) 01 _B , Active high 00 _B , Active low
art_scd	0	rmw	Failure Behavior of Short Circuit Detection in ART Mode 1 _B , ARE - Short Circuit Detection and output stages deactivated with auto restart 0 _B , ARE - Short Circuit Detection only (default)

15 Register Specification

15.1.1.5 Window Watchdog

Conf_wwd

Window Watchdog

Address: 04_H

Reset value: 56_H

7	6	5	4	3	2	1	0
wwd_count			wwd_ratio			wwd_tp	
rmw			rmw			rmw	

Field	Bits	Type	Description
wwd_count	7:5	rmw	Loop Counter of Window Watchdog (increment 2; decrement 1) 111 _B , 16 110 _B , 14 101 _B , 12 100 _B , 10 011 _B , 8 010 _B , 6 (default) 001 _B , 4 000 _B , 2
wwd_ratio	4:2	rmw	Ratio between Locked and Evaluation Window 111 _B , 95% 110 _B , 92% 101 _B , 90% (default) 100 _B , 80% 011 _B , 75% 010 _B , 70% 001 _B , 60% 000 _B , 50%
wwd_tp	1:0	rmw	Period of Window Watchdog 11 _B , 10 ms 10 _B , 5 ms (default) 01 _B , 2 ms 00 _B , 1 ms

15 Register Specification

15.1.1.6 Vs Over- and Undervoltage Thresholds

Tl_vs

Address: 05_H

Vs Over- and Undervoltage Thresholds

Reset value: 07_H

7	6	5	4	3	2	1	0
tl_ov_vs				tl_uv_vs			
rmw				rmw			

Field	Bits	Type	Description
tl_ov_vs	7:4	rmw	Vs Overvoltage Threshold 1111 _B , 59.77 V 1110 _B , 57.94 V 1101 _B , 56.11 V 1100 _B , 53.97 V 1011 _B , 52.14 V 1010 _B , 50.01 V 1001 _B , 48.18 V 1000 _B , 43.91 V 0111 _B , 39.95 V 0110 _B , 35.98 V 0101 _B , 34.15 V 0100 _B , 32.02 V 0011 _B , 28.05 V 0010 _B , 24.09 V 0001 _B , 20.13 V 0000 _B , 18.00 V (default)
tl_uv_vs	3:0	rmw	Vs Undervoltage Threshold 1111 _B , 9.45 V 1110 _B , 9.15 V 1101 _B , 8.84 V 1100 _B , 8.54 V 1011 _B , 8.23 V 1010 _B , 7.93 V 1001 _B , 7.62 V 1000 _B , 7.32 V 0111 _B , 7.01 V (default) 0110 _B , 6.71 V 0101 _B , 6.40 V 0100 _B , 6.10 V 0011 _B , 5.79 V 0010 _B , 5.49 V 0001 _B , 5.18 V 0000 _B , 4.88 V

15 Register Specification

15.1.1.7 VDHP Over- and Undervoltage Thresholds

tl_vdh

Address: 06_H

VDHP Over- and Undervoltage Thresholds

Reset value: A0_H

7	6	5	4	3	2	1	0
tl_ov_vdh				tl_uv_vdh			
rmw				rmw			

Field	Bits	Type	Description
tl_ov_vdh	7:4	rmw	VDHP Overvoltage Threshold 1111 _B , 75.02 V 1110 _B , 70.14 V 1101 _B , 64.95 V 1100 _B , 60.07 V 1011 _B , 57.94 V 1010 _B , 56.11 V (default) 1001 _B , 53.97 V 1000 _B , 50.01 V 0111 _B , 48.18 V 0110 _B , 39.95 V 0101 _B , 35.98 V 0100 _B , 32.02 V 0011 _B , 28.05 V 0010 _B , 24.09 V 0001 _B , 20.13 V 0000 _B , 18.00 V
tl_uv_vdh	3:0	rmw	VDHP Undervoltage Threshold 1111 _B , 39.95 V 1110 _B , 35.07 V 1101 _B , 29.88 V 1100 _B , 21.96 V 1011 _B , 20.13 V 1010 _B , 17.99 V 1001 _B , 11.89 V 1000 _B , 10.98 V 0111 _B , 10.06 V 0110 _B , 9.15 V 0101 _B , 7.93 V 0100 _B , 7.01 V 0011 _B , 6.10 V 0010 _B , 5.49 V 0001 _B , 4.88 V 0000 _B , 3.96 V (default)

15 Register Specification

15.1.1.8 CB Under- and VCC Under- and Overvoltage Thresholds

tl_cbvcc

Address: 07_H

CB Under- and VCC Under- and Overvoltage Thresholds

Reset value: 95_H

7	6	5	4	3	2	1	0
tl_uv_cb				tl_ov_vcc		tl_uv_vcc	
rmw				rmw		rmw	

Field	Bits	Type	Description
tl_uv_cb	7:4	rmw	CB Undervoltage Threshold 1111 _B , 10.44 V 1110 _B , 10.22 V 1101 _B , 9.99 V 1100 _B , 9.76 V 1011 _B , 9.53 V 1010 _B , 9.30 V 1001 _B , 9.07 V (default) 1000 _B , 8.84 V 0111 _B , 8.61 V 0110 _B , 8.39 V 0101 _B , 8.16 V 0100 _B , 7.93 V 0011 _B , 7.70 V 0010 _B , 7.47 V 0001 _B , 7.24 V 0000 _B , 7.01 V
tl_ov_vcc	3:2	rmw	VCC Overvoltage Threshold 11 _B , Reserved 10 _B , 10% of configured VCC supply voltage 01 _B , 4% of configured VCC supply voltage 00 _B , Reserved
tl_uv_vcc	1:0	rmw	VCC Undervoltage Threshold 11 _B , Reserved 10 _B , 10% of configured VCC supply voltage 01 _B , 4% of configured VCC supply voltage 00 _B , Reserved

15 Register Specification

15.1.1.9 Charge Pump/High-side Buffer Failure Modes

Fm_1

Address: 08_H

Charge Pump/High-side Buffer Failure Modes

Reset value: 30_H

7	6	5	4	3	2	1	0
fm_uv_cb		Res	fm_cp2_off	Res	fm_uv_bs		
rmw		none	rmw	none	rmw		

Field	Bits	Type	Description
fm_uv_cb	7:6	rmw	CB Undervoltage Failure Behavior 11 _B , LE - Latched Error 10 _B , ARE - Auto Restart Error 01 _B , ERR - Error 00 _B , W - Warning (default)
Res	5	none	Reserved 1 _B , default value. do not change.
fm_cp2_off	4	rmw	Overload Charge Pump 2 Failure Behavior 1 _B , Shutdown of output stages (default) 0 _B , No shutdown of output stages
Res	3:2	none	Reserved 00 _B , default value. do not change.
fm_uv_bs	1:0	rmw	Undervoltage High-side Buffer Capacitor Failure Behavior 11 _B , LE - Latched Error 10 _B , ARE - Auto Restart Error 01 _B , ERR - Error 00 _B , W - Warning (default)

15 Register Specification

15.1.1.10 Miscellaneous Failure Modes

Fm_2

Miscellaneous Failure Modes

Address: 09_H

Reset value: 70_H

7	6	5	4	3	2	1	0
fm_act_apc		fm_spi_wwd		Res		fm_ot_w	
rmw		rmw		none		rmw	

Field	Bits	Type	Description
fm_act_apc	7:6	rmw	APC activation 11 _B , Triggered by VCC out of range and SPI Window Watchdog Time-out 10 _B , Triggered by VCC Overvoltage and SPI Window Watchdog Time-out 01 _B , Triggered by SPI Window Watchdog Time-out (default) 00 _B , APC not triggered
fm_spi_wwd	5:4	rmw	SPI Window Watchdog Time-out Failure Behavior 11 _B , LE - Latched Error (default) 10 _B , ARE - Auto Restart Error 01 _B , ERR - Error 00 _B , W - Warning
Res	3:2	none	Reserved 00 _B , default value. do not change.
fm_ot_w	1:0	rmw	Overtemperature Detection Failure Behavior 11 _B , LE - Latched Error 10 _B , ARE - Auto Restart Error 01 _B , ERR - Error 00 _B , W - Warning (default)

15 Register Specification

15.1.1.11 Vs & VDHP & VCC Undervoltage Failure Modes

Fm_3

Address: 0A_H

Vs & VDHP & VCC Undervoltage Failure Modes

Reset value: 10_H

7	6	5	4	3	2	1	0
Res		fm_uv_vs		fm_uv_vdh		fm_uv_vcc	
none		rmw		rmw		rmw	

Field	Bits	Type	Description
Res	7:6	none	Reserved 00 _B , default value. do not change.
fm_uv_vs	5:4	rmw	Vs Undervoltage Failure Behavior 11 _B , LE - Latched Error 10 _B , ARE - Auto Restart Error 01 _B , ERR - Error (default) 00 _B , W - Warning
fm_uv_vdh	3:2	rmw	VDHP Undervoltage Failure Behavior 11 _B , LE - Latched Error 10 _B , ARE - Auto Restart Error 01 _B , ERR - Error 00 _B , W - Warning (default)
fm_uv_vcc	1:0	rmw	VCC Undervoltage Failure Behavior 11 _B , LE - Latched Error 10 _B , ARE - Auto Restart Error 01 _B , ERR - Error 00 _B , W - Warning (default)

15 Register Specification

15.1.1.12 Vs & VDHP & VCC Overvoltage Failure Modes

Fm_4

Vs & VDHP & VCC Overvoltage Failure Modes

Address: 0B_H

Reset value: 20_H

7	6	5	4	3	2	1	0
Res	fm_ov_vs		fm_ov_vdh			fm_ov_vcc	
none	rmw		rmw			rmw	

Field	Bits	Type	Description
Res	7	none	Reserved 0 _B , default value. do not change.
fm_ov_vs	6:5	rmw	Vs Overvoltage Failure Behavior 11 _B , LE - Latched Error 10 _B , ARE - Auto Restart Error 01 _B , ERR - Error (default) 00 _B , W - Warning
fm_ov_vdh	4:2	rmw	VDHP Overvoltage Failure Behavior 111 _B , LE1 - Latched Error all HS FETs off only 110 _B , ARE1 - Auto Restart Error all HS FETs off only 101 _B , Reserved5 100 _B , Reserved4 011 _B , LE - Latched Error all FETs off 010 _B , ARE - Auto Restart Error 001 _B , ERR - Error 000 _B , W - Warning (default)
fm_ov_vcc	1:0	rmw	VCC Overvoltage Failure Behavior 11 _B , LE - Latched Error 10 _B , ARE - Auto Restart Error 01 _B , ERR - Error 00 _B , W - Warning (default)

15 Register Specification

15.1.1.13 Short Circuit Detection & Signal Path Supervision Failure Modes

Fm_5

Short Circuit Detection & Signal Path Supervision
 Failure Modes

Address: 0C_H
 Reset value: 60_H

7	6	5	4	3	2	1	0
fm_scd			fm_outp_ol	fm_osfb		fm_in_diag	
rmw			rmw	rmw		rmw	

Field	Bits	Type	Description
fm_scd	7:5	rmw	Short Circuit Detection Failure Behavior 11 _B , LE2 - Latched Error, affected external FET off 110 _B , LE1 - Latched Error, affected half bridge off 101 _B , Reserved5 100 _B , Reserved4 011 _B , LE - Latched Error, all external FETs off (default) 010 _B , ARE - Auto Restart Error 001 _B , ERR - Error 000 _B , W - Warning
fm_outp_ol	4	rmw	Digital Output Pin Overload Failure Behavior 1 _B , Shutdown of output stages 0 _B , No shutdown of output stages (default)
fm_osfb	3:2	rmw	Output Stage Feedback Failure Behavior 11 _B , LE - Latched Error 10 _B , ARE - Auto Restart Error 01 _B , ERR - Error 00 _B , W - Warning (default)
fm_in_diag	1:0	rmw	Input Pattern Supervision Failure Behavior 11 _B , LE - Latched Error 10 _B , ARE - Auto Restart Error 01 _B , ERR - Error 00 _B , W - Warning (default)

15 Register Specification

15.1.1.14 Dead Time High-side

Dt_hs

Dead Time High-side

Address: 0D_H

Reset value: 0E_H



Field	Bits	Type	Description
dths	7:0	rmw	Dead time for high-side output stages [formula: value*35.7+107; unit: ns] 10100101 _B , 6 μs - maximum dead time 00001110 _B , 600 ns (default) 00000000 _B , 107 ns - minimum dead time

15 Register Specification


15.1.1.15 Dead Time Low-side

Dt_ls

Address: 0E_H

Dead Time Low-side

Reset value: 0E_H



Field	Bits	Type	Description
dtls	7:0	rmw	Dead time for low-side output stages [formula: value*35.7+107; unit: ns] 10100101 _B , 6 μs - maximum dead time 00001110 _B , 600 ns (default) 00000000 _B , 107 ns - minimum dead time

15 Register Specification

15.1.1.16 Undervoltage Filter Times

Ft_1

Undervoltage Filter Times

Address: 0F_H

Reset value: 85_H

7	6	5	4	3	2	1	0
f_uv_bs		f_uv_cb		f_uv_vdh		f_uv_vs	
rmw		rmw		rmw		rmw	

Field	Bits	Type	Description
f_uv_bs	7:6	rmw	High-side Buffer Capacitor Undervoltage Filter Time 11 _B , 10 μs 10 _B , 5 μs (default) 01 _B , 3 μs 00 _B , 1 μs
f_uv_cb	5:4	rmw	CB Undervoltage Filter Time 11 _B , 100 μs 10 _B , 50 μs 01 _B , 25 μs 00 _B , 10 μs (default)
f_uv_vdh	3:2	rmw	VDHP Undervoltage Filter Time 11 _B , 100 μs 10 _B , 50 μs 01 _B , 25 μs (default) 00 _B , 10 μs
f_uv_vs	1:0	rmw	Vs Undervoltage Filter Time 11 _B , 100 μs 10 _B , 50 μs 01 _B , 25 μs (default) 00 _B , 10 μs

15 Register Specification

15.1.1.17 Overvoltage and VCC Filter Times

Ft_2

Overvoltage and VCC Filter Times

Address: 10_H

Reset value: 50_H

7	6	5	4	3	2	1	0
f_uv_vcc		f_ov_vcc		f_ov_vdh		f_ov_vs	
rmw		rmw		rmw		rmw	

Field	Bits	Type	Description
f_uv_vcc	7:6	rmw	VCC Undervoltage Filter Time 11 _B , 100 μs 10 _B , 50 μs 01 _B , 25 μs (default) 00 _B , 10 μs
f_ov_vcc	5:4	rmw	VCC Overvoltage Filter Time 11 _B , 100 μs 10 _B , 50 μs 01 _B , 25 μs (default) 00 _B , 10 μs
f_ov_vdh	3:2	rmw	VDHP Overvoltage Filter Time 11 _B , 100 μs 10 _B , 50 μs 01 _B , 25 μs 00 _B , 10 μs (default)
f_ov_vs	1:0	rmw	Vs Overvoltage Filter Time 11 _B , 100 μs 10 _B , 50 μs 01 _B , 25 μs 00 _B , 10 μs (default)

15 Register Specification

15.1.1.18 Overtemperature & Short Circuit Detection Filter Times

Ft_3

Address: 11_H

Overtemperature & Short Circuit Detection Filter Times

Reset value: 0E_H

7	6	5	4	3	2	1	0
f_ot_sd	f_ot_w	f_bl_scd	f-fi_scd				
rmw	rmw	rmw	rmw				

Field	Bits	Type	Description
f_ot_sd	7	rmw	Overtemperature Shutdown Filter Time 1 _B , 50 μ s 0 _B , 10 μ s (default)
f_ot_w	6:5	rmw	Overtemperature Detection Filter Time 11 _B , 500 μ s 10 _B , 100 μ s 01 _B , 50 μ s 00 _B , 10 μ s (default)
f_bl_scd	4:2	rmw	Short Circuit Detection Blanking Time 111 _B , 15 μ s 110 _B , 10 μ s 101 _B , 5 μ s 100 _B , 3.5 μ s 011 _B , 2 μ s (default) 010 _B , 1.5 μ s 001 _B , 1.0 μ s 000 _B , 0.7 μ s
f-fi_scd	1:0	rmw	Short Circuit Detection Filter Time 11 _B , 5.8 μ s 10 _B , 3.8 μ s (default) 01 _B , 2.0 μ s 00 _B , 1.25 μ s

15 Register Specification

15.1.1.19 Overcurrent Filter Time

Ft_4

Overcurrent Filter Time

Address: 12_H

Reset value: 02_H

7	6	5	4	3	2	1	0
Res						f_oc_op	
none						rmw	

Field	Bits	Type	Description
Res	7:2	none	Reserved 000000 _B , default value. do not change.
f_oc_op	1:0	rmw	Current Sense Amplifier Overcurrent Filter Time 11 _B , 10 μ s 10 _B , 5 μ s (default) 01 _B , 3 μ s 00 _B , 1.5 μ s

15 Register Specification

15.1.1.20 Overcurrent Failure Modes

Fm_6

Overcurrent Failure Modes

Address: 13_H

Reset value: 00_H

7	6	5	4	3	2	1	0
Res		fm_oc_op3		fm_oc_op2		fm_oc_op1	
none		rmw		rmw		rmw	

Field	Bits	Type	Description
Res	7:6	none	Reserved 00 _B , default value. do not change.
fm_oc_op3	5:4	rmw	Current Sense Amplifier 3 Overcurrent Failure Behavior 11 _B , LE - Latched Error 10 _B , ARE - Auto Restart Error 01 _B , ERR - Error 00 _B , W - Warning (default)
fm_oc_op2	3:2	rmw	Current Sense Amplifier 2 Overcurrent Failure Behavior 11 _B , LE - Latched Error 10 _B , ARE - Auto Restart Error 01 _B , ERR - Error 00 _B , W - Warning (default)
fm_oc_op1	1:0	rmw	Current Sense Amplifier 1 Overcurrent Failure Behavior 11 _B , LE - Latched Error 10 _B , ARE - Auto Restart Error 01 _B , ERR - Error 00 _B , W - Warning (default)

15 Register Specification

15.1.2 Control registers

15.1.2.1 Current Sense Amplifier 1&2 - Gain 1

Op_gain_1

Current Sense Amplifier 1&2 - Gain 1

Address: 20_H

Reset value: 33_H

7	6	5	4	3	2	1	0
Res	op1_gain1			Res	op2_gain1		
none	rw			none	rw		

Field	Bits	Type	Description
Res	7	none	Reserved 0 _B , default value. do not change.
op1_gain1	6:4	rw	Current Sense Amplifier 1 - Gain 1 111 _B , 83.19 110 _B , 38.13 101 _B , 34.45 100 _B , 30.81 011 _B , 26.90 (default) 010 _B , 23.35 001 _B , 19.56 000 _B , 15.71
Res	3	none	Reserved 0 _B , default value. do not change.
op2_gain1	2:0	rw	Current Sense Amplifier 2 - Gain 1 111 _B , 83.19 110 _B , 38.13 101 _B , 34.45 100 _B , 30.81 011 _B , 26.90 (default) 010 _B , 23.35 001 _B , 19.56 000 _B , 15.71

15 Register Specification

15.1.2.2 Current Sense Amplifier 1&2 - Gain 2

Op_gain_2

Current Sense Amplifier 1&2 - Gain 2

Address: 21_H

Reset value: 55_H

7	6	5	4	3	2	1	0
Res	op1_gain2			Res	op2_gain2		
none	rw			none	rw		

Field	Bits	Type	Description
Res	7	none	Reserved 0 _B , default value. do not change.
op1_gain2	6:4	rw	Current Sense Amplifier 1 - Gain 2 111 _B , 83.19 110 _B , 38.13 101 _B , 34.45 (default) 100 _B , 30.81 011 _B , 26.90 010 _B , 23.35 001 _B , 19.56 000 _B , 15.71
Res	3	none	Reserved 0 _B , default value. do not change.
op2_gain2	2:0	rw	Current Sense Amplifier 2 - Gain 2 111 _B , 83.19 110 _B , 38.13 101 _B , 34.45 (default) 100 _B , 30.81 011 _B , 26.90 010 _B , 23.35 001 _B , 19.56 000 _B , 15.71

15 Register Specification

15.1.2.3 Current Sense Amplifier 3 - Gain 1&2

Op_gain_3

Current Sense Amplifier 3 - Gain 1&2

Address: 22_H

Reset value: 53_H

7	6	5	4	3	2	1	0
Res	op3_gain2			Res	op3_gain1		
none	rw			none	rw		

Field	Bits	Type	Description
Res	7	none	Reserved 0 _B , default value. do not change.
op3_gain2	6:4	rw	Current Sense Amplifier 3 - Gain 2 111 _B , 83.19 110 _B , 38.13 101 _B , 34.45 (default) 100 _B , 30.81 011 _B , 26.90 010 _B , 23.35 001 _B , 19.56 000 _B , 15.71
Res	3	none	Reserved 0 _B , default value. do not change.
op3_gain1	2:0	rw	Current Sense Amplifier 3 - Gain 1 111 _B , 83.19 110 _B , 38.13 101 _B , 34.45 100 _B , 30.81 011 _B , 26.90 (default) 010 _B , 23.35 001 _B , 19.56 000 _B , 15.71

15 Register Specification

15.1.2.4 Current Sense Amplifier Zero Current Offset

Op_0cl

Address: 23_H

Current Sense Amplifier Zero Current Offset

Reset value: 5F_H

7	6	5	4	3	2	1	0
zcl		ofs					
rw		rw					

Field	Bits	Type	Description
zcl	7:6	rw	Zero Current Output Voltage Offset 11 _B , Reserved 10 _B , 2.5 V 01 _B , 1.65 V (default) 00 _B , Reserved
ofs	5:0	rw	Zero Current Output Voltage Offset Fine Adjustment 111111 _B , Most positive offset adjustment 011111 _B , No adjustment (default) 000000 _B , Most negative offset adjustment

15 Register Specification

15.1.2.5 Current Sense Amplifier Configuration

op_con

Current Sense Amplifier Configuration

Address: 24_H

Reset value: 07_H

7	6	5	4	3	2	1	0
op1_cal	op2_cal	op3_cal	Res		op1_cal_n	op2_cal_n	op3_cal_n
rwc	rwc	rwc	none		rwc	rwc	rwc

Field	Bits	Type	Description
op1_cal	7	rwc	CSA 1 Calibration start 1 _B , Set calibration (self clearing if completed) 0 _B , No ongoing calibration (default)
op2_cal	6	rwc	CSA 2 Calibration start 1 _B , Set calibration (self clearing if completed) 0 _B , No ongoing calibration (default)
op3_cal	5	rwc	CSA 3 Calibration start 1 _B , Set calibration (self clearing if completed) 0 _B , No ongoing calibration (default)
Res	4:3	none	Reserved 00 _B , default value. do not change.
op1_cal_n	2	rwc	No CSA 1 Calibration start 1 _B , No ongoing calibration (default) 0 _B , Set calibration (self clearing if completed)
op2_cal_n	1	rwc	No CSA 2 Calibration start 1 _B , No ongoing calibration (default) 0 _B , Set calibration (self clearing if completed)
op3_cal_n	0	rwc	No CSA 3 Calibration start 1 _B , No ongoing calibration (default) 0 _B , Set calibration (self clearing if completed)

15 Register Specification

15.1.2.6 Short Circuit Detection Threshold Low-side 1

Sc_ls_1

Address: 25_H

Short Circuit Detection Threshold Low-side 1

Reset value: 1A_H



Field	Bits	Type	Description
sc_ls_1	7:0	rw	Low-side 1 SCD Threshold (positive Two's Complement only) [formula: (value)*1.215/104; unit: Volt] 01111111 _B , SCD deactivated 01111110 _B , 1.472 V - Maximum SCDL 00011010 _B , 304 mV (default) 00000001 _B , 11.7 mV - Minimum SCDL

15 Register Specification

15.1.2.7 Short Circuit Detection Threshold Low-side 2

Sc_ls_2

Address: 26_H

Short Circuit Detection Threshold Low-side 2

Reset value: 1A_H



Field	Bits	Type	Description
sc_ls_2	7:0	rw	Low-side 2 SCD Threshold (positive Two's Complement only) [formula: (value)*1.215/104; unit: Volt] 01111111 _B , SCD deactivated 01111110 _B , 1.472 V - Maximum SCDL 00011010 _B , 304 mV (default) 00000001 _B , 11.7 mV - Minimum SCDL

15 Register Specification

15.1.2.8 Short Circuit Detection Threshold Low-side 3

Sc_ls_3

Address: 27_H

Short Circuit Detection Threshold Low-side 3

Reset value: 1A_H



Field	Bits	Type	Description
sc_ls_3	7:0	rw	Low-side 3 SCD Threshold (positive Two's Complement only) [formula: (value)*1.215/104; unit: Volt] 01111111 _B , SCD deactivated 01111110 _B , 1.472 V - Maximum SCDL 00011010 _B , 304 mV (default) 00000001 _B , 11.7 mV - Minimum SCDL

15 Register Specification


15.1.2.9 Short Circuit Detection Threshold High-side 1

Sc_hs_1

Address: 28_H

Short Circuit Detection Threshold High-side 1

Reset value: 1A_H



Field	Bits	Type	Description
sc_hs_1	7:0	rw	High-side 1 SCD Threshold (positive Two's Complement only) [formula: (value)*1.215/104; unit: Volt] 01111111 _B , SCD deactivated 01111110 _B , 1.472 V - Maximum SCDL 00011010 _B , 304 mV (default) 00000001 _B , 11.7 mV - Minimum SCDL

15 Register Specification


15.1.2.10 Short Circuit Detection Threshold High-side 2

Sc_hs_2

Address: 29_H

Short Circuit Detection Threshold High-side 2

Reset value: 1A_H



Field	Bits	Type	Description
sc_hs_2	7:0	rw	High-side 2 SCD Threshold (positive Two's Complement only) [formula: (value)*1.215/104; unit: Volt] 01111111 _B , SCD deactivated 01111110 _B , 1.472 V - Maximum SCDL 00011010 _B , 304 mV (default) 00000001 _B , 11.7 mV - Minimum SCDL

15 Register Specification


15.1.2.11 Short Circuit Detection Threshold High-side 3

Sc_hs_3

Address: 2A_H

Short Circuit Detection Threshold High-side 3

Reset value: 1A_H



Field	Bits	Type	Description
sc_hs_3	7:0	rw	High-side 3 SCD Threshold (positive Two's Complement only) [formula: (value)*1.215/104; unit: Volt] 01111111 _B , SCD deactivated 01111110 _B , 1.472 V - Maximum SCDL 00011010 _B , 304 mV (default) 00000001 _B , 11.7 mV - Minimum SCDL

15 Register Specification

15.1.2.12 Limp Home Activation and Half Bridge Deactivation

Li_ctr

Address: 2B_H

Limp Home Activation and Half Bridge Deactivation

Reset value: E8_H

7	6	5	4	3	2	1	0
en_hb3	en_hb2	en_hb1	en_limp	ex_limp	dis_hb3	dis_hb2	dis_hb1
rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
en_hb3	7	rw	Enable Half Bridge 3 1 _B , Output stages of half bridge 3 active (default) 0 _B , Output stages of half bridge 3 external FET off, dedicated protection functions deactivated
en_hb2	6	rw	Enable Half Bridge 2 1 _B , Output stages of half bridge 2 active (default) 0 _B , Output stages of half bridge 2 external FET off, dedicated protection functions deactivated
en_hb1	5	rw	Enable Half Bridge 1 1 _B , Output stages of half bridge 1 active (default) 0 _B , Output stages of half bridge 1 external FET off, dedicated protection functions deactivated
en_limp	4	rw	Limp home Mode Entry 1 _B , Enter 0 _B , Exit (default)
ex_limp	3	rw	Limp home Mode Exit 1 _B , Exit (default) 0 _B , Enter
dis_hb3	2	rw	Disable Half Bridge 3 1 _B , Output stages of half bridge 3 external FET off, dedicated protection functions deactivated 0 _B , Output stages of half bridge 3 active (default)
dis_hb2	1	rw	Disable Half Bridge 2 1 _B , Output stages of half bridge 2 external FET off, dedicated protection functions deactivated 0 _B , Output stages of half bridge 2 active (default)
dis_hb1	0	rw	Disable Half Bridge 1 1 _B , Output stages of half bridge 1 external FET off, dedicated protection functions deactivated 0 _B , Output stages of half bridge 1 active (default)

15 Register Specification

15.1.2.13 Shift Phase Voltage Feedback and CSA Gain

Misc_ctr

Address: 2C_H

Shift Phase Voltage Feedback and CSA Gain

Reset value: 00_H

7	6	5	4	3	2	1	0
sh_op_gain	Res			art		Res	pfb
rw	none			rw		none	rw

Field	Bits	Type	Description
sh_op_gain	7	rw	Shift between the gain registers of the Current Sense Amplifier Gain 1 _B , Gain Setting opX_gain2 active 0 _B , Gain Setting opX_gain1 active (default)
Res	6:4	none	Reserved 000 _B , default value. do not change.
art	3:2	rw	Phase Selection in Rectification Mode 11 _B , Reserved 10 _B , Phase 3 selected 01 _B , Phase 2 selected 00 _B , Phase 1 selected (default)
Res	1	none	Reserved 0 _B , default value. do not change.
pfb	0	rw	Digital Phase Feedback Thresholds 1 _B , 50/50% 0 _B , 80/25% (default)

15 Register Specification


15.1.2.14 Passive Rectification Threshold

art_tlp

Address: 2D_H

Passive Rectification Threshold

Reset value: F8_H



Field	Bits	Type	Description
tl_art_p	7:0	rw	Passive Rectification Threshold (Two's Complement only) [formula: (value-1)*1.215/104; unit: Volt] 00000001 _B , -0 V - Maximum value 00000000 _B , -0.0117 V 11111000 _B , -0.105 V (default) 10000001 _B , -1.495 V - Minimum value 10000000 _B , deactivated

15 Register Specification

15.1.2.15 Active Rectification Threshold

art_tla

Address: 2E_H

Active Rectification Threshold

Reset value: 06_H



Field	Bits	Type	Description
tl_art_a	7:0	rw	Active Rectification Threshold (Two's Complement only) [formula: (value)*1.215/104; unit: Volt] 01111111 _B , deactivated 01111110 _B , 1.472 V - Maximum value 00000110 _B , 0.070 V (default) 00000001 _B , 0.0117 V 00000000 _B , 0 V - Minimum value

15 Register Specification

15.1.2.16 Rectification Filter Time

art_fi

Rectification Filter Time

Address: 2F_H

Reset value: 53_H

7	6	5	4	3	2	1	0
fi_art_tlp				fi_art_tla			
rw				rw			

Field	Bits	Type	Description
fi_art_tlp	7:4	rw	Passive Rectification Filter Time 1111 _B , Maximum Filter Time 0101 _B , Default Filter Time 0000 _B , Minimum Filter Time
fi_art_tla	3:0	rw	Active Rectification Filter Time 1111 _B , Maximum Filter Time 0011 _B , Default Filter Time 0000 _B , Minimum Filter Time

15 Register Specification

15.1.2.17 Rectification Accuracy

art_acc

Rectification Accuracy

Address: 30_H

Reset value: 21_H

7	6	5	4	3	2	1	0
acc_art_tlp			Res	acc_art_tla			
rw			none	rw			

Field	Bits	Type	Description
acc_art_tlp	7:5	rw	Passive Rectification Accuracy 111 _B , Reserved7 110 _B , Reserved6 101 _B , Reserved5 100 _B , High accuracy 011 _B , Reserved3 010 _B , Medium accuracy 001 _B , Low accuracy (default) 000 _B , Reserved0
Res	4:3	none	Reserved 00 _B , default value. do not change.
acc_art_tla	2:0	rw	Active Rectification Accuracy 111 _B , Reserved7 110 _B , Reserved6 101 _B , Reserved5 100 _B , High accuracy 011 _B , Reserved3 010 _B , Medium accuracy 001 _B , Low accuracy (default) 000 _B , Reserved0

15 Register Specification

15.1.2.18 Rectification Mode entry

art_entry

Rectification Mode entry

Address: 31_H

Reset value: 80_H

7	6	5	4	3	2	1	0
art_dis	Res						art_en
rw	none						rw

Field	Bits	Type	Description
art_dis	7	rw	Rectification Mode Disable 1 _B , Exit rectification mode (default) 0 _B , Enter rectification mode
Res	6:1	none	Reserved 000000 _B , default value. do not change.
art_en	0	rw	Rectification Mode Enable 1 _B , Enter rectification mode 0 _B , Exit rectification mode (default)

15 Register Specification


15.1.2.19 No Operation

nop

Address: 32_H

No Operation

Reset value: 00_H



Field	Bits	Type	Description
nop	7:0	rw	No Operation 00000000 _B , default

15 Register Specification

15.1.2.20 Reverse Diode Measurement

Drev_mark

Reverse Diode Measurement

Address: 33_H

Reset value: 00_H

7	6	5	4	3	2	1	0
Drev_acc	hs3	hs2	hs1	ls3	ls2	ls1	
rw	rwc	rwc	rwc	rwc	rwc	rwc	rwc

Field	Bits	Type	Description
Drev_acc	7:6	rw	Accuracy of Reverse Diode Measurement 11 _B , Reserved 3 10 _B , High Accuracy 01 _B , Medium Accuracy 00 _B , Low Accuracy (default)
hs3	5	rwc	High-side 3 Reverse Diode Measurement 1 _B , Enabled (self clearing after measurement completed) 0 _B , Disabled (default)
hs2	4	rwc	High-side 2 Reverse Diode Measurement 1 _B , Enabled (self clearing after measurement completed) 0 _B , Disabled (default)
hs1	3	rwc	High-side 1 Reverse Diode Measurement 1 _B , Enabled (self clearing after measurement completed) 0 _B , Disabled (default)
ls3	2	rwc	Low-side 3 Reverse Diode Measurement 1 _B , Enabled (self clearing after measurement completed) 0 _B , Disabled (default)
ls2	1	rwc	Low-side 2 Reverse Diode Measurement 1 _B , Enabled (self clearing after measurement completed) 0 _B , Disabled (default)
ls1	0	rwc	Low-side 1 Reverse Diode Measurement 1 _B , Enabled (self clearing after measurement completed) 0 _B , Disabled (default)

15 Register Specification

15.1.2.21 Drain Source Measurement

Ds_mark

Drain Source Measurement

Address: 34_H

Reset value: 00_H

7	6	5	4	3	2	1	0
Res	hs3	hs2	hs1	ls3	ls2	ls1	
none	rwc	rwc	rwc	rwc	rwc	rwc	rwc

Field	Bits	Type	Description
Res	7:6	none	Reserved 00 _B , default value. do not change.
hs3	5	rwc	High-side 3 Drain Source Measurement 1 _B , Enabled (self clearing after measurement deactivated) 0 _B , Disabled (default)
hs2	4	rwc	High-side 2 Drain Source Measurement 1 _B , Enabled (self clearing after measurement deactivated) 0 _B , Disabled (default)
hs1	3	rwc	High-side 1 Drain Source Measurement 1 _B , Enabled (self clearing after measurement deactivated) 0 _B , Disabled (default)
ls3	2	rwc	Low-side 3 Drain Source Measurement 1 _B , Enabled (self clearing after measurement deactivated) 0 _B , Disabled (default)
ls2	1	rwc	Low-side 2 Drain Source Measurement 1 _B , Enabled (self clearing after measurement deactivated) 0 _B , Disabled (default)
ls1	0	rwc	Low-side 1 Drain Source Measurement 1 _B , Enabled (self clearing after measurement deactivated) 0 _B , Disabled (default)

15 Register Specification

15.1.3 Self_test registers

15.1.3.1 Self Test Selection 1

Sel_st_1

Self Test Selection 1

Address: 35_H

Reset value: 00_H

7	6	5	4	3	2	1	0
st_uv_vcc	st_scd_hs	st_scd_ls	st_uv_cb	Res	st_hs	st_ls	Res
rw	rw	rw	rw	none	rwc	rwc	none

Field	Bits	Type	Description
st_uv_vcc	7	rw	VCC Undervoltage Self Test 1 _B , Enable 0 _B , Disable (default)
st_scd_hs	6	rw	Short Circuit Detection at High-side Self Test 1 _B , Enable 0 _B , Disable (default)
st_scd_ls	5	rw	Short Circuit Detection at Low-side Self Test 1 _B , Enable 0 _B , Disable (default)
st_uv_cb	4	rw	CB Undervoltage Self Test 1 _B , Enable 0 _B , Disable (default)
Res	3	none	Reserved 0 _B , default value. do not change.
st_hs	2	rwc	Drain Source Voltage Measurement High-side Self Test 1 _B , Enable (self clearing) 0 _B , Disable (default)
st_ls	1	rwc	Drain Source Voltage Measurement Low-side Self Test 1 _B , Enable (self clearing) 0 _B , Disable (default)
Res	0	none	Reserved 0 _B , default value. do not change.

15 Register Specification

15.1.3.2 Self Test Selection 2

Sel_st_2

Address: 36_H

Self Test Selection 2

Reset value: 00_H

7	6	5	4	3	2	1	0
Res	en_op3_gt2	en_op3_gt1	en_op2_gt2	en_op2_gt1	en_op1_gt2	en_op1_gt1	en_vreg_op
none	rw	rw	rw	rw	rw	rw	rwc

Field	Bits	Type	Description
Res	7	none	Reserved 0 _B , default value. do not change.
en_op3_gt2	6	rw	Current Sense Amplifier 3 - Self-test of CSA3 gain test high voltage VSSC_GTIHV with gain register op3_gain2 1 _B , Enable 0 _B , Disable (default)
en_op3_gt1	5	rw	Current Sense Amplifier 3 - Self-test of CSA3 gain test low voltage VSSC_GTILV with gain register op3_gain1 1 _B , Enable 0 _B , Disable (default)
en_op2_gt2	4	rw	Current Sense Amplifier 2 - Self-test of CSA2 gain test high voltage VSSC_GTIHV with gain register op2_gain2 1 _B , Enable 0 _B , Disable (default)
en_op2_gt1	3	rw	Current Sense Amplifier 2 - Self-test of CSA2 gain test low voltage VSSC_GTILV with gain register op2_gain1 1 _B , Enable 0 _B , Disable (default)
en_op1_gt2	2	rw	Current Sense Amplifier 1 - Self-test of CSA1 gain test high voltage VSSC_GTIHV with gain register op1_gain2 1 _B , Enable 0 _B , Disable (default)
en_op1_gt1	1	rw	Current Sense Amplifier 1 - Self-test of CSA1 gain test low voltage VSSC_GTILV with gain register op1_gain1 1 _B , Enable 0 _B , Disable (default)
en_vreg_op	0	rwc	Supply Voltage Measurement of Current Sense Amplifiers and Reference Buffer 1 _B , Enable 0 _B , Disable (default)

15 Register Specification

15.1.3.3 Self Test Mode Entry

En_st

Address: 37_H

Self Test Mode Entry

Reset value: 80_H

7	6	5	4	3	2	1	0
dis_st	Res						en_st
rw	none						rw

Field	Bits	Type	Description
dis_st	7	rw	Self Test Mode Disable 1 _B , Exit self test mode (default) 0 _B , Enter self test mode
Res	6:1	none	Reserved 000000 _B , default value. do not change.
en_st	0	rw	Self Test Mode Enable 1 _B , Enter self test mode 0 _B , Exit self test mode (default)

15 Register Specification

15.1.4 Read registers

15.1.4.1 Operation Mode Overview

Om_over

Operation Mode Overview

Address: 40_H

Reset value: 00_H

7	6	5	4	3	2	1	0
norm_m	rect_m	err_m	soff_m	self_test_m	conf_lock	conf_m	idle_m
r	r	r	r	r	r	r	r

Field	Bits	Type	Description
norm_m	7	r	Normal Operation Mode (Motor Driving Mode) Active 1 _B , In Driving Mode 0 _B , Not in Driving Mode
rect_m	6	r	Normal Operation Mode (Rectification Mode) Active 1 _B , In Rectification Mode 0 _B , Not in Rectification Mode
err_m	5	r	Error Mode Active 1 _B , in Error Mode 0 _B , Not in Error Mode
soff_m	4	r	SOFF Mode Active 1 _B , In SOFF Mode 0 _B , Not in SOFF Mode
self_test_m	3	r	Self Test Mode Active 1 _B , in Self Test Mode 0 _B , Not in Self Test Mode
conf_lock	2	r	Configuration Lock Mode Active 1 _B , In Configuration Lock Mode 0 _B , Not in Configuration Lock Mode
conf_m	1	r	Configuration Mode Active 1 _B , In Configuration Mode 0 _B , Not in Configuration Mode
idle_m	0	r	Idle Mode Active 1 _B , In Idle Mode 0 _B , Not in Idle Mode

15 Register Specification

15.1.4.2 Error Overview

Err_over

Error Overview

Address: 41_H

Reset value: 00_H

7	6	5	4	3	2	1	0
int12	ext	outp	india	sd	sca	op	osf
rc	rc	rc	rc	rc	rc	rc	rc

Field	Bits	Type	Description
int12	7	rc	Internal Error 1 _B , Error set 0 _B , No error
ext	6	rc	External Error 1 _B , Error set 0 _B , No error
outp	5	rc	Output Pin Error 1 _B , Error set 0 _B , No error
india	4	rc	Input Pattern Violation Error 1 _B , Error set 0 _B , No error
sd	3	rc	Shutdown Error 1 _B , Error set 0 _B , No error
sca	2	rc	Short Circuit Error 1 _B , Error set 0 _B , No error
op	1	rc	Current Sense Amplifier Error 1 _B , Error set 0 _B , No error
osf	0	rc	Output Stage Feedback Error 1 _B , Error set 0 _B , No error

15 Register Specification

15.1.4.3 Special Event Register

Ser Address: 42_H
Special Event Register Reset value: 00_H

7	6	5	4	3	2	1	0
err_ot_w	lfw	ctrl_reg_in valid	gtm	apc_act	Res	limp_on	rom
rc	rc	rc	r	r	none	r	rc

Field	Bits	Type	Description
err_ot_w	7	rc	Overtemperature Detection 1 _B , Error set 0 _B , No error
lfw	6	rc	Latent Fault Warning 1 _B , Error set 0 _B , No error
ctrl_reg_invalid	5	rc	Error Correction of Control Register Failed 1 _B , Failed 0 _B , No fail
gtm	4	r	global test mode 1 _B , Entered 0 _B , Not in global test mode
apc_act	3	r	Phase Cut off Activation 1 _B , Activated 0 _B , Deactivated
Res	2	none	Reserved 0 _B , default value. do not change.
limp_on	1	r	Limp Home Mode 1 _B , In Limp Home Mode 0 _B , Not in Limp Home Mode (default)
rom	0	rc	Reduced Operation Mode has occurred 1 _B , ROM occurred 0 _B , No ROM occurred

15 Register Specification

15.1.4.4 Internal Errors 1

Err_i_1

Internal Errors 1

Address: 43_H

Reset value: 00_H

7	6	5	4	3	2	1	0
Res	err_uv_cb	err_uv_reg 5	err_uv_reg 6	err_ov_reg 6	err_uv_reg 4	err_uv_vcc _rom	err_ov_reg 1
none	rc	rc	rc	rc	rc	rc	rc

Field	Bits	Type	Description
Res	7	none	Reserved 0 _B , default value. do not change.
err_uv_cb	6	rc	CB Undervoltage Detection Error 1 _B , Error set 0 _B , No error
err_uv_reg5	5	rc	Undervoltage Internal Regulator 5 Error for Reduced Operation Mode 1 _B , Error set 0 _B , No error
err_uv_reg6	4	rc	Undervoltage Internal Regulator 6 Error 1 _B , Error set 0 _B , No error
err_ov_reg6	3	rc	Overvoltage Internal Regulator 6 Error 1 _B , Error set 0 _B , No error
err_uv_reg4	2	rc	Undervoltage Internal Regulator 4 Error 1 _B , Error set 0 _B , No error
err_uv_vcc_rom	1	rc	Undervoltage External VCC for Reduced Operation Mode 1 _B , Error set 0 _B , No error
err_ov_reg1	0	rc	Overvoltage Internal Regulator 1 Error 1 _B , Error set 0 _B , No error

15 Register Specification

15.1.4.5 Internal Errors 2

Err_i_2

Address: 44_H

Internal Errors 2

Reset value: 00_H

7	6	5	4	3	2	1	0
err_ov_bs1	err_ov_bs2	err_ov_bs3	err_cp1	err_cp2	err_uv_bs1	err_uv_bs2	err_uv_bs3
rc	rc	rc	rc	rc	rc	rc	rc

Field	Bits	Type	Description
err_ov_bs1	7	rc	High-side Buffer Capacitor 1 Overvoltage Detection Error 1 _B , Error set 0 _B , No error
err_ov_bs2	6	rc	High-side Buffer Capacitor 2 Overvoltage Detection Error 1 _B , Error set 0 _B , No error
err_ov_bs3	5	rc	High-side Buffer Capacitor 3 Overvoltage Detection Error 1 _B , Error set 0 _B , No error
err_cp1	4	rc	Charge Pump 1 Overload Error 1 _B , Error set 0 _B , No error
err_cp2	3	rc	Charge Pump 2 Overload Error 1 _B , Error set 0 _B , No error
err_uv_bs1	2	rc	High-side Buffer Capacitor 1 Undervoltage Detection Error 1 _B , Error set 0 _B , No error
err_uv_bs2	1	rc	High-side Buffer Capacitor 2 Undervoltage Detection Error 1 _B , Error set 0 _B , No error
err_uv_bs3	0	rc	High-side Buffer Capacitor 3 Undervoltage Detection Error 1 _B , Error set 0 _B , No error

15 Register Specification

15.1.4.6 External Errors

Err_e

External Errors

Address: 45_H

Reset value: 00_H

7	6	5	4	3	2	1	0
Res	err_ov_ld_vdh	err_ov_vcc	err_uv_vcc	err_uv_vs	err_ov_vs	err_uv_vdh	err_ov_vdh
none	rc	rc	rc	rc	rc	rc	rc

Field	Bits	Type	Description
Res	7	none	Reserved 0 _B , default value. do not change.
err_ov_ld_vdh	6	rc	Load Dump Detection CH2 at Pin VDHP 1 _B , Error set 0 _B , No error
err_ov_vcc	5	rc	VCC Overvoltage Detection Error 1 _B , Error set 0 _B , No error
err_uv_vcc	4	rc	VCC Undervoltage Detection Error 1 _B , Error set 0 _B , No error
err_uv_vs	3	rc	Vs Undervoltage Detection Error 1 _B , Error set 0 _B , No error
err_ov_vs	2	rc	Vs Overvoltage Detection Error 1 _B , Error set 0 _B , No error
err_uv_vdh	1	rc	VDHP Undervoltage Detection Error 1 _B , Error set 0 _B , No error
err_ov_vdh	0	rc	VDHP Overvoltage Detection Error 1 _B , Error set 0 _B , No error

15 Register Specification

15.1.4.7 Shutdown Errors

Err_sd

Shutdown Errors

Address: 46_H

Reset value: 00_H

7	6	5	4	3	2	1	0
sd_ot	sd_ov_vs	sd_ov_vdh	sd_uv_cb	sd_clkfail	sd_ov_cp	sd_cp1	sd_ddp_stuck
rc	rc	rc	rc	rc	rc	rc	rc

Field	Bits	Type	Description
sd_ot	7	rc	Overtemperature Shutdown 1 _B , Error set 0 _B , No error
sd_ov_vs	6	rc	Vs Overvoltage Shutdown 1 _B , Error set 0 _B , No error
sd_ov_vdh	5	rc	VDHP Overvoltage Shutdown 1 _B , Error set 0 _B , No error
sd_uv_cb	4	rc	CB Undervoltage Shutdown 1 _B , Error set 0 _B , No error
sd_clkfail	3	rc	Internal Clock Supervision Shutdown 1 _B , Error set 0 _B , No error
sd_ov_cp	2	rc	Charge Pump Overvoltage Shutdown at Pin CB or Pin CH2-CL2 1 _B , Error set 0 _B , No error
sd_cp1	1	rc	Vs Path Charge Pump Input Overload 1 _B , Error set 0 _B , No error
sd_ddp_stuck	0	rc	Digital Driving Path Stucked Shutdown 1 _B , Error set 0 _B , No error

15 Register Specification

15.1.4.8 Short Circuit Errors

Err_scd

Short Circuit Errors

Address: 47_H

Reset value: 00_H

7	6	5	4	3	2	1	0
err_scd_hs1	err_scd_hs2	err_scd_hs3	err_scd_ls1	err_scd_ls2	err_scd_ls3	Res	
rc	rc	rc	rc	rc	rc	none	

Field	Bits	Type	Description
err_scd_hs1	7	rc	Short Circuit Detection at High-side 1 1 _B , Error set 0 _B , No error
err_scd_hs2	6	rc	Short Circuit Detection at High-side 2 1 _B , Error set 0 _B , No error
err_scd_hs3	5	rc	Short Circuit Detection at High-side 3 1 _B , Error set 0 _B , No error
err_scd_ls1	4	rc	Short Circuit Detection at Low-side 1 1 _B , Error set 0 _B , No error
err_scd_ls2	3	rc	Short Circuit Detection at Low-side 2 1 _B , Error set 0 _B , No error
err_scd_ls3	2	rc	Short Circuit Detection at Low-side 3 1 _B , Error set 0 _B , No error
Res	1:0	none	Reserved 00 _B , default value. do not change.

15 Register Specification

15.1.4.9 Input Pattern Violations

Err_indiag

Input Pattern Violations

Address: 48_H

Reset value: 00_H

7	6	5	4	3	2	1	0
err_ind_hs1	err_ind_hs2	err_ind_hs3	err_ind_ls1	err_ind_ls2	err_ind_ls3	Res	
rc	rc	rc	rc	rc	rc	none	

Field	Bits	Type	Description
err_ind_hs1	7	rc	Input Pattern Violation at IH1_N 1 _B , Error set 0 _B , No error
err_ind_hs2	6	rc	Input Pattern Violation at IH2_N 1 _B , Error set 0 _B , No error
err_ind_hs3	5	rc	Input Pattern Violation at IH3_N 1 _B , Error set 0 _B , No error
err_ind_ls1	4	rc	Input Pattern Violation at IL1 1 _B , Error set 0 _B , No error
err_ind_ls2	3	rc	Input Pattern Violation at IL2 1 _B , Error set 0 _B , No error
err_ind_ls3	2	rc	Input Pattern Violation at IL3 1 _B , Error set 0 _B , No error
Res	1:0	none	Reserved 00 _B , default value. do not change.

15 Register Specification

15.1.4.10 Output Stage Feedback Errors

Err_osf

Address: 49_H

Output Stage Feedback Errors

Reset value: 00_H

7	6	5	4	3	2	1	0
err_osf_hs3	err_osf_hs2	err_osf_hs1	err_osf_ls3	err_osf_ls2	err_osf_ls1	Res	
rc	rc	rc	rc	rc	rc	none	

Field	Bits	Type	Description
err_osf_hs3	7	rc	Output Stage High-side 3 Feedback Error 1 _B , Error set 0 _B , No error
err_osf_hs2	6	rc	Output Stage High-side 2 Feedback Error 1 _B , Error set 0 _B , No error
err_osf_hs1	5	rc	Output Stage High-side 1 Feedback Error 1 _B , Error set 0 _B , No error
err_osf_ls3	4	rc	Output Stage Low-side 3 Feedback Error 1 _B , Error set 0 _B , No error
err_osf_ls2	3	rc	Output Stage Low-side 2 Feedback Error 1 _B , Error set 0 _B , No error
err_osf_ls1	2	rc	Output Stage Low-side 1 Feedback Error 1 _B , Error set 0 _B , No error
Res	1:0	none	Reserved 00 _B , default value. do not change.

15 Register Specification

15.1.4.11 SPI Communication and Configuration Errors

Err_spiconf

SPI Communication and Configuration Errors

Address: 4A_H

Reset value: 00_H

7	6	5	4	3	2	1	0
Res	conf_sig_in valid	conf_to	spi_add_in valid	err_spi_crc	err_spi_wd	err_spi_to	err_spi_fra me
none	rc	rc	rc	rc	rc	rc	rc

Field	Bits	Type	Description
Res	7	none	Reserved 0 _B , default value. do not change.
conf_sig_invalid	6	rc	Configuration Signature Invalid 1 _B , Error set 0 _B , No error
conf_to	5	rc	Configuration Time-Out 1 _B , Error set 0 _B , No error
spi_add_invalid	4	rc	Invalid Address Access 1 _B , Error set 0 _B , No error
err_spi_crc	3	rc	SPI CRC Error 1 _B , Error set 0 _B , No error
err_spi_wd	2	rc	SPI watchdog Error 1 _B , Error set 0 _B , No error
err_spi_to	1	rc	SPI Time-out 1 _B , Error set 0 _B , No error
err_spi_frame	0	rc	SPI Frame Error 1 _B , Error set 0 _B , No error

15 Register Specification

15.1.4.12 Current Sense Amplifiers 1 & 2 Errors

Err_op_12

Current Sense Amplifiers 1 & 2 Errors

Address: 4B_H

Reset value: 00_H

7	6	5	4	3	2	1	0
err_op2_calib	err_op2_ov	err_op2_uv	err_oc_op2	err_op1_calib	err_op1_ov	err_op1_uv	err_oc_op1
rc	rc	rc	rc	rc	rc	rc	rc

Field	Bits	Type	Description
err_op2_calib	7	rc	Current Sense Amplifier 2 Calibration Failed 1 _B , Error set 0 _B , No error
err_op2_ov	6	rc	Current Sense Amplifier 2 Supply Overvoltage 1 _B , Error set 0 _B , No error
err_op2_uv	5	rc	Current Sense Amplifier 2 Supply Undervoltage 1 _B , Error set 0 _B , No error
err_oc_op2	4	rc	Current Sense Amplifier 2 Overcurrent 1 _B , Error set 0 _B , No error
err_op1_calib	3	rc	Current Sense Amplifier 1 Calibration Failed 1 _B , Error set 0 _B , No error
err_op1_ov	2	rc	Current Sense Amplifier 1 and VRO Buffer Supply Overvoltage 1 _B , Error set 0 _B , No error
err_op1_uv	1	rc	Current Sense Amplifier 1 and VRO Buffer Supply Undervoltage 1 _B , Error set 0 _B , No error
err_oc_op1	0	rc	Current Sense Amplifier 1 Overcurrent 1 _B , Error set 0 _B , No error

15 Register Specification

15.1.4.13 Current Sense Amplifier 3

Err_op_3

Current Sense Amplifier 3

Address: 4C_H

Reset value: 00_H

7	6	5	4	3	2	1	0
Res				err_op3_calib	err_op3_ov	err_op3_uv	err_oc_op3
none				rc	rc	rc	rc

Field	Bits	Type	Description
Res	7:4	none	Reserved 0000 _B , default value. do not change.
err_op3_calib	3	rc	Current Sense Amplifier 3 Calibration Failed 1 _B , Error set 0 _B , No error
err_op3_ov	2	rc	Current Sense Amplifier 3 Supply Overvoltage 1 _B , Error set 0 _B , No error
err_op3_uv	1	rc	Current Sense Amplifier 3 Supply Undervoltage 1 _B , Error set 0 _B , No error
err_oc_op3	0	rc	Current Sense Amplifier 3 Overcurrent 1 _B , Error set 0 _B , No error

15 Register Specification

15.1.4.14 Digital Output Pin Errors

Err_outp

Digital Output Pin Errors

Address: 4D_H

Reset value: 00_H

7	6	5	4	3	2	1	0
Res			err_outp_P FB3	err_outp_P FB2	err_outp_P FB1	err_outp_ miso	err_outp_e rrn
none			rc	rc	rc	rc	rc

Field	Bits	Type	Description
Res	7:5	none	Reserved 000 _B , default value. do not change.
err_outp_PFB3	4	rc	PFB3 Pin Shorted 1 _B , Error set 0 _B , No error
err_outp_PFB2	3	rc	PFB2 Pin Shorted 1 _B , Error set 0 _B , No error
err_outp_PFB1	2	rc	PFB1 Pin Shorted 1 _B , Error set 0 _B , No error
err_outp_miso	1	rc	MISO Pin Shorted 1 _B , Error set 0 _B , No error
err_outp_errn	0	rc	ERR_N Pin Shorted 1 _B , Error set 0 _B , No error

15 Register Specification


15.1.4.15 Low-side 1 Drain Source Measurement

dsm_ls1

Low-side 1 Drain Source Measurement

Address: 4E_H

Reset value: 00_H



Field	Bits	Type	Description
dsm_ls1	7:0	r	Low-side 1 Drain Source Measurement Result (Two's Complement) [formula: (value-1)*1.215/104; unit: Volt] 01111111 _B , 1.472 V - Maximum value 10000000 _B , -1.496 V - Minimum value

15 Register Specification


15.1.4.16 Low-side 2 Drain Source Measurement

dsm_ls2

Low-side 2 Drain Source Measurement

Address: 4F_H

Reset value: 00_H



Field	Bits	Type	Description
dsm_ls2	7:0	r	Low-side 2 Drain Source Measurement Result (Two's Complement) [formula: (value-1)*1.215/104; unit: Volt] 01111111 _B , 1.472 V - Maximum value 10000000 _B , -1.496 V - Minimum value

15 Register Specification


15.1.4.17 Low-side 3 Drain Source Measurement

dsm_ls3

Address: 50_H

Low-side 3 Drain Source Measurement

Reset value: 00_H



Field	Bits	Type	Description
dsm_ls3	7:0	r	Low-side 3 Drain Source Measurement Result (Two's Complement) [formula: (value-1)*1.215/104; unit: Volt] 01111111 _B , 1.472 V - Maximum value 10000000 _B , -1.496 V - Minimum value

15 Register Specification


15.1.4.18 High-side 1 Drain Source Measurement

dsm_hs1

Address: 51_H

High-side 1 Drain Source Measurement

Reset value: 00_H



Field	Bits	Type	Description
dsm_hs1	7:0	r	High-side 1 Drain Source Measurement Result (Two's Complement) [formula: (value-1)*1.215/104; unit: Volt] 01111111 _B , 1.472 V - Maximum value 10000000 _B , -1.496 V - Minimum value

15 Register Specification


15.1.4.19 High-side 2 Drain Source Measurement

dsm_hs2

Address: 52_H

High-side 2 Drain Source Measurement

Reset value: 00_H



Field	Bits	Type	Description
dsm_hs2	7:0	r	High-side 2 Drain Source Measurement Result (Two's Complement) [formula: (value-1)*1.215/104; unit: Volt] 01111111 _B , 1.472 V - Maximum value 10000000 _B , -1.496 V - Minimum value

15 Register Specification


15.1.4.20 High-side 3 Drain Source Measurement

dsm_hs3

Address: 53_H

High-side 3 Drain Source Measurement

Reset value: 00_H



Field	Bits	Type	Description
dsm_hs3	7:0	r	High-side 3 Drain Source Measurement Result (Two's Complement) [formula: (value-1)*1.215/104; unit: Volt] 01111111 _B , 1.472 V - Maximum value 10000000 _B , -1.496 V - Minimum value

15 Register Specification


15.1.4.21 Low-side 1 Reverse Diode Measurement

Rdm_ls1

Address: 54_H

Low-side 1 Reverse Diode Measurement

Reset value: 00_H



Field	Bits	Type	Description
rdm_ls1	7:0	r	Low-side 1 Reverse Diode Measurement Result (Two's Complement) [formula: (value-1)*1.215/104; unit: Volt] 01111111 _B , 1.472 V - Maximum value 10000000 _B , -1.496 V - Minimum value

15 Register Specification


15.1.4.22 Low-side 2 Reverse Diode Measurement

Rdm_ls2

Address: 55_H

Low-side 2 Reverse Diode Measurement

Reset value: 00_H



Field	Bits	Type	Description
rdm_ls2	7:0	r	Low-side 2 Reverse Diode Measurement Result (Two's Complement) [formula: (value-1)*1.215/104; unit: Volt] 01111111 _B , 1.472 V - Maximum value 10000000 _B , -1.496 V - Minimum value

15 Register Specification


15.1.4.23 Low-side 3 Reverse Diode Measurement

Rdm_ls3

Address: 56_H

Low-side 3 Reverse Diode Measurement

Reset value: 00_H



Field	Bits	Type	Description
rdm_ls3	7:0	r	Low-side 3 Reverse Diode Measurement Result (Two's Complement) [formula: (value-1)*1.215/104; unit: Volt] 01111111 _B , 1.472 V - Maximum value 10000000 _B , -1.496 V - Minimum value

15 Register Specification


15.1.4.24 High-side 1 Reverse Diode Measurement

Rdm_hs1

High-side 1 Reverse Diode Measurement

Address: 57_H

Reset value: 00_H



Field	Bits	Type	Description
rdm_hs1	7:0	r	High-side 1 Reverse Diode Measurement Result (Two's Complement) [formula: (value-1)*1.215/104; unit: Volt] 01111111 _B , 1.472 V - Maximum value 10000000 _B , -1.496 V - Minimum value

15 Register Specification


15.1.4.25 High-side 2 Reverse Diode Measurement

Rdm_hs2

Address: 58_H

High-side 2 Reverse Diode Measurement

Reset value: 00_H



Field	Bits	Type	Description
rdm_hs2	7:0	r	High-side 2 Reverse Diode Measurement Result (Two's Complement) [formula: (value-1)*1.215/104; unit: Volt] 01111111 _B , 1.472 V - Maximum value 10000000 _B , -1.496 V - Minimum value

15 Register Specification


15.1.4.26 High-side 3 Reverse Diode Measurement

Rdm_hs3

Address: 59_H

High-side 3 Reverse Diode Measurement

Reset value: 00_H



Field	Bits	Type	Description
rdm_hs3	7:0	r	High-side 3 Reverse Diode Measurement Result (Two's Complement) [formula: (value-1)*1.215/104; unit: Volt] 01111111 _B , 1.472 V - Maximum value 10000000 _B , -1.496 V - Minimum value

15 Register Specification


15.1.4.27 Low-side 1 Output Stage Temperature

temp_ls1

Address: 5A_H

Low-side 1 Output Stage Temperature

Reset value: 00_H



Field	Bits	Type	Description
temp_ls1	7:0	r	Low-side 1 Output Stage Temperature [formula: $\text{value} \times 2.74 \times 1.215 / 1.2 / 255$; unit: Volt] 1111111 _B , 2.774 V - Maximum value 0000000 _B , 0 V - Minimum value

15 Register Specification


15.1.4.28 Low-side 2 Output Stage Temperature

temp_ls2

Low-side 2 Output Stage Temperature

Address: 5B_H

Reset value: 00_H



Field	Bits	Type	Description
temp_ls2	7:0	r	Low-side 2 Output Stage Temperature [formula: $\text{value} \times 2.74 \times 1.215 / 1.2 / 255$; unit: Volt] 1111111 _B , 2.774 V - Maximum value 0000000 _B , 0 V - Minimum value

15 Register Specification


15.1.4.29 Low-side 3 Output Stage Temperature

temp_ls3

Address: 5C_H

Low-side 3 Output Stage Temperature

Reset value: 00_H



Field	Bits	Type	Description
temp_ls3	7:0	r	Low-side 3 Output Stage Temperature [formula: $\text{value} \times 2.74 \times 1.215 / 1.2 / 255$; unit: Volt] 1111111 _B , 2.774 V - Maximum value 0000000 _B , 0 V - Minimum value

15 Register Specification


15.1.4.30 High-side 1 Output Stage Temperature

temp_hs1

Address: 5D_H

High-side 1 Output Stage Temperature

Reset value: 00_H



Field	Bits	Type	Description
temp_hs1	7:0	r	High-side 1 Output Stage Temperature [formula: $\text{value} \times 2.74 \times 1.215 / 1.2 / 255$; unit: Volt] 1111111 _B , 2.774 V - Maximum value 0000000 _B , 0 V - Minimum value

15 Register Specification


15.1.4.31 High-side 2 Output Stage Temperature

temp_hs2

High-side 2 Output Stage Temperature

Address: 5E_H

Reset value: 00_H



Field	Bits	Type	Description
temp_hs2	7:0	r	High-side 2 Output Stage Temperature [formula: $\text{value} \times 2.74 \times 1.215 / 1.2 / 255$; unit: Volt] 1111111 _B , 2.774 V - Maximum value 0000000 _B , 0 V - Minimum value

15 Register Specification


15.1.4.32 High-side 3 Output Stage Temperature

temp_hs3

Address: 5F_H

High-side 3 Output Stage Temperature

Reset value: 00_H



Field	Bits	Type	Description
temp_hs3	7:0	r	High-side 3 Output Stage Temperature [formula: $\text{value} \times 2.74 \times 1.215 / 1.2 / 255$; unit: Volt] 1111111 _B , 2.774 V - Maximum value 0000000 _B , 0 V - Minimum value

15 Register Specification

15.1.4.33 Window Watchdog Loop Counter

wwlc

Address: 60_H

Window Watchdog Loop Counter

Reset value: 00_H

7	6	5	4	3	2	1	0
Res				wwlc			
none				r			

Field	Bits	Type	Description
Res	7:5	none	Reserved 000 _B , default value. do not change.
wwlc	4:0	r	Window Watchdog Loop Counter 10000 _B , Maximum Value 00000 _B , Minimum Value (default)

15 Register Specification


15.1.4.34 Watchdog Clock Counter 1

res_cc1

Address: 61_H

Watchdog Clock Counter 1

Reset value: 00_H



Field	Bits	Type	Description
cc_lowb	7:0	r	clock counter window watchdog low byte 11111111 _B , Maximum Value 00000000 _B , Minimum Value

15 Register Specification


15.1.4.35 Watchdog Clock Counter 2

res_cc2

Address: 62_H

Watchdog Clock Counter 2

Reset value: 00_H



Field	Bits	Type	Description
cc_medb	7:0	r	clock counter window watchdog medium byte 11111111 _B , Maximum Value 00000000 _B , Minimum Value

15 Register Specification


15.1.4.36 Watchdog Clock Counter 3

res_cc3

Address: 63_H

Watchdog Clock Counter 3

Reset value: 00_H



Field	Bits	Type	Description
cc_highb	7:0	r	clock counter window watchdog high byte 11111111 _B , Maximum Value 00000000 _B , Minimum Value

15 Register Specification


15.1.4.37 VCC Measurement Result

res_vcc

Address: 64_H

VCC Measurement Result

Reset value: 00_H



Field	Bits	Type	Description
res_vcc	7:0	r	VCC Measurement Result [formula: $\text{value} \times 5.48 \times 1.215 / 1.2 / 255$; unit: Volt] 1111111 _B , 5.55 V - Maximum value 0000000 _B , 0 V - Minimum Value

15 Register Specification


15.1.4.38 CB Measurement Result

res_cb

Address: 65_H

CB Measurement Result

Reset value: 00_H



Field	Bits	Type	Description
res_cb	7:0	r	CB Measurement Result [formula: value*19.44/255; unit: Volt] 11111111 _B , 19.44 V - Maximum value 00000000 _B , 0 V - Minimum value

15 Register Specification


15.1.4.39 Vs Measurement Result

res_vs

Address: 66_H

Vs Measurement Result

Reset value: 00_H



Field	Bits	Type	Description
res_vs	7:0	r	Vs Measurement Result [formula: value*77.76/255; unit: Volt] 11111111 _B , 77.76 V - Maximum value 00000000 _B , 0 V - Minimum value

15 Register Specification


15.1.4.40 VDHP Measurement Result

res_vdh

Address: 67_H

VDHP Measurement Result

Reset value: 00_H



Field	Bits	Type	Description
res_vdh	7:0	r	VDHP Measurement Result [formula: value*77.76/255; unit: Volt] 11111111 _B , 77.76 V - Maximum value 00000000 _B , 0 V - Minimum value

16 Application Information

In this application 3 phase motors, synchronous and asynchronous, are used, combining high output performance, low space requirements and high reliability.

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 36 Simplified Application Circuit

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.

16.1 Layout Guide Lines

Please refer also to the simplified application example.

- Three separated bulk capacitors CBridge1 should be used - one per half bridge
- Three separated ceramic capacitors CBridge2 should be used - one per half bridge
- Each of the 3 bulk capacitors CBridge1 and each of the 3 ceramic capacitors Cbridge2 should be assigned to one of the half bridges and should be placed very close to it
- The components within one half bridge should be placed close to each other to reduce stray inductance to a minimum: high-side MOSFET, low-side MOSFET, bulk capacitor CBridge1 and ceramic capacitor CBridge2 (CBridge1 and CBridge2 are in parallel) and the shunt resistor form a loop that should be as small and tight as possible. The traces should be short and wide.
- The three half bridges can be separated; yet, when there is one common GND referenced shunt resistor for the three half bridges the sources of the three low-side MOSFETs should be close to each other and close to the common shunt resistor

16 Application Information

- Additional R-C snubber circuits (R and C in series) can be placed to attenuate/suppress oscillations during switching of the MOSFETs, there may be one or two snubber circuits per half bridge, R (several Ohm) and C (several nF) must be low inductive in terms of routing and packaging (ceramic capacitors)
- The exposed pad on the backside of the package is recommended to connect to GND
- The ground pins GND, CP_GND, A_GND have to be connected together to the PCB GND closely to the chip
- VDHP has to be connected and referenced to a common point of the drains of the high-side MOSFETs
- For further information you may contact <http://www.infineon.com/>

16.2 Additional Components Recommendation

Additional external components might be recommended to increase robustness.




Figure 37 Simplified Recommended Application Circuit with Additional Components

16.2.1 Additional Components

Please refer to figure “simplified recommended application circuit with additional components” in [Chapter 16.2](#).

- 1) Either R_{VS} or D1 shall be implemented as reverse polarity protection and to filter voltage drops of the battery supply.
- 2) Referred to [Chapter 16.3.6](#): termination to GND either via external resistor or internal μC port termination required.
- 3) D2 shall prevent that the device will be set unintentionally to idle mode with loss of configuration data after a voltage drop has occurred at the pin Vs with a slew rate $\geq 6V/100\mu s$. D2 is not required with sufficient input filtering at the Vs pin.
- 4) D4 shall prevent that the device will be set unintentionally to idle mode with loss of configuration data.
- 5) Pull-down resistor required to achieve low quiescent currents parameter under application condition
- 6) Resistor R_{BHx} is recommended in order to avoid minimum limit violations either at the parameter VBH or V_{fSHx} .
- 7) D6 is recommended if R_{BHx} is higher than 7 Ω .

16 Application Information

⁸⁾ D3 shall prevent that the device will be set unintentionally to idle mode with loss of configuration data after a voltage drop has occurred at the pin Vs with a slew rate $\geq 6\text{V}/100\mu\text{s}$. D3 is not required with sufficient filtering at the Vs pin. In case D3 is not used a 100 k Ω pull down to GND at CL1 shall be placed.

Additionally, a protection circuit R_{SHx} of D_{SHx} avoids destruction of device in the case of negative transient higher than the maximum rating at pin SHx at the motor connection point. Special attention has to be paid if R_{SHx} is applied between the negative terminal of the bootstrap capacitor and the source of the external high-side FET. In this case the bootstrap capacitor charging pulses will generate a voltage drop via R_{SHx} . This voltage might provide sufficient gate source voltage for the high-side FET to turn on.

16.3 Additional Application Hints

Additional external components might be recommended to increase robustness.

16.3.1 High Level Output Voltage of Digital Output Pins

Please refer to [Chapter 4.7](#).

The min. value of the high level output voltage of the digital output pins $\overline{ERR}$, PFBx and MISO might be too low for 5 V μC ports are used. In this case please configure ports to TTL.

μC with 3.3 V ports are not affected.

16.3.2 Quiescent Current Consumption at Pin Vs

Please refer to [Table 10](#).

After pulling $\overline{INH}$ to low the quiescent current can be up to 20 μA at pin Vs for a short period of time. The effect is strongly temperature dependent. Under hot conditions the decay time is in the range of seconds, at ambient conditions in the range of minutes and at cold up to 1h.

16.3.3 Minimum Input Pulses at Pins $\overline{IHx}$ and ILx

Please refer to [Chapter 8.4](#).

Input turn on pulses at the pins $\overline{IHx}$ and ILx shorter than 50 ns may cause an increase of the turn on time of the external FET to maximum 1000 ns. Short voltage glitches at the pin CB have been observed.

If 6 μC output ports are used to drive 6 FETs and dead time is generated by the μC avoid input pulses at $\overline{IHx}$ and ILx shorter than $t_{\text{Pulse_in}}$.

If 3 μC output ports are used to drive 6 FETs using the internal dead time of the TLE9180D-32QK avoid input pulses at $\overline{IHx}$ and ILx shorter than the internal dead + $t_{\text{Pulse_in}}$.

In case of glitches at pin CB has been identified please contact Infineon.

16.3.4 CSA Cross Talk

Cross talk of CP2 to current sense amplifier output 3 has been identified. Voltage spikes at pin VO3 according to charge pump 2 charging pulses will influence current measurement of current sense amplifier 3.

Additionally APC, $\overline{ERR}$ and PFBx signal toggling will induce voltage spikes on CSA 2 and CSA 1.

Voltage spike caused by Charge pump 2 is typical +/-55 mV.

Voltage spike caused by PFBx pins toggling is typical +/-35-600 mV.

Voltage spike caused by APC and $\overline{ERR}$ pin toggling is typical +/-25 mV.

Work Around

Current measurement by ADC of μC shall not be performed if PFBx ports are toggling. Output filter bandwidth shall be decreased and oversampling of the ADC shall be activated. Please contact Infineon

16 Application Information

16.3.5 Overload CP1

Please refer to [Table 21](#).

If a short happens at the CB pin, the overload protection shall prevent the IC from destruction.

Connecting pin CB directly to GND via 0 Ohm will end up in loss of configuration but all output stages will keep external FETs off. CB capacitor discharging slopes higher as typ. 100 μ s does not end up in loss of configuration.

Work Around

In case of loss of configuration the TLE9180D-32QK will be in idle mode and a restart by pulling $\overline{\text{INH}}$ to low is required. In this case an ENA reset shall be performed before the pin $\overline{\text{INH}}$ is set to low. If TLE9180D-32QK does not loose configuration, error bit overload CP1 is set a reset via ENA instead of $\overline{\text{INH}}$ is required to clear the error.

16.3.6 Digital Output Pin Overload Detection

Please refer to [Chapter 10.5.16](#).

The overload protection for digital output pins protects the IC against destruction if this pin has a short to higher voltages than VCC.

This protection is too sensitive at cold temperatures if VCC is supplied with 5 V. In case the pin is pulled up to VCC externally an overload might be detected.

If VCC is 3.3 V the overload protection is working as specified.

The affected pins are: $\overline{\text{ERR}}$, PFBx and MISO. Usually $\overline{\text{ERR}}$ and PFBx are not pulled up to VCC by external circuit, so no overload detection will occur.

If the SPI is shared with other ICs, the MISO pin of the TLE9180D-32QK might be pulled to 5 V by the MISO-Output of the other IC and might cause an overload detection.

Connecting more than one TLE9180D-32QK as slaves to the SPI bus does not cause the unexpected behavior.

16.3.7 FET Reverse Diode Forward Voltage Read Out - Short Dead Time

Please refer to [Chapter 10.5.13](#).

A fault in the measurement sequence of the reverse diode readout will occur if the configured dead time is shorter than typical 400 ns and maximum 800 ns. If dead time is higher than 800 ns sequence is as specified.

FET reverse diode measurement shall not be performed if a dead time shorter than 800 ns has been configured.

16.3.8 FET Reverse Diode Forward Voltage Read Out - No Dead time Generation in μ C

Please refer to [Chapter 10.5.13](#).

If 3 μ C output ports are used to drive 6 FETs (ILx connected to $\overline{\text{IHx}}$) using the internal dead time of the TLE9180D-32QK the FET Reverse Diode Forward Voltage measurement might cause wrong results in the read out registers.

Dead time shall be generated at μ C and shall be higher than 800 ns.

16.3.9 Minimum $\overline{\text{INH}}$ Pulse Length at Power Up Sequence

Please refer to [tINH_minp](#).

If power up sequence is initiated via rising edge of $\overline{\text{INH}}$ and falling edge at $\overline{\text{INH}}$ occurs before CB voltage has been ramped up (indicated by undervoltage CB shutdown bit is 0) the device will stay in idle mode. If device stays in idle mode and will not enter configuration mode $\overline{\text{INH}}$ shall be set to high again.

16.3.10 Reduced Operation Mode INH set to low

In Reduced Operation Mode if INH is set to „low“ if $V_{CB} < V_{CBUVSD}$, Sleep Mode might not be entered. For additional information please refer to TLE9180 Application Note „Reduced Operation Mode INH set to low“.

17 Package Outlines




Figure 38

PG-LQFP-64




Figure 39 PG-LQFP-64

Green Product (RoHS-compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e. Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website:

<http://www.infineon.com/packages>.

Dimensions in mm

Revision History

Revision	Date	Changes
1.21	2023-04-30	Editorial change
1.20	2022-03-08	Changed footnotes of table "Electrical Characteristics: Timing" Footnote of P_8.3.28 removed Note 3 in chapter "Absolute Maximum Ratings" removed Updated figure "Overview of Digital Operation Modes" P_4.1.57 and P_4.1.65 removed P_4.1.58 values updated Figure "Package outlines" updated

Revision History

Revision	Date	Changes
1.10	2021-05-06	Editorial changes P_9.4.19 and P_9.4.21 min. value updated Chapter 16.2.1 footnotes changed Changed min. value of P_5.7.47 Changed max. value of P_8.3.36 Changed max. value of P_12.2.6 P_5.7.24 and P_5.7.57 removed, P_5.7.38 and P_5.7.44 test conditions updated Chapter 7.1 updated Updated figure Principle for SPI-Bus Architecture Table 7 header updated Chapter 13.3 updated Changed symbol in P_11.6.115, P_11.6.78 and P_11.6.79 Chapter 9.5.1 updated Changed test condition for P_11.6.12 Table 24 modified and footnote updated Updated figure Recommended Sequence for Self Test Short Circuit Detection Low-side Chapter 10.5.4 and P_8.3.38 updated Changed footnote for P_6.5.1 - P_6.5.17 and P_6.5.19 Changed max. value and footnote of P_4.3.31 Updated footnote for P_11.6.5, P_11.6.14, P_11.6.19, P_11.6.23, P_11.6.29, P_11.6.35, P_11.6.43, P_11.6.52, P_11.6.47, P_11.6.68, P_11.6.69, P_11.6.72, P_11.6.75, P_11.6.85, P_11.6.89, P_11.6.90, P_11.6.92, P_11.6.93, P_11.6.98, P_11.6.99, P_11.6.100, P_11.6.106, P_11.6.107, P_9.6.20, P_9.6.37, P_9.4.30, P_13.2.1 Chapter 10.5.16 updated Added comment for path 1 in "Overview of Digital Operation Modes", figure updated Added Chapter "Reduced Operation Mode INH set to low" footnote 3 and 8 changed P_4.1.61 added footnote P_5.7.17 added max. limit Changed footnote for Table 7 P_4.1.56 removed and added footnote for P_4.1.55 P_4.1.39 added footnote P_4.1.29 changed condition Updated figure Simplified Application Circuit Changed typ. value for P_11.6.51
1.01	2018-12-14	Editorial changes Chapter "PRO-SIL™ features" updated Chapter 10.5.3.2 updated Chapter 16.1 updated
1.0	2018-07-13	Initial data sheet

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2023-04-30

Published by

Infineon Technologies AG
81726 Munich, Germany

© 2023 Infineon Technologies AG
All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference
IFX-jsd1626334466775

Important notice

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenhheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.