







uIO connector



VIN undervoltage set to 7.2V (7.4V Exit)

SPI



Place C68 close to IC

Place C67 and RVFBL1 close to IC

connect exposed pad to GND

REVISION HISTORY FROM S02 to HIGH POW S03
Changed Q1A to Q4B MOS
Changed R5 to R5
Changed Default Jumpers to VREG

Infineon

TITLE: TLD5542-1HIPOW_EVAL

Document Number:

REV: S03

Date: 01/03/2021

Sheet: 1/1

Remarks: if not specified differently
Resistors are 0603 5%
Capacitors are 0603 X7R 10%

VReg->Close
IReg->Open

Close=>IReg
Open=>VReg

Close=>VReg
Open=>IReg

Vout
KeyStone 575-8