

# Card Coil Design Guide

## Application Note

Contactless memories compliant to ISO/IEC 14443-3 Type A

### Devices

- SLE 66R01P
- SLE 66R01PN
- SLE 66RxxP
- SLE 66RxxS
- SLE 66R01L
- SLE 66R01LN
- SLE 66R35I, SLE 66R35R
- SLE 66R35E7, SLE 66R35E7H

### About this document

#### Scope and purpose

This document serves as a guideline for the design of card coils for Infineon's contactless memory products compliant to ISO/IEC 14443-3 Type A. The recommendations given are for orientation only. The specific behavior of the coil design shall be verified by measurement as described within this document.

#### Intended audience

The information within this document is intended for antenna designers and card manufacturers, who want to understand the theory behind card coil design and card coil characterization.

## Table of contents

	<b>Devices</b> .....	1
	<b>About this document</b> .....	1
	<b>Table of contents</b> .....	2
	<b>List of tables</b> .....	3
	<b>List of figures</b> .....	4
<b>1</b>	<b>General information</b> .....	5
1.1	Inlay requirements .....	5
<b>2</b>	<b>Electrical characteristics</b> .....	7
2.1	Circuit model .....	7
2.2	Calculations and formulas .....	7
2.2.1	Card capacitance .....	7
2.2.2	Coil inductance .....	8
2.2.3	Resonance frequency .....	9
2.2.4	Q factor .....	9
<b>3</b>	<b>Electrical specifications</b> .....	10
3.1	my-d <sup>TM</sup> move (NFC) and my-d <sup>TM</sup> move lean (NFC) .....	10
3.2	my-d <sup>TM</sup> NFC and my-d <sup>TM</sup> proximity 2 .....	12
3.3	SLE 66R35I, SLE 66R35R .....	14
3.4	SLE 66R35E7, SLE 66R35E7H .....	16
3.5	Physical parameters .....	17
	<b>References</b> .....	18
	<b>Glossary</b> .....	19
	<b>Revision history</b> .....	20
	<b>Disclaimer</b> .....	21

**List of tables**

**List of tables**

Table 1	Chip variants .....	5
Table 2	Coil manufacturing parameter .....	8
Table 3	Electrical parameters my-d™ move (NFC) and my-d™ move lean (NFC) .....	10
Table 4	Absolute maximum ratings my-d™ move (NFC) and my-d™ move lean (NFC) .....	11
Table 5	Electrical characteristics table template .....	12
Table 6	Electrical characteristics table template .....	13
Table 7	Electrical parameters SLE 66R35I, SLE 66R35R .....	14
Table 8	Absolute maximum ratings SLE 66R35I, SLE 66R35R .....	15
Table 9	Electrical parameters SLE 66R35E7, SLE 66R35E7H .....	16
Table 10	Electrical characteristics table template .....	17

**List of figures**

**List of figures**

Figure 1	Contactless memory card .....	6
Figure 2	Equivalent circuit of chip and the antenna coil .....	7
Figure 3	Equivalent circuit of the coil .....	8
Figure 4	Chip input capacitance of my-d™ move (NFC) and my-d™ move lean (NFC) .....	10
Figure 5	Chip input resistance of my-d™ move (NFC) and my-d™ move lean (NFC) .....	11
Figure 6	Chip input capacitance of my-d™ NFC and my-d™ proximity 2 .....	12
Figure 7	Chip input resistance of my-d™ NFC and my-d™ proximity 2 .....	13
Figure 8	Chip input capacitance of SLE 66R35I, SLE 66R35R .....	14
Figure 9	Chip input resistance of SLE 66R35I, SLE 66R35R .....	15
Figure 10	Chip input capacitance of SLE 66R35E7, SLE 66R35E7H .....	16
Figure 11	Chip input resistance of SLE 66R35E7, SLE 66R35E7H .....	17

## 1 General information

### 1 General information

This document gives details on ISO/IEC 14443-3 Type A [3] devices and shall assist designers of Tag antenna inlays. The recommendations given are for guidance only. The specific behavior of the antenna design shall be verified by measurement according to ISO/IEC 10373-6 [4] Test methods for proximity cards .

The following ISO/IEC 14443-3 Type A [3] compliant contactless memory chips are available:

**Table 1**              **Chip variants**

Device name	Type
my-d™ move	SLE 66R01P
my-d™ move NFC	SLE 66R01PN
my-d™ NFC	SLE 66RxxP
my-d™ proximity 2	SLE 66RxxS
my-d™ move lean	SLE 66R01L
my-d™ move lean NFC	SLE 66R01LN
1 KB memory chip with NRG™	SLE 66R35I, SLE 66R35R
1 KB memory chip with NRG™	SLE 66R35E7, SLE 66R35E7H

For more details please contact Connected Secure Systems [CSSCustomerService@infineon.com](mailto:CSSCustomerService@infineon.com).

#### 1.1 Inlay requirements

The resonance frequency of a complete card should be in the range of 15 MHz operating at the lower limit of the field strength. If two or more cards are magnetically coupled (by being close or even on top of each other) the resonance frequency of all of them will be reduced.


The target is to minimize the impact on the operating range if at least two cards are stacked. For this reason, the lower limit of the resonance frequency of a single card should not be below 15 MHz.

On the other hand, the operating distance of a card will be reduced if the resonance frequency deviates too much from the operating frequency. To ensure full operability of a card at the minimum value for the magnetic field  $H_{\min} = 1.5 \text{ A/m}$  (as defined by ISO/IEC 14443-2 [2]) the upper limit of the resonance frequency of a single card should not exceed 17 MHz.

In applications requiring only one card in the magnetic field (e.g. tokens or watches), the resonance frequency of a complete card can be close to the carrier frequency, to enhance the coupling distance.

Figure 1 shows a typical construction of a contactless memory card based on the ID1 form factor. The design of other form factors deviate and are not in the scope of this document.

## 1 General information



**Figure 1**      **Contactless memory card**

## 2 Electrical characteristics


The electrical characteristics are part of the datasheet, but they can also be measured at the  $L_A$  and  $L_B$  pads of the chip. Based on the circuit model the different parameters listed have an impact on the tuning.

### 2.1 Circuit model

An equivalent circuit of the chip and antenna coil is shown in [Figure 2](#).

An antenna coil  $L_{coil}$  is connected to the antenna pads  $L_A$  and  $L_B$ . When the chip is powered it represents an AC load resistance  $R_{IC}$  and an input capacitance  $C_{chip}$  to the antenna coil. From the electrical point of view, the mounting of the chip adds the capacitance  $C_{mount}$  to the resonance circuit, but the main portion of the capacitance is still given by the ICs input capacitance.

The coil will include some stray capacitance  $C_{stray}$  and a series AC resistance  $R_{coil}$ . An external tuning capacitor  $C_{ext}$  can also be added to the coil if required.



**Figure 2** Equivalent circuit of chip and the antenna coil

### 2.2 Calculations and formulas

Based on the equivalent circuit (see [Figure 2](#)), the following correlations may be used to estimate the tuning of a card.

#### 2.2.1 Card capacitance

The entire capacitance of the inlay/card comprises the following components:

- $C_{stray}$  → Stray capacitance
- $C_{package}$  → Package capacitance due to dielectric properties of the packaging material
- $C_{ext}$  → An optional external capacitance to achieve the desired tuning
- $C_{chip}$  → Chip capacitance
- $C_{mount}$  → Parasitic mounting capacitor

Due to the dielectric property of the card package material,  $C_{package}$  has to be added to the resonant circuit. This value is influenced by the card manufacturing process and must be considered in the verification of a coil design.

## 2 Electrical characteristics

It is recommended to keep this dependence in mind when changing from one packaging material to another and to verify the new card material with the given limits.


The resulting capacitance is the sum of those capacitors:

Resulting capacitance

$$C_{res} = C_{stray} + C_{package} + C_{ext} + C_{chip} + C_{mount} \quad (1)$$

### 2.2.2 Coil inductance

From the electrical point of view, the coil is not only an ideal inductivity ( $L_{coil}$ ) but has also a resistive ( $R_{coil}$ ) and a capacitive component ( $C_{stray}$ ). The value of these components is of essential importance for the card's electrical and functional properties.



**Figure 3** Equivalent circuit of the coil

The inductivity of the coil  $L_{coil}$  may be estimated with the following equation:

Estimation of coil inductance

$$L_{coil} = 2 \times l \times \left( \ln \frac{l}{D} - 1,04 \right) \times N^P [\text{nH}] \quad (2)$$

- $l \rightarrow$  Length of one turn of the coil (mm)
- $N \rightarrow$  Number of turns
- $D \rightarrow$  Diameter of wire or width of conductor (mm)
- $P \rightarrow$  Exponent of  $N$  depends on the coil manufacturing technology

$P$  gives the exponent for the calculation of the inductivity and depends on the different coil manufacturing technologies. The table below gives the estimated values for turn exponent  $P$ .

**Table 2** Coil manufacturing parameter

P	Coil manufacturing technology
1.8	Wired coil
1.7	Etached coil
1.5 - 1.7	Printed coil



## 2 Electrical characteristics

*Note: The equation is only considered for a first estimation. The real value of the inductivity has to be verified by measurement.*

Q factor estimation coil

$$Q_{\text{coil}} = \frac{2 \times \pi \times f_{\text{operating}} \times L_{\text{coil}}}{R_{\text{coil}}} \quad (3)$$

From the formula above it is obvious that the resistive part of the coil  $R_{\text{coil}}$  must be as small as possible to achieve a high coil quality factor  $Q_{\text{coil}}$ . With a higher coil quality factor  $Q_{\text{coil}}$ , the operating distance will increase.

### 2.2.3 Resonance frequency

The entire capacitance together with the inductance of the coil influence the resonance frequency of the card and its performance:

Resonance frequency

$$f_{\text{res}} = \frac{1}{2\pi\sqrt{L_{\text{coil}} \times C_{\text{res}}}} \quad (4)$$

### 2.2.4 Q factor

$R_{\text{IC}}$  mainly determines the quality factor of the chip. The Q factor of the chip can be calculated using the following equation:

Q factor estimation chip

$$Q_{\text{chip}} = 2 \times \pi \times f_{\text{operating}} \times C_{\text{chip}} \times R_{\text{IC}} \quad (5)$$

The total Q factor can be estimated when using the following equation:

$$Q_{\text{total}} = \frac{1}{\frac{1}{Q_{\text{coil}}} + \frac{1}{Q_{\text{chip}}}} \quad (6)$$

For good energy transmission, a high Q factor is desirable.

### 3 Electrical specifications

## 3 Electrical specifications

The electrical specifications are of the different contactless memory chips supporting the ISO/IEC 14443 Type A [1]. The standards are listed below.


### 3.1 my-d™ move (NFC) and my-d™ move lean (NFC)

Values for the chip input capacitance  $C_{\text{chip}}$  and AC load resistance  $R_{\text{IC}}$  are given below.

All values are measured at sinusoidal waveform ( $f_C$ ) = 13.56 MHz and ambient temperature ( $T_A$ ) = 25°C.


**Table 3** Electrical parameters my-d™ move (NFC) and my-d™ move lean (NFC)

Parameter	Symbol	Values			Unit	Note or test condition
		Min.	Typ.	Max.		
Chip input capacitance $L_A-L_B$	$C_{\text{chip}}$	16.15	17	17.85	pF	$V_{\text{AB peak}} = 3.0 \text{ V}$ , $f_C = 13.56 \text{ MHz}$ , $T_A = 25^\circ\text{C}$
Chip load resistance $L_A-L_B$	$R_{\text{IC}}$	3	4.5	6	kΩ	$V_{\text{AB peak}} = 3.0 \text{ V}$ , $f_C = 13.56 \text{ MHz}$ , $T_A = 25^\circ\text{C}$



**Figure 4** Chip input capacitance of my-d™ move (NFC) and my-d™ move lean (NFC)

### 3 Electrical specifications



**Figure 5** Chip input resistance of my-d™ move (NFC) and my-d™ move lean (NFC)

**Table 4** Absolute maximum ratings my-d™ move (NFC) and my-d™ move lean (NFC)

Parameter	Symbol	Values			Unit	Note or test condition
		Min.	Typ.	Max.		
Input peak voltage between $L_A$ - $L_B$	$V_{AB\ peak}$	-	-	6	V	-
Input current through $L_A$ - $L_B$	$I_{IN}$	-	-	30	mA	-
Storage temperature	$T_S$	-40	-	+125	°C	-
ESD protection voltage ( $L_A$ , $L_B$ pins)	$V_{ESD}$	2	-	-	kV	JEDEC STD EIA/ JESD22 A114-B

Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this application note is not guaranteed. Exposure to absolute maximum rating conditions for extended periods may affect the device reliability, including EEPROM data retention and write/erase endurance.

### 3 Electrical specifications


#### 3.2 my-d™ NFC and my-d™ proximity 2

Values for the chip input capacitance  $C_{\text{chip}}$  and AC load resistance  $R_{\text{IC}}$  are given below.

All values are measured at sinusoidal waveform ( $f_C$ ) = 13.56 MHz and ambient temperature ( $T_A$ ) = 25°C.

**Table 5** Electrical characteristics table template

Parameter	Symbol	Values			Unit	Note or test condition
		Min.	Typ.	Max.		
Chip input capacitance $L_A-L_B$	$C_{\text{chip}}$	16.6	17.5	18.4	pF	$V_{\text{AB peak}} = 3.0 \text{ V}$ , $f_C = 13.56 \text{ MHz}$ , $T_A = 25^\circ\text{C}$
Chip load resistance $L_A-L_B$	$R_{\text{IC}}$	12.8	16	19.2	kΩ	$V_{\text{AB peak}} = 3.0 \text{ V}$ , $f_C = 13.56 \text{ MHz}$ , $T_A = 25^\circ\text{C}$



**Figure 6** Chip input capacitance of my-d™ NFC and my-d™ proximity 2

### 3 Electrical specifications




Figure 7 Chip input resistance of my-d™ NFC and my-d™ proximity 2

Table 6 Electrical characteristics table template

Parameter	Symbol	Values			Unit	Note or test condition
		Min.	Typ.	Max.		
Input peak voltage between $L_A$ - $L_B$	$V_{AB\ peak}$	3	-	6	V	-
Input current through $L_A$ - $L_B$	$I_{IN}$	-	-	30	mA	-
Storage temperature	$T_S$	-40	-	+125	°C	-
ESD protection voltage ( $L_A$ , $L_B$ pins)	$V_{ESD}$	2	-	-	kV	JEDEC STD EIA/ JESD22 A114-B

Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this application note is not guaranteed. Exposure to absolute maximum rating conditions for extended periods may affect the device reliability, including EEPROM data retention and write/erase endurance.

### 3 Electrical specifications


#### 3.3 SLE 66R35I, SLE 66R35R

Values for the chip input capacitance  $C_{\text{chip}}$  and AC load resistance  $R_{\text{IC}}$  are given below.

All values are measured at sinusoidal waveform ( $f_C$ ) = 13.56 MHz and ambient temperature ( $T_A$ ) = 25°C.

**Table 7** Electrical parameters SLE 66R35I, SLE 66R35R

Parameter	Symbol	Values			Unit	Note or test condition
		Min.	Typ.	Max.		
Chip input capacitance $L_A$ - $L_B$	$C_{\text{chip}}$	16.5	18.3	20.1	pF	$V_{\text{AB peak}} = 2.3 \text{ V}$ , $f_C = 13.56 \text{ MHz}$ , $T_A = 25^\circ\text{C}$
Chip load resistance $L_A$ - $L_B$	$R_{\text{IC}}$	13.6	17	20.4	k $\Omega$	$V_{\text{AB peak}} = 2.3 \text{ V}$ , $f_C = 13.56 \text{ MHz}$ , $T_A = 25^\circ\text{C}$



**Figure 8** Chip input capacitance of SLE 66R35I, SLE 66R35R

### 3 Electrical specifications



**Figure 9** Chip input resistance of SLE 66R35I, SLE 66R35R

**Table 8** Absolute maximum ratings SLE 66R35I, SLE 66R35R

Parameter	Symbol	Values			Unit	Note or test condition
		Min.	Typ.	Max.		
Input peak voltage between $L_A$ - $L_B$	$V_{AB\ peak}$	-7	-	+7	V	-
Input current through $L_A$ - $L_B$	$I_{IN}$	-	-	50	mA	-
Storage temperature	$T_S$	-40	-	+125	°C	-
ESD protection voltage ( $L_A$ , $L_B$ pins)	$V_{ESD}$	2	-	-	kV	JEDEC STD EIA/ JESD22 A114-B

Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this application note is not guaranteed. Exposure to absolute maximum rating conditions for extended periods may affect the device reliability, including EEPROM data retention and write/erase endurance.

### 3 Electrical specifications


#### 3.4 SLE 66R35E7, SLE 66R35E7H

Values for the chip input capacitance  $C_{\text{chip}}$  and AC load resistance  $R_{\text{IC}}$  are given below.

All values are measured at sinusoidal waveform ( $f_C$ ) = 13.56 MHz and ambient temperature ( $T_A$ ) = 25°C.

**Table 9** Electrical parameters SLE 66R35E7, SLE 66R35E7H


Parameter	Symbol	Values			Unit	Note or test condition
		Min.	Typ.	Max.		
Chip input capacitance $L_A-L_B$	$C_{\text{chip}}$	17.3	18.3	19.3	pF	$V_{\text{AB peak}} = 2.0 \text{ V}$ , $f_C = 13.56 \text{ MHz}$ , $T_A = 25^\circ\text{C}$ Tolerance: +/-5%
Chip load capacitance $L_A-L_B$	$R_{\text{IC}}$	-	4.5	-	kΩ	$V_{\text{AB peak}} = 2.0 \text{ V}$ , $f_C = 13.56 \text{ MHz}$ , $T_A = 25^\circ\text{C}$



**Figure 10** Chip input capacitance of SLE 66R35E7, SLE 66R35E7H



### 3 Electrical specifications



**Figure 11** Chip input resistance of SLE 66R35E7, SLE 66R35E7H

**Table 10** Electrical characteristics table template

Parameter	Symbol	Values			Unit	Note or test condition
		Min.	Typ.	Max.		
Input peak voltage between $L_A$ - $L_B$	$V_{AB\ peak}$	-	-	6	V	-
Input current through $L_A$ - $L_B$	$I_{IN}$	-	-	50	mA	-
Storage temperature	$T_S$	-40	-	+125	°C	-
ESD protection voltage ( $L_A$ , $L_B$ pins)	$V_{ESD}$	2	-	-	kV	JEDEC STD EIA/ JESD22 A114-B

Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this application note is not guaranteed. Exposure to absolute maximum rating conditions for extended periods may affect the device reliability, including EEPROM data retention and write/erase endurance.

### 3.5 Physical parameters

Physical specifications are listed in the “appropriate wafer specification”.

## References

- [1] ISO/IEC 14443-1:2016: *Identification cards - Contactless integrated circuit cards - Proximity cards - Part 1: Physical characteristics (Third edition)*; 2016-03
- [2] ISO/IEC 14443-2:2020: *Cards and security devices for personal identification – Contactless proximity objects - Part 2: Radio frequency power and signal interface (Fourth edition)*; 2020-07
- [3] ISO/IEC 14443-3:2018: *Cards and security devices for personal identification – Contactless proximity objects – Part 3: Initialization and anticollision (Fourth edition)*; 2018-07
- [4] ISO/IEC 10373-6:2020: *Cards and security devices for personal identification – Test methods – Part 6: Contactless proximity objects*; 2020-07

## **Glossary**

### **AC**

*alternating current (AC)*

### **EEPROM**

*electrically erasable programmable read-only memory (EEPROM)*

### **ESD**

*electrostatic discharge (ESD)*

The sudden draining of electrostatic charge. Even with small charges, it poses a considerable risk to small semiconductor structures, in particular MOS structures. It is therefore essential to take precautions when dealing with unprotected semiconductors.

### **IC**

*integrated circuit (IC)*

### **IEC**

*International Electrotechnical Commission (IEC)*

The international committee responsible for drawing up electrotechnical standards.

### **ISO**

*International Organization for Standardization (ISO)*

### **JEDEC**

*Joint Electron Device Engineering Council (JEDEC)*

### **NFC**

*near field communication (NFC)*

---

**Revision history**

## **Revision history**

<b>Reference</b>	<b>Description</b>
<b>Revision 2.0, 2022-03-02</b>	
All	<ul style="list-style-type: none"><li>• Migrated to latest IFX template and updated editorial changes</li><li>• Updated <a href="#">References</a> list and removed SLE 66R35</li></ul>
<b>Revision 1.3, 2021-04-14</b>	
All	Removed “confidential” marking
<b>Revision 1.2, 2019-07-23</b>	
All	<ul style="list-style-type: none"><li>• Added SLE 66R35E7H and SLE 66R01LN</li><li>• Editorial changes</li></ul>
<b>Revision 1.1, 2017-05-12</b>	
All	Major review
<b>Revision 1.0, 2017-03-28</b>	
All	Initial release

## Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2022-03-02**

**Published by**  
**Infineon Technologies AG**  
**81726 Munich, Germany**

**© 2022 Infineon Technologies AG**  
**All Rights Reserved.**

**Do you have a question about any**  
**aspect of this document?**

**Email:**  
[CSSCustomerService@infineon.com](mailto:CSSCustomerService@infineon.com)

**Document reference**  
**IFX-mnz1597753310776**

## IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenhheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

## WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.