

SLE 66R35R / SLE 66R35I

Intelligent 1kByte Memory chip with NRG

Extended datasheet

Devices

- SLE 66R35R
- SLE 66R35I

Features

- Intelligent 1 kByte Memory Chip with NRG (ISO/IEC 14443-3 type A with CRYPTO1)
- Physical Interface and Anticollision compliant to ISO/IEC14443-2 and -3 Type A
 - Operation frequency 13.56 MHz
 - Data rate 106 kbit/s
- 1 kByte EEPROM
 - Block organization of memory, 16 Sectors with fixed 4 blocks of 16 bytes each
 - User definable access conditions for each memory block
- Security Features
 - SLE 66R35R: 4-byte reused identification number (r-ID), 4-byte UID previously issued
 - SLE 66R35I: 4-byte fixed non-unique number (FNUID)
 - Mutual three-pass authentication between card and reader for basic security
 - Selective memory access control secured by authentication and access conditions
 - Data encryption for RF channel
 - Dedicated Value Counter

About this document

Scope and purpose

This document describes the features, functionality and operational characteristics of SLE 66R35R/I.

Intended audience

This document is primarily intended for system and application developers.

Table of contents
Table of contents

Table of contents	2
List of figures	4
List of tables	5
Features	6
1 Ordering and packaging information	7
2 Overview of a NRG system	8
2.1 Supported standards	9
2.2 Command set	9
3 Circuit Description	10
4 SLE 66R35x options	11
4.1 Content of Block 00 _H	11
4.2 Anticollision	12
4.3 Product overview	13
5 Memory organization	14
5.1 Manufacturer block SLE 66R35R/I	15
5.2 Answer to Request (ATQA) and Select Acknowledge (SAK)	15
5.3 Sector Structure	16
5.3.1 Data blocks / Value blocks	16
5.3.2 Sector Trailer	17
5.4 Memory access	17
5.4.1 Access conditions.....	18
5.4.2 Access conditions for Sector Trailer	18
5.4.3 Access conditions for data blocks	19
5.5 Transport configuration.....	20
6 Communication Principle	21
6.1 State diagram	21
6.1.1 IDLE state.....	22
6.1.2 READY1 / READY1* state.....	22
6.1.3 ACTIVE / ACTIVE* state	22
6.1.4 PROTECTED state (AUTHx)	22
6.1.5 HALT state	22
6.2 Start up	22
6.3 Frame Delay Time.....	22
6.4 Error handling.....	23
6.5 Data integrity	23
6.6 Three-pass authentication.....	24
6.7 Memory access / operations	24
7 Command set	25
7.1 Supported ISO/IEC 14443-3 Type A command set.....	25
7.2 Memory access command set.....	25
7.2.1 AUTHENTICATE (AUTHA and AUTHB)	26
7.2.2 READ (RD)	28
7.2.3 WRITE (WR)	29
7.2.4 DECREMENT (DCR)	30
7.2.5 INCREMENT (INC)	31

Table of contents

7.2.6	RESTORE (RSTR)	32
7.2.7	TRANSFER (TRFR)	33
7.2.8	HLTA.....	34
8	Performance and Operational Characteristics	35
8.1	Electrical Characteristics	35
8.2	Absolute Maximum Ratings	36
References.....		37
Revision history.....		38

List of figures
List of figures

Figure 1	Pin configuration Module Contactless Card – MCC2 (top view)	7
Figure 2	Pin configuration Module Contactless Card – MCC8-2-6 (top / bottom view)	7
Figure 3	Pad configuration die.....	7
Figure 4	System overview	8
Figure 5	Block diagram.....	10
Figure 6	UIDs according to ISO/IEC 14443-3 Type A.....	11
Figure 7	Memory structure block 00 _H	11
Figure 8	Single cascade anticollision.....	12
Figure 9	Memory organization	14
Figure 10	Manufacturer block SLE 66R35R (r-ID).....	15
Figure 11	Manufacturer block SLE 66R35I (FNUID)	15
Figure 12	Data structure of a Value block.....	16
Figure 13	Data structure of a Sector Trailer	17
Figure 14	Access conditions	18
Figure 15	Memory map – Transport Configuration SLE 66R35R/I	20
Figure 16	SLE 66R35R/I state diagram.....	21
Figure 17	AUTHENTICATE command.....	27
Figure 18	READ command.....	28
Figure 19	WRITE command	29
Figure 20	DECREMENT command.....	30
Figure 21	INCREMENT command.....	31
Figure 22	RESTORE command	32
Figure 23	TRANSFER command	33
Figure 24	HLTA command.....	34

List of tables
List of tables

Table 1	Ordering information	7
Table 2	Pin description and function	7
Table 3	Overview on chip types using NRG technology.....	13
Table 4	ATQA and SAK responses	15
Table 5	Memory access command set.....	17
Table 6	Access conditions	18
Table 7	Access condition for Sector Trailer.....	19
Table 8	Access condition for data blocks	19
Table 9	ACK and NACK responses.....	23
Table 10	Behavior in case of error	23
Table 11	ISO/IEC 14443-3 Type A command set	25
Table 12	SLE 66R35R/I command set	25
Table 13	AUTHENTICATE command step 1	26
Table 14	AUTHENTICATE command step 2	26
Table 15	Timing AUTHENTICATE command	27
Table 16	READ command.....	28
Table 17	Timing READ command	28
Table 18	WRITE command step 1	29
Table 19	WRITE command step 2	29
Table 20	Timing WRITE command.....	29
Table 21	DECREMENT command step 1	30
Table 22	DECREMENT command step 2	30
Table 23	Timing DECREMENT command	30
Table 24	INCREMENT command step 1	31
Table 25	INCREMENT command step 2	31
Table 26	Timing INCREMENT Command	31
Table 27	RESTORE command step 1	32
Table 28	RESTORE command step 2	32
Table 29	Timing RESTORE command.....	32
Table 30	TRANSFER command	33
Table 31	Timing TRANSFER command.....	33
Table 32	HLTA command.....	34
Table 33	Timing HLTA command.....	34
Table 34	Electrical Characteristics	35
Table 35	Absolute Maximum Ratings	36

Features

Features

Intelligent 1 kByte Memory Chip with NRG

Contactless Interface

- Physical Interface and Anticollision compliant to ISO/IEC14443-2 and -3 Type A
 - Operation frequency 13.56 MHz; data rate 106 kbit/s
 - Contactless transmission of data and supply energy
 - Anticollision logic: several cards may be operated in the field simultaneously
- Read and Write Distance up to 10 cm and more (influenced by external circuitry i.e. reader and inlay design)
- Short transaction times: typical ticketing transaction < 100 ms; transaction possible when card is moving

1 kByte EEPROM

- Block organization of memory, 16 Sectors with fixed 4 blocks of 16 bytes each
- EEPROM updating time per block < 5 ms
- Endurance > 100.000 erase/write cycles¹
- Data Retention > 10 years¹
- User definable access conditions for each memory block

Security Features

- SLE 66R35R: 4-byte reused identification number (r-ID), 4-byte UID previously issued
- SLE 66R35I: 4-byte fixed non-unique number (FNUID)
- Mutual three-pass authentication between card and reader for basic security
 - 48-bit key length
 - 2 keys per sector enabling key management
 - Transport key at chip delivery
- Selective memory access control secured by authentication and access conditions
- Suited to multifunctional applications: Individual key sets are available for each EEPROM sector
- Data encryption for RF channel
- Dedicated Value Counter
- Data integrity supported by CRC, Parity Check, etc.

Electrical characteristics

- On-chip capacitance 18.3 pF + 10 %
- ESD protection typical 2 kV
- Ambient temperature -25 ... +70°C for the chip

¹ Values are temperature dependant

Ordering and packaging information

1 Ordering and packaging information

Table 1 Ordering information

Type	Package	Remark
SLE 66R35I C	Die (on wafer)	sawn / unsawn
SLE 66R35I NB	Die (on wafer)	NiAu-bumps, sawn
SLE 66R35I MCC8	MCC8-2-6	
SLE 66R35I MCC2	MCC2-2-1	
SLE 66R35R C	Die (on wafer)	sawn / unsawn
SLE 66R35R NB	Die (on wafer)	NiAu-bumps, sawn
SLE 66R35R MCC8	MCC8-2-6	
SLE 66R35R MCC2	MCC2-2-1	

Note: For further information on technology, delivery forms (wafer thickness or height of NiAu-bump) please contact your local Infineon Technologies sales representative (www.infineon.com).



Figure 1 Pin configuration Module Contactless Card – MCC2 (top view)




Figure 2 Pin configuration Module Contactless Card – MCC8-2-6 (top / bottom view)




Figure 3 Pad configuration die

Table 2 Pin description and function

Symbol	Function
L _A	Antenna Connection
L _B	Antenna Connection

Overview of a NRG system

2 Overview of a NRG system

The SLE 66R35R/I is designed to operate in a NRG system. The system consists of a smart card and a card reader together with an antenna. The card's antenna consists of a simple coil with a few turns embedded in plastic.




Figure 4 System overview

The operating distance between card and reader antenna is up to 10 cm and more (influenced by external circuitry i.e. reader-antenna configuration).

The RF communication interface transmits at 106 kbit/s resulting in short transaction times, the effect being that a card user can move freely through a reader gate with minimum disruption. A typical ticketing transaction can be handled in less than 100 ms. Robust contactless transmission means that the card with SLE 66R35R/I may also remain in the wallet of the user even if there are coins in it.

An intelligent anticollision function based on the chip's single size unique identifier (uid0-uid3) enables more than one card in the field to operate simultaneously. The anticollision algorithm selects each card individually and enables the execution of a transaction with a selected card is performed correctly without data corruption resulting from other cards in the field.

Access to SLE 66R35R/I is only allowed after a three-pass authentication. The serial number is unique for each card and cannot be changed. Each data transmission is enciphered. Protection from misuse is done by configurable access conditions that are protected by secret keys used for memory operations such as read or write.

Multi-Application Functionality

The SLE 66R35R/I is suited for the use in multi-application schemes, for example combining a transportation fare collection scheme and a ticketing system such as a stadium ticketing. Both applications can be performed with the same card, as hierarchical key management is supported. This means that two different keys for each memory sector can be assigned to enable authentication to that sector.

Overview of a NRG system

2.1 Supported standards

The SLE 66R35R/I supports the following standards:

- ISO/IEC 14443-1, -2 and -3 Type A [1]
- Tested according to ISO/IEC 10373-6 [2]

2.2 Command set

A set of standard ISO/IEC 14443-3 Type A commands is implemented to operate the chip.

Additionally the SLE 66R35R/I specific command set is implemented. This facilitates the access to the on-chip integrated memory, supports the execution of authentication, encryption and decryption data as well as an increment or a decrement of a dedicated value counter.

Circuit Description

3 Circuit Description

SLE 66R35R/I consists of an EEPROM memory of 1 kByte organized in 16 sector with 4 blocks each containing 16 bytes, an analog interface for contactless energy and data transmission and a control unit.

The power supply and data are transferred to SLE 66R35R/I via an antenna, which consists of a coil with few turns directly connected to the module. No further external components are necessary. The circuit is designed to communicate with a card-reader at an operating distance of up to 10 cm (or more) depending on the reader-antenna configuration.

The chip is designed to meet the cost-optimized requirements of a basic security level. The targeted applications are transport, corporate access, events and loyalty cards with basic security requirements.




Figure 5 Block diagram

- **Analog Contactless Interface:**
 - The Analog Contactless Interface comprises the voltage rectifier, voltage regulator and system clock to supply the IC with appropriate power. Additionally the data stream is modulated and demodulated.
- **Anticollision**
 - Internal logic of SLE 66R35R/I ensures the recognition of several cards in the field which may be selected and operated in sequence.
- **Authentication Logic**
 - Correct execution of any memory operation can only occur after the authentication procedure with a specific key.
- **Control Logic**
 - Access to a block is defined by the associated access conditions for that block. These are programmed individually for each block in a sector.
- **Arithmetic Unit**
 - Arithmetic Capability: increment and decrement of values stored in a special redundant format.
- **EEPROM:**
 - 1 kByte organized in 16 sectors with 4 blocks by 16 bytes each. The last block of each sector is called "Sector Trailer" and is used to store for a pair of secret keys and programmable access conditions for each block.

SLE 66R35x options

4 SLE 66R35x options

SLE 66R35R / SLE66R35I support systems based on single size UIDs:

- SLE 66R35R: 4-byte reused ID (r-ID), 4-byte UID previously issued
- SLE 66R35I: 4-byte fixed non-unique number (FNUID) according to ISO/IEC 14443-3 Type A




Figure 6 UIDs according to ISO/IEC 14443-3 Type A

4.1 Content of Block 00_H

The SLE 66R35R/I is delivered with a single size UID.

Block 00_H is configured as shown in Figure 7.




Figure 7 Memory structure block 00_H

Serial Number Check, BCC

According to the ISO/IEC14443-3 Type A the BCC is the UID CL_n checkbyte, calculated as exclusive-or over the four previous bytes (as described in ISO/IEC 14443-3 Type A).

SLE 66R35x options

4.2 Anticollision

The SLE 66R35R/I supports single cascade anticollision scheme.




Figure 8 Single cascade anticollision

SLE 66R35x options

4.3 Product overview

Following memory chips with NRG are available (see Table 3):

Table 3 Overview on chip types using NRG technology

Type	UID size	UID type	uid0	Description
SLE 66R35 ^{1 2}	4-byte	UID	xM _H P8 _H	Fixed unique number programmed by manufacturer (M = 1 _H , 5 _H , 7 _H , 9 _H) and (P = 1 _H , 2 _H , 3 _H , 4 _H , 5 _H)
SLE 66R35I	4-byte	FNUID	xF _H	Fixed number, non-unique programmed by manufacturer
SLE 66R35R	4-byte	r-ID	xM _H P8 _H	Fixed reused identity number programmed by manufacturer (M = 1 _H , 5 _H , 7 _H , 9 _H) and (P = 1 _H , 2 _H , 3 _H , 4 _H , 5 _H)
SLE 66R35E7(H)	7-byte	UID	05 _H	Fixed unique number programmed by manufacturer (delivery default)
	4-byte	FNUID	xF _H	Fixed number, non-unique derived from 7-byte UID (personalization option). The FNUID is not stored in Block 00 _H , it is derived from the 7-byte UID stored in Block 00 _H . The derived value for the uid0 byte is logically OR-ed with 1F _H ; due to that x may have following values: 1 _H , 3 _H , 5 _H , 7 _H , 9 _H , B _H , D _H , F _H
	4-byte	RND-ID	08 _H	uid1 to uid3 is a random number (RND1 - RND3) (personalization option). The RND-ID is not stored in Block 00 _H ; a new RND-ID is generated with every power-up.

¹ The available numbers are already exhausted.

² Discontinued. Consider to use successor products SLE 66R35I, SLE 66R35R, SLE 66R36E7, SLE 66R35E7H.

Memory organization

5 Memory organization

The 1024 Byte EEPROM is organized in 16 sectors with 4 blocks of 16 bytes each.

Sector Number	Block Address	Block Number	Byte Number within a Block																Description
			0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
15	3F _H	3	Authentication Key A								Access Bits				Authentication Key B				Sector Trailer 15
	3E _H	2																	Data
	3D _H	1																	Data
	3C _H	0																	Data
14	3B _H	3	Authentication Key A								Access Bits				Authentication Key B				Sector Trailer 14
	3A _H	2																	Data
	39 _H	1																	Data
	38 _H	0																	Data
1	07 _H	3	Authentication Key A								Access Bits				Authentication Key B				Sector Trailer 1
	06 _H	2																	Data
	05 _H	1																	Data
	04 _H	0																	Data
0	03 _H	3	Authentication Key A								Access Bits				Authentication Key B				Sector Trailer 0
	02 _H	2																	Data
	01 _H	1																	Data
	00 _H	0																	Manufacturer Data

Figure 9 Memory organization

Each sector contains four 16 bytes blocks.

- 3 blocks of data are configurable
 - as Read / Write blocks for storing general data
 - as Value blocks for e.g. electronic purse applications
 - Sector 0, Block 00_H contains Manufacturer Data (serial number, SAK, ATQA, etc.), read only
- the Sector Trailer contains the individual secret authentication Key A and optional Key B as well as the block accesses conditions of the respective sector
 - authentication Key A
 - (optional) authentication Key B
 - access bits to define the access conditions for the specified blocks for every sector individually.

The Sector Trailer and the data blocks are controlled independently.

A successful authentication procedure for the desired sector has to be carried out to allow access to the memory by the appropriate commands.

Furthermore, the access to the EEPROM is controlled by the access conditions (set by the access bits) depending on the application. Applications for contactless access control (e.g. identification) only require read and write operations whereas in revenue control systems (e.g. public transport applications) additional commands like increment, decrement for direct control of the value stored are provided.

All sectors can be assigned to different applications by use of different keys. The authentication procedure is performed between the Reader and the contactless card automatically. Access to stored data is only permitted after successful authentication to that sector.

In erased state the EEPROM cells are as a 1_B, the written state is represented by a 0_B.

Memory organization

5.1 Manufacturer block SLE 66R35R/I

The information within the manufacturer block (Block 00_H, Sector 0) is programmed and locked during the manufacturing process. It is reserved to store:

- 4-byte r-ID or 4-byte FNUID
 - uid1 – uid3 = part of the serial number
- SAK: Select Acknowledge
- ATQA: Answer to Request A
- Manufacturer specific data

Figure 10 and Figure 11 give some details on the content of Block 00_H.




Figure 10 Manufacturer block SLE 66R35R (r-ID)




Figure 11 Manufacturer block SLE 66R35I (FNUID)

5.2 Answer to Request (ATQA) and Select Acknowledge (SAK)

Following valid responses are returned to valid ...

- ATQA to REQA or WUPA commands and
- SAK to the SELECT command

Table 4 ATQA and SAK responses

Product	ATQA response	SAK Cascade Level 1	Description
SLE 66R35R	00 _H 04 _H	88 _H	4-byte reused number (r-ID) and
SLE 66R35I	00 _H 04 _H	88 _H	4-byte fixed, non-unique number (FNUID)

Memory organization

5.3 Sector Structure

Each sector has three data blocks (block numbers 0, 1 and 2) and the Sector Trailer block (block number 3).

5.3.1 Data blocks / Value blocks

Each data block can be defined as Read / Write block or as Value block by setting the specific access conditions. According to these conditions data can be read, written, incremented, decremented, restored or transferred to the card after a successful authentication with either authentication Key A or authentication Key B.

Read / Write blocks

A Read / Write block is used to store general application data (valid commands: READ, WRITE).

Value block

The Value blocks allows electronic purse functions to be performed. Valid commands are READ, WRITE, INCREMENT, DECREMENT, RESTORE and TRANSFER. The Value blocks have a fixed data format that permits error detection, error correction and a backup management.




Figure 12 Data structure of a Value block

- Value is a signed four byte value. For the security and integrity purposes it is stored three times; twice non-inverted and once bit-inverted. Values are stored in 2^s complement binary format with the most significant bit as a sign bit.
The value is stored in the big endian order, hence the most significant byte is stored at the highest address of the reserved memory field.
- The address (Adr) signifies a 1-byte block address. It is used to keep the storage address of a block that is particularly useful for implementing a powerful backup management. The address byte is stored four times, twice inverted and twice non-inverted and it can only be changed by a WRITE command. During INCREMENT, DECREMENT, RESTORE and TRANSFER operations the address is not altered.

The WRITE command must also be used to initialize a Value block. The value and the address must be written in the appropriate format. The arithmetic commands INCREMENT, DECREMENT are available to modify the value content, but Value blocks may still be accessed with READ and WRITE commands. The block management commands RESTORE and TRANSFER are available to manage the backup management and programming of the Value blocks.

Memory organization

5.3.2 Sector Trailer

Every sector has a Sector Trailer (block 3 within every sector) containing the authentication keys (Key A and Key B) and the access condition information of the associated sector, i.e. access to the data blocks (0, 1 and 2) and the Sector Trailer itself.

Block Number	Byte Number within a Block															Description
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	

3	Authentication Key A					Access Bits				Authentication Key B (optional)						Sector Trailer	
2																	Data or Value Block
1																	Data or Value Block
0																	Data or Value Block

Figure 13 Data structure of a Sector Trailer

- Authentication Key A (mandatory): these field contains the cryptographic key A which can never be read (a READ command returns the value 00_H 00_H 00_H 00_H 00_H 00_H).
- Authentication Key B (optional): depending on the access conditions this portion of the Sector Trailer can be read after an authentication or never be read (when used as key; in this case a READ command returns the value 00_H 00_H 00_H 00_H 00_H 00_H).
- If the Key B is readable then it can be used for the authentication however any subsequent access to the memory (Read, Write...) is denied and will result in NACK response.
- Access Bits define the access conditions for each block of the sector and the Sector Trailer.
- Byte 9 of the Sector Trailer is reserved for future use and shall not be checked by the application. It does not contain access condition information and might be used for other application data.

Each sector should have different values for authentication Key A and (the optional) authentication Key B as all sectors can be assigned to different applications offered by different system providers. The authentication procedure is performed between the reader and the SLE 66R35R/I card. Only after successful authentication to a sector the access to data blocks is enabled.

5.4 Memory access

The SLE 66R35R/I memory can be accessed using a defined memory commands. Before execution of any memory command, the desired card has to be selected via appropriate operation and the three-pass authentication procedure has to be completed. All possible memory operations for an addressed block in the memory depend on key which is used for the authentication as well as on the assigned access conditions stored in the associated sector trailer, see also 5.4.1.

Table 5 Memory access command set

Command	Op-code	Description	Valid for blocks
READ	30 _H	Reads the data from an addressed block if access conditions permit an access.	Data block Value block Sector Trailer
WRITE	A0 _H	Writes the data to an addressed block if access conditions permit an access.	Data block Value block Sector Trailer
DECREMENT	C0 _H	Decrement the addressed value by the received value and stores the result into the internal buffer.	Value block

Memory organization

Command	Op-code	Description	Valid for blocks
INCREMENT	C1 _H	Increment the addressed value by the received value and stores the result into the internal buffer.	Value block
RESTORE	C2 _H	Loads the content of an addressed block into the internal buffer. Only allowed if the addressed block in a Value block format.	Value block
TRANSFER	B0 _H	Writes the content of the internal buffer to the addressed block. The addressed block will be programed in Value block format.	Value block

5.4.1 Access conditions

The access conditions (AC) for every data block and Sector Trailer are stored in byte 6, 7 and 8 of the Sector Trailer of each block. These access bits control the access rights of memory access for different commands and keys. The byte 9 is accessible under the same access condition as for Sector Trailer and can be used for the additional data storage.

Bits C1_Y, C2_Y and C3_Y (Y = block number, 0..3), are stored twice (non-inverted and inverted) for data integrity reasons. They define the access conditions for every block inside each sector.

If the format of access condition bits in one specific Sector Trailer is incorrect, an authentication to this sector is still possible, but any subsequent memory access will be rejected.




Figure 14 Access conditions

Table 6 Access conditions

Access Bits	Valid for block	Description	Valid commands
C3 ₃ C2 ₃ C1 ₃	3	Sector Trailer	READ, WRITE
C3 ₂ C2 ₂ C1 ₂	2	Data block	READ, WRITE, INCREMENT, DECREMENT, TRANSFER, RESTORE
C3 ₁ C2 ₁ C1 ₁	1	Data block	READ, WRITE, INCREMENT, DECREMENT, TRANSFER, RESTORE
C3 ₀ C2 ₀ C1 ₀	0	Data block	READ, WRITE, INCREMENT, DECREMENT, TRANSFER, RESTORE

5.4.2 Access conditions for Sector Trailer

Depending on the access conditions for the Sector Trailer read / write access to either authentication Key A or Key B or to the access bits is specified as 'Never', 'Key A' or 'Key B'. 'Key A / Key B' means that the access is possible only after an authentication to the sector using authentication Key A or authentication Key B.

Memory organization

Table 7 Access condition for Sector Trailer

Access Bits			Access condition for						Remark
			Authentication Key A		Access Bits ¹		Authentication Key B		
C3 ₃	C2 ₃	C1 ₃	READ	WRITE	READ	WRITE	READ	WRITE	
0	0	0	Never	Key A	Key A	Never	Key A	Key A	Key B may be read ²
0	0	1	Never	Key B	Key A / Key B	Never	Never	Key B	
0	1	0	Never	Never	Key A	Never	Key A	Never	Key B may be read
0	1	1	Never	Never	Key A / Key B	Never	Never	Never	
1	0	0	Never	Key A	Key A	Key A	Key A	Key A	Transport Configuration
1	0	1	Never	Never	Key A / Key B	Key B	Never	Never	
1	1	0	Never	Key B	Key A / Key B	Key B	Never	Key B	
1	1	1	Never	Never	Key A / Key B	Never	Never	Never	

5.4.3 Access conditions for data blocks

Depending on the access bits for the data blocks (block number Y = 0...2) the read / write access is specified as 'Never', 'Key A', 'Key B' or 'Key A / Key B' (Key A or Key B). The setting of the relevant access bits defines the application and the corresponding applicable commands.

Table 8 Access condition for data blocks

Access Bits (Y = 0 ... 2)			Access condition Data block (block number Y = 0 ... 2)				Application
C3 _Y	C2 _Y	C1 _Y	READ	WRITE ³	INCREMENT	DECREMENT TRANSFER RESTORE	
0	0	0	Key A / Key B	Key A / Key B	Key A / Key B	Key A / Key B	Transport Configuration Read / Write / Value block
0	0	1	Key A / Key B	Key B	Never	Never	Read / Write block
0	1	0	Key A / Key B	Never	Never	Never	Read / Write block
0	1	1	Key A / Key B	Key B	Key B	Key A / Key B	Value block
1	0	0	Key A / Key B	Never	Never	Key A / Key B	Value block
1	0	1	Key B	Never	Never	Never	Read / Write block

¹ Access Bits can also be locked which prevents any further changes of the access conditions

² The bytes reserved to store for Key B may be used to store data. Access to data blocks is not possible.

³ Write access conditions do not apply for Block 00_H of Sector 0.

Memory organization

Access Bits (Y = 0 ... 2)			Access condition Data block (block number Y = 0 ... 2)				Application
C3 _Y	C2 _Y	C1 _Y	READ	WRITE ³	INCREMENT	DECREMENT TRANSFER RESTORE	
1	1	0	Key B	Key B	Never	Never	Read / Write block
1	1	1	Never	Never	Never	Never	Read / Write block

5.5 Transport configuration

At delivery the memory is predefined. After a successful authentication with either Key A or Key B of a sector the respective data can be accessed.

- Data area is set to 00_H as default
- Key A and Key B are set to FF_H FF_H FF_H FF_H FF_H FF_H as default

Reading of Key A is never allowed, thus the value 00_H 00_H 00_H 00_H 00_H 00_H is read. Sector Trailer byte 9 is set arbitrary.

Sector Number	Block Address	Block Number	Byte Number within a Block																Description
			0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
15	3F _H	3	00 _H	00 _H	00 _H	00 _H	00 _H	00 _H	FF _H	07 _H	80 _H	xx _H	Authentication Key B						Sector Trailer 15
	3E _H	2																	Data
	3D _H	1																	Data
	3C _H	0																	Data
14	3B _H	3	00 _H	00 _H	00 _H	00 _H	00 _H	00 _H	FF _H	07 _H	80 _H	xx _H	Authentication Key B						Sector Trailer 14
	3A _H	2																	Data
	39 _H	1																	Data
	38 _H	0																	Data
.	.	.																	.
.	.	.																	.
.	.	.																	.
1	07 _H	3	00 _H	00 _H	00 _H	00 _H	00 _H	00 _H	FF _H	07 _H	80 _H	xx _H	Authentication Key B						Sector Trailer 1
	06 _H	2																	Data
	05 _H	1																	Data
	04 _H	0																	Data
0	03 _H	3	00 _H	00 _H	00 _H	00 _H	00 _H	00 _H	FF _H	07 _H	80 _H	xx _H	Authentication Key B						Sector Trailer 0
	02 _H	2																	Data
	01 _H	1																	Data
	00 _H	0	uid0	uid1	uid2	uid3	BCC	88 _H	44 _H	00 _H	43 _H /53 _H	Manufacturer specific data							Manufacturer Data

Figure 15 Memory map – Transport Configuration SLE 66R35R/I

Communication Principle

6 Communication Principle

6.1 State diagram

The SLE 66R35R/I is fully compliant to the ISO/IEC 14443-3 Type A specification.

All operations are initiated by an appropriate reader and controlled by the internal logic of the SLE 66R35R/I. Prior to any memory access the card has to be selected according to the ISO/IEC 14443-3 Type A anticollision and selection scheme.

After the anticollision and selection the reader may enter the protected state by performing the authentication procedure to any sector by sending the AUTHENTICATE command (either with Key A or with Key B and a valid block address). Any other command will cause an error and the SLE 66R35R/I will return either to IDLE or to HALT state.

Figure 16 shows the state diagram of the SLE 66R35R/I.




Figure 16 SLE 66R35R/I state diagram

Communication Principle

6.1.1 IDLE state

After POWER ON, the SLE 66R35R/I is in IDLE state.

If REQA or WUPA command is executed in this state, the SLE 66R35R/I transits to READY1 state. Any other command is interpreted as an error and the SLE 66R35R/I stays in IDLE state without any response.

6.1.2 READY1 / READY1* state

In READY1 / READY1* state:

- the whole UID can be retrieved by using ISO/IEC 14443-3 Type A Anticollision and Select commands. After the Select command is executed properly the IC transits to ACTIVE / ACTIVE* state. The answer to a Select command in READY1 / READY1* state is Select Acknowledge (SAK), which indicates that the UID is complete (see also ISO/IEC 14443-3 Type A).
Any other command or any other interruption is interpreted as an error and the SLE 66R35R/I returns back to IDLE or HALT state without any response, depending from which state it came from.

6.1.3 ACTIVE / ACTIVE* state

In ACTIVE / ACTIVE* state during an execution of a valid AUTHENTICATE command 4 bytes of the UID are used to initialize the CRYPTO1.

The ACTIVE / ACTIVE* state is left with a HLTA command. The SLE 66R35R/I transits to HALT state and waits until a WUPA command is received.

If any error is detected the SLE 66R35R/I sends “No Response” (NR) or “Not Acknowledge” (NACK) and transits to IDLE or HALT state depending on the previous state.

6.1.4 PROTECTED state (AUTHx)

In the PROTECTED State SLE 66R35R/I memory access commands can be executed. These commands can be applied to the currently authenticated sector in any order, including the authentication of another sector with the following exceptions and recommendations:

- arithmetic commands such as INCREMENT and DECREMENT shall only be applied to blocks in Value block format
- successful execution of a RESTORE, INCREMENT or DECREMENT command is recommended before executing the TRANSFER command
- SLE 66R35R/I exits the PROTECTED state upon reception of the HLTA command or in a case of an error

6.1.5 HALT state

The HLTA command sets the SLE 66R35R/I in the HALT state. The SLE 66R35R/I sends no response to the HLTA command. The HALT state is left by a WAKE-UP A (WUPA) request. Any other data received is interpreted as an error, the SLE 66R35R/I sends no response and remains in HALT state.

6.2 Start up

Latest 250 µs after entering the powering field the SLE 66R35R/I is ready to receive a command.

6.3 Frame Delay Time

For detailed timings see ISO/IEC 14443-3 Type A Standard.

Communication Principle

Note: The response timing of a particular command is specified in the command description.

6.4 Error handling

The SLE 66R35R/I responds to valid frames only. In case of any error the SLE 66R35R/I returns to its initial state, either IDLE or HALT state. Depending on the error type, the SLE 66R35R/I responds either with a Not Acknowledge (NACK) or does not respond (NR).

Table 9 lists ACK and NACK responses.

Table 9 ACK and NACK responses

Response	Code (4 bits) ¹
ACK	1010 _B
NACK0	0000 _B
NACK1	0001 _B
NACK4	0100 _B
NACK5	0101 _B
NR ²	n.a.

Table 10 describes the behavior of the SLE 66R35R/I in different error cases.

Table 10 Behavior in case of error

Current States	Command or Error	Response	Next State
IDLE / HALT READY1 / READY1*	Invalid op-code	NR	IDLE / HALT
	Parity, Miller or CRC error	NR	IDLE / HALT
	Command too short or too long	NR	IDLE / HALT
	Invalid address	NR	IDLE / HALT
	Other errors	NR	IDLE / HALT
ACTIVE / ACTIVE*	Invalid op-code	NR	IDLE / HALT
	Parity, Miller, CRC error	NACK1 or NACK5	IDLE / HALT
	Command too short or too long	NR	IDLE / HALT
	Invalid address	NACK0 or NACK4	IDLE / HALT
	Other errors	NACK0 or NACK4	IDLE / HALT

6.5 Data integrity

Reliable data transmission in the contactless communication link is supported by following mechanisms:

- 16 bit CRC (Cyclic Redundancy Check) for each data transmission
- Parity bits for each byte
- Monitoring of protocol sequence
 - bit coding to distinguish between "1", "0" and "no information"
 - bit stream analysis
 - bit count checking

¹ No integrity mechanism, the response is encrypted.

² NR = no response. Depending on the state the does not send a response on errors.

Communication Principle

6.6 Three-pass authentication

A basic security level is provided using a three-pass authentication between the SLE 66R35R/I and the reader. The three-pass authentication sequence is split into following steps:

- The reader selects the sector to be accessed by addressing a block within this sector. The reader transmits the AUTH command using either authentication Key A or Key B.
- SLE 66R35R/I reads the secret key and the associated access conditions from the Sector Trailer. Then SLE 66R35R/I transmits a random number as a challenge to the reader (step 1).
- The reader calculates the response using the secret key and the challenge from SLE 66R35R/I. The reader transmits its response together with its own challenge (random number) to SLE 66R35R/I (step 2).
- SLE 66R35R/I verifies the reader response. Then SLE 66R35R/I calculates the response to the challenge from the reader and returns it to the reader (step 3).
- The reader verifies the received response to its own challenge.

After the first random challenge (step 1) further data transmission is encrypted.

6.7 Memory access / operations

After a mutual authentication any of the following operations may be performed:

- READ block
- WRITE block
- DECREMENT: decrements the content of a Value block and stores the result in an internal data register
- INCREMENT: increments the content of a Value block and stores the result in an internal data register
- RESTORE: moves the content of a Value block into an internal data register
- TRANSFER: writes the content of the temporary internal data register to a block

Command set

7 Command set

7.1 Supported ISO/IEC 14443-3 Type A command set

Table 11 describes the ISO14443-3 Type A command set which is supported by SLE 66R35R/I.

Table 11 ISO/IEC 14443-3 Type A command set

Command	Abbreviation	Command Op-Code	Description
Request A	REQA	26 _H	Short Frame Command Type A request to all ISO/IEC 14443-3, Type A compatible chips in IDLE State
Wake Up A	WUPA	52 _H	Short Frame Command Type A Wake Up request to all ISO/IEC 14443-3 Type A compatible chips
Anticollision	AC	93 _H NVB _H	Cascade level 1 with the Number of Valid Bits (NVB)
Select	SELA	93 _H 70 _H	Select the UID of Cascade level 1
Halta	HLTA	5x _H ^{1,2}	Sets a chip to a HALT state

For a detailed command description please refer to ISO/IEC 14443-3 Type A standard.

7.2 Memory access command set

There are two command types implemented:

- One step commands:
 - the PCD sends a command, the PICC sends a response
- Two step commands:
 - the PCD sends the first command, the PICC sends the first response
 - if the PCD does not detect an error the PCD sends the second command and the PICC responds with the answer to the second command

The command set of the SLE 66R35R/I is listed in Table 12.

Table 12 SLE 66R35R/I command set

Command	Abbreviation	Command Op-code	Description
Authenticate with Key A	AUTHA	60 _H	Authentication with Key A to the sector in which the address block is located.
Authenticate with Key B	AUTHB	61 _H	Authentication with Key B to the sector in which the address block is located.
READ	RD	30 _H	Reads the data from an addressed block if access conditions permits access.
WRITE	WR	A0 _H	Writes the data to an addressed block if access conditions permits the access.
DECREMENT	DCR	C0 _H	Decrement the addressed value by the received value and writes the result into the internal transfer buffer.

¹ SLE 66R35R/I accepts also command op-code values 5x_H.

² Within the parameter field of the HLTA command values from 00_H to 3F_H are accepted.

Command set

Command	Abbreviation	Command Op-code	Description
INCREMENT	INC	C1 _H	Increment the addressed value by the received value and writes the result into the internal transfer buffer.
RESTORE	RSTR	C2 _H	Loads the content of an addressed block into the transfer buffer. Only allowed if the addressed block in a value block format. Data is lost in case of power loss.
TRANSFER	TRFR	B0 _H	Writes the content of the transfer buffer to the addressed block. The addressed block will be programmed in value block format.

The data in the command are always sent LSByte first. Within a byte the LSBit is sent first

7.2.1 AUTHENTICATE (AUTHA and AUTHB)

AUTHA or AUTHB command performs the authentication using either Key A or Key B to a sector. The specified address indicates the block number. The valid address range is 00_H to 3F_H. If any other address is specified the SLE 66R35R/I replies with an error message. This command shall be executed after the SLE 66R35R/I has been selected.

The AUTHENTICATE command is performed as a three-pass authentication:

- Step 1:
The PCD sends the AUTHA or AUTHB command to the PICC. The parameter, a valid block address, indicates the sector for the authentication. The PICC decodes this command and replies with a challenge, TokenRB, which is a 32 bit random number¹⁾.
- Step 2:
The PCD generates a 64 bit TokenAB. The PCD encrypts its own 32 bit random number RA as well as the value RB' which is a modified RB value and sends it to the PICC. The PICC receives and encrypts the received value. Finally the PICC compares the received RB' it to its own RB'.
- Step3:
If the values are identical the PICC will repond the next challenge, TokenBA, which is encrypted value RB" confirming its authenticity. Otherwise an error (NR) will break the authentication. The PCD verifies the response and if no error is detected it allows further memory access i.e. both PCD and PICC are authenticated to each other.

Table 13 AUTHENTICATE command step 1

Command	Parameter	Integrity Mechanism
AUTHA or AUTHB	Block address	CRC
60 _H or 61 _H	00 _H - 3F _H	2 bytes CRC

Response
TokenRB
32 bit random number or NR

Table 14 AUTHENTICATE command step 2

Command	Parameter	Integrity Mechanism
AUTHA or AUTHB	Block address	CRC
-	64 bit Token	-

Response
TokenBA or NR
32 bit random number or NR

Command set




Figure 17 AUTHENTICATE command

Table 15 Timing AUTHENTICATE command

AUTHENTICATE	$t_{ACK\ min}$	$t_{ACK\ max}$	$t_{NACK\ min}$	$t_{NACK\ max}$	$t_{TIMEOUT}$
Command step 1	147.82 μs	t_{nonNVM}	86.11 μs	t_{nonNVM}	$t_{nonNVM} \leq 950\ \mu s$
Command step 2	86.11 μs	t_{nonNVM}	86.11 μs	t_{nonNVM}	$t_{nonNVM} \leq 950\ \mu s$

Command set

7.2.2 READ (RD)

The READ command reads 16 bytes from the specified block address in the memory:

- if the specified address is allocated in a previously authenticated sector
- if the access conditions for the addressed block allow read access

Table 16 READ command

Command	Parameter	Integrity Mechanism	Response
READ	Block address	CRC	DATA + CRC
30 _H	00 _H - 3F _H	2 bytes CRC	16 bytes data + 2 bytes CRC or NACK or NR




Figure 18 READ command

Table 17 Timing READ command

READ	$t_{ACK\ min}$	$t_{ACK\ max}$	$t_{NACK\ min}$	$t_{NACK\ max}$	$t_{TIMEOUT}$
	95.98 μs	t_{rdNVM}	86.11 μs	t_{rdNVM}	$t_{rdNVM} \leq 4750\ \mu s$

Command set

7.2.3 WRITE (WR)

The WRITE command writes 16 bytes to the specified address in the memory:

- if the specified address is allocated in a previously authenticated sector
- if the access conditions for the addressed block allow write access

Note: The Block 00_H is never writable independent on the access conditions.

Table 18 WRITE command step 1

Command	Parameter	Integrity Mechanism	Response
WRITE	Block address	CRC	
A0 _H	00 _H – 3F _H	2 bytes CRC	ACK or NACK or NR

Table 19 WRITE command step 2

Command	Parameter	Integrity Mechanism	Response
WRITE	DATA	CRC	
-	16 bytes data	2 bytes CRC	ACK or NACK or NR




Figure 19 WRITE command

Table 20 Timing WRITE command

WRITE	$t_{ACK\ min}$	$t_{ACK\ max}$	$t_{NACK\ min}$	$t_{NACK\ max}$	$t_{TIMEOUT}$
Command step 1	86.38 μ s	t_{rdNVM}	86.11 μ s	t_{rdNVM}	$t_{rdNVM} \leq 4750\ \mu$ s
Command step 2	3546.73 μ s	t_{wrNVM}	86.11 μ s	t_{wrNVM}	$t_{wrNVM} \leq 9500\ \mu$ s

Command set

7.2.4 DECREMENT (DCR)

The DECREMENT command reads out the content of the addressed value block (block address) and decrements it by the value given in the command data field. The conditions are the following:

- the specified block address is allocated in a previously authenticated sector
- the data at specified block address is stored in a value block format
- the access conditions for the addressed block allow decrement operation

The decremented data is stored internally and can be written to any authenticated data block using the TRANSFER command.

Table 21 DECREMENT command step 1

Command	Parameter	Integrity Mechanism	Response
DECREMENT	Block address	CRC	
C0 _H	00 _H - 3F _H	2 bytes CRC	ACK or NACK or NR

Table 22 DECREMENT command step 2

Command	Parameter	Integrity Mechanism	Response
DECREMENT	Value	CRC	
-	4 byte counter value ¹	2 bytes CRC	Nack or NR ²




Figure 20 DECREMENT command

Table 23 Timing DECREMENT command

Decrement	t _{ACK min}	t _{ACK max}	t _{NACK min}	t _{NACK max}	t _{TIMEOUT}
Command step 1	256.53 μs	t _{rdNVM}	86.11 μs	t _{rdNVM}	t _{rdNVM} ≤ 4750 μs
Command step 2	-	t _{rdNVM}	86.11 μs	t _{rdNVM}	t _{rdNVM} ≤ 4750 μs

¹ The value is a 4 byte signed integer value and should be bigger than zero and positive. Please note that the sign (most significant bit of the value) will be ignored e.g. a decrement by 7F_H FF_H FF_H FF_H or FF_H FF_H FF_H FF_H returns the same result.

² In the case of successful decrement there is NR (no response).

Command set

7.2.5 INCREMENT (INC)

The INCREMENT command internally reads the value block out of the specified block address. The value is incremented by the given value in command data field under the following conditions:

- the specified block address is allocated in a previously authenticated sector
- the data at the specified block address are stored in a value block format
- the access conditions for the addressed block allow decrement access

The incremented data is stored internally and can be written to any authenticated data block using the TRANSFER command.

Table 24 INCREMENT command step 1

Command	Parameter	Integrity Mechanism	Response
INCREMENT	Block address	CRC	
C1 _H	00 _H - 3F _H	2 bytes CRC	ACK or NACK or NR

Table 25 INCREMENT command step 2

Command	Parameter	Integrity Mechanism	Response
INCREMENT	Value	CRC	
-	4 byte counter value ¹	2 bytes CRC	NACK or NR ²




Figure 21 INCREMENT command

Table 26 Timing INCREMENT Command

Increment	t _{ACK min}	t _{ACK max}	t _{NACK min}	t _{NACK max}	t _{TIMEOUT}
Command step 1	256.53 μs	t _{rdNVM}	86.11 μs	t _{rdNVM}	t _{rdNVM} ≤ 4750 μs
Command step 2		t _{rdNVM}	86.11 μs	t _{rdNVM}	t _{rdNVM} ≤ 4750 μs

¹ The value is a 4 byte signed integer value and should be bigger than zero and positive. Please note that the sign (most significant bit of the value) will be ignored e.g. a decrement by 7F_H FF_H FF_H FF_H or FF_H FF_H FF_H FF_H returns the same result.

² In the case of successful increment there is NR (no response)

Command set

7.2.6 RESTORE (RSTR)

The RESTORE command reads the value (4 byte) and the address (1 byte) data from the specified block address in the memory and stores it into the Transfer Buffer under the following conditions:

- the specified address is allocated in an authenticated sector

The restored data can be written to any authenticated block by the subsequent TRANSFER command.

Table 27 RESTORE command step 1

Command	Parameter	Integrity Mechanism	Response
RESTORE	Block address	CRC	
C2 _H	00 _H - 3F _H	2 bytes CRC	ACK or NACK or NR

Table 28 RESTORE command step 2

Command	Parameter	Integrity Mechanism	Response
RESTORE	DATA	CRC	
-	4 byte data	2 bytes CRC	NACK or NR




Figure 22 RESTORE command

Table 29 Timing RESTORE command

RESTORE	t _{ACK min}	t _{ACK max}	t _{NACK min}	t _{NACK max}	t _{TIMEOUT}
Command step 1	256.53 μs	t _{rdNVM}	86.11 μs	t _{rdNVM}	t _{rdNVM} ≤ 4750 μs
Command step 2		t _{rdNVM}	86.11 μs	t _{rdNVM}	t _{rdNVM} ≤ 4750 μs

Command set

7.2.7 TRANSFER (TRFR)

The TRANSFER command programs the data to the specified block address using the RESTORE, INCREMENT or DECREMENT command under the following conditions:

- the specified block address is allocated in a authenticated sector
- pre-condition is a properly executed INCREMENT, DECREMENT or RESTORE command

The TRANSFER command completes a preceeding INCREMENT or DECREMENT or RESTORE operation. It is possible to transfer value blocks between different sectors.

Note: Consecutive TRANSFER commands will cause a NACK response.

Table 30 TRANSFER command

Command	Parameter	Integrity Mechanism	Response
RESTORE	Block address	CRC	
B0 _H	00 _H - 3F _H	2 bytes CRC	ACK or NACK or NR




Figure 23 TRANSFER command

Table 31 Timing TRANSFER command

TRANSFER Command	$t_{ACK\ min}$	$t_{ACK\ max}$	$t_{NACK\ min}$	$t_{NACK\ max}$	$t_{TIMEOUT}$
	3546.73 μ s	t_{wrNVM}	86.11 μ s	t_{wrNVM}	$t_{wrNVM} \leq 9500\ \mu$ s

Command set

7.2.8 HLTA

The HLTA command sets the SLE 66R35R/I to the HALT state. The HALT State allows the user to separate already identified SLE 66R35R/I from each other.

Table 32 HLTA command

Command	Parameter	Integrity Mechanism	Response
HLTA	Block address	CRC	
5x _H	00 _H - 3F _H	2 bytes CRC	NACK or ACK

Note: The HLTA command will be sent plain in ACTIVE state and encrypted in PROTECTED state. If the command is not received properly the SLE 66R35R/I replies a NACK.




Figure 24 HLTA command

Table 33 Timing HLTA command

HLTA Command	t _{ACK min}	t _{ACK max}	t _{NACK min}	t _{NACK max}	t _{TIMEOUT}
			86.11 μs	t _{nonNVM}	t _{nonNVM} ≤ 950 μs

Performance and Operational Characteristics

8 Performance and Operational Characteristics

The electrical characteristics ensure the operation of the SLE 66R35R/I over the listed range.

Typical characteristics specify mean values expected over the production spread. If not otherwise specified typical characteristics apply at $T_{\text{ambient}} = 25^{\circ}\text{C}$ and the given supply voltage.

8.1 Electrical Characteristics

$f_{\text{CAR}} = 13.56\text{ MHz}$ sinusoidal waveform, voltages refer to V_{SS} .

Table 34 Electrical Characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Chip input capacitance $L_A - L_B$	C_{IN}	16.5	18.3	20.1	pF	$V_{\text{AB RMS}} = 2.3\text{ V}$, $f_{\text{CAR}} = 13.56\text{ MHz}$, $T_{\text{ambient}} = 25^{\circ}\text{C}$ Tolerance +/- 10%
Chip load resistance $L_A - L_B$	R_{IN}		17		k Ω	$V_{\text{AB RMS}} = 2.3\text{ V}$, $f_{\text{CAR}} = 13.56\text{ MHz}$, $T_{\text{ambient}} = 25^{\circ}\text{C}$ Tolerance +/- 20%
Internally limited supply voltage	V_{DD}			3.3	V	Internal value
Supply current (idle mode)	I_{DD}		200	300	μA	Estimated value, not externally measured! $f_{\text{CAR}} = 13.56\text{ MHz}$, no modulation
Endurance (erase / write cycles) ¹		10^5				–
Data retention ¹		10			years	
EEPROM Erase and Write time	t_{prog}			5	ms	Combined erase + write; excluding time for command / response transfer between interrogator and chip, $T_{\text{ambient}} = 25^{\circ}\text{C}$
ESD Protection voltage (L_A , L_B pins)	V_{ESD}	2			kV	EIA / JESD22 A114-B
Ambient temperature	T_{ambient}	-25		+70	$^{\circ}\text{C}$	for chip
Junction temperature	T_{junction}	-25		+110	$^{\circ}\text{C}$	for chip

¹ Values are temperature dependent.

Performance and Operational Characteristics

8.2 Absolute Maximum Ratings

Stresses above the maximum values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability, including EEPROM data retention and erase/write endurance. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this document is not implied.

Table 35 Absolute Maximum Ratings

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input voltage between L _A – L _B	V _{INpeak}	-7		+7	V	On chip limitation by voltage regulator
Input current through L _A – L _B	I _{IN}			+50	mA	Maximal current
Storage temperature	T _{storage}	-40		+125	°C	

References

- [1] ISO/IEC 14443 Identification cards – Contactless integrated circuit(s) cards
Proximity cards, Parts 1, 2 and 3
- [2] ISO/IEC 10373-6 Identification cards – Test methods – Proximity cards

Revision history

Revision history

Reference	Description
Revision 2.0, 2021-05-28	
all	New document template Document classification changed Editorial changes
Revision 1.1, 2019-06-28	
All	Introduction of NRG terminology
Revision 1.0, 2010-01-11	
all	Initial version

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-05-28

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2021 Infineon Technologies AG.

All Rights Reserved.

Do you have a question about this document?

Email:

csscustomerservice@infineon.com

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.