## Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

## Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

## Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

The S6J3110 series is a set of 32-bit microcontrollers designed for in-vehicle use. It uses the Arm ${ }^{\circledR}$ Cortex ${ }^{\circledR}$-R5 CPU as a CPU.

## Features

## Cortex-R5 Core

This section explains the Cortex-R5 CPU core.

## ■Arm Cortex-R5

- 32-bit Arm architecture -2-instruction issuance super scalar $\square 8$-stage pipeline
- Armv7/Thumb ${ }^{\circledR}$-2 instruction set

■MPU (memory protection) equipped - 16-area support

■ECC support for the TCM ports for RAM 1-bit error correction and 2-bit error detection (SEC-DED)
-TCM ports 2 TCM ports $\square$ ATCM port $\square$ BTCM port (B0TCM, B1TCM)

- Caches -Instruction cache 16 KB - Data cache 16 KB
- VIC port

Low latency interrupt
■AXI master interface 64-bit AXI interface (instruction/data access)
32-bit AXI interface (I/O access)
■AXI slave interface 64-bit AXI interface (TCM port access)
■ETM-R5 trace

## Peripheral Functions

This section explains peripheral functions.
■Clock generation $\square$ Main clock oscillation ( 4 MHz ) $\square$ No sub clock oscillation -CR oscillation ( 100 kHz ) $\square \mathrm{CR}$ oscillation ( 4 MHz )
-Built-in flash memory size

- Program: $1024 \mathrm{~K}+64 \mathrm{~KB}$ (S6J311AHAC) / $768 \mathrm{~K}+64 \mathrm{~KB}$ (S6J3119HAC)
- Work: 48 KB (S6J311AHAC) / 48 KB (S6J3119HAC)

■Built-in RAM size
-TCRAM 64 KB (S6J311AHAC) / 48 KB (S6J3119HAC)

- System SRAM 16 KB (S6J311AHAC) / 16 KB (S6J3119HAC)
- Backup RAM 8 KB (S6J311AHAC) / Backup RAM 8 KB (S6J3119HAC)

■General-purpose ports: 116 channels (S6J311AHAC) / 116 channels (S6J3119HAC)
-DMA controller
םUp to 16 channels can be activated simultaneously.
■A/D converter (successive approximation type)
12-bit resolution, 2 units mounted: Max 56 channels ( 25 channels +31 channels) (S6J311AHAC) / Max 56 channels ( 25 channels +31 channels) (S6J3119HAC) / Max 56 channels ( 25 channels +31 channels)

■External interrupt input: 16 channels
-Level ("H"/"L") and edge (rising/falling) can be detected.
-Multi-function serial (transmission and reception FIFOs mounted) :Max 4 channels (S6J311AHAC) / Max 4 channels (S6J3119HAC)
$<\left.\right|^{2} \mathrm{C}>$
■Full-duplex double buffering system, 64-byte transmission FIFO, 64-byte reception FIFO.
■Standard mode ( Max. 100 kbps ) is supported only.
■DMA transfer is supported.
<UART (asynchronous serial interface) >
■Full duplex, double buffering system; 64-byte transmission FIFO, 64-byte reception FIFO
-Parity check can be enabled/disabled.
■Built-in dedicated baud rate generator
■An external clock can be used as a transfer clock.
■Parity, frame, overrun error detection functions are available.
■DMA transfer is supported.

■Output compare: Max 12 channels - 32-bit Timer

■Real time clock (RTC) (day/hour/minute/second)
$\square$ Main clock oscillation or CR oscillation ( 100 kHz ) can be selected as an operation clock.

■Calibration: Real time clock (RTC) driven by the CR clock
■Correction can be done by configuring the prescaler of the real time clock based on the ratio between the main clock and the CR clock.

■Clock supervisor
$\square$ Abnormality (such as damaged crystal) of the main clock oscillation ( 4 MHz ) can be monitored.
$\square$ The clock can switch to the CR clock when an abnormality is detected.
$\square$ PLL abnormality can be detected.
■CRC generation
-Fixed-length CRC
-CCITT CRC16 generator polynomial: 0x1021

- IEEE-802.3 CRC32 generator polynomial: 0x04C11DB7
-Watchdog timer
- Hardware watchdog
$\square$ Software watchdog
■NMI
■ I/O relocation
$\square$ Peripheral function pin locations can be changed.
■Low-power consumption control
$\square$ Standby function
- Power-off function
-Partial wakeup function
■ Power-on reset
■ Low-voltage detection reset
- Security
- Flash security
- Interface security (JTAG + test port)
-SHE
$\square$ Unique device ID
■Package: LEU144 (S6J311xHAC)

■CMOS 55 nm technology
■Power supply
$\square 5 \mathrm{~V}$ single power supply

- The voltage step-down circuit generates internal 1.2 V from 5 V .
$\square 5 \mathrm{~V}$ power supply is used for I/O.


## Contents

1. Product Lineup ..... 4
2. Pin Assignment ..... 6
3. Pin Description ..... 7
4. I/O Circuit Types ..... 15
5. Handling Precautions ..... 18
5.1 Precautions for Product Design ..... 18
5.2 Precautions for Package Mounting ..... 19
5.3 Precautions for Use Environment ..... 20
6. Handling Devices ..... 21
7. Block Diagram ..... 23
8. Memory Map ..... 24
9. Pin Status in CPU Status ..... 29
10. Electrical Characteristics ..... 32
10.1 Absolute Maximum Ratings ..... 32
10.2 Recommended Operating Conditions ..... 34
10.3 DC Characteristics ..... 37
10.4 AC Characteristics ..... 41
10.4.1 Source Clock Timing ..... 41
10.4.2 Internal Clock Timing ..... 42
10.4.3 Reset Input ..... 45
10.4.4 Power-on Conditions ..... 46
10.4.5 Multi-function Serial ..... 46
10.5 Timer Input Timing ..... 66
10.6 Trigger Input Timing ..... 66
10.7 NMI Input Timing ..... 67
10.8 Low-Voltage Detection (External Low-Voltage Detection) ..... 67
10.9 Low-Voltage Detection (RAM Retention Low-Voltage Detection) ..... 68
10.10 Low-Voltage Detection (1.2 V Power Supply Low- Voltage Detection) ..... 68
10.11 A/D Converter. ..... 69
10.11.1 Electrical Characteristics ..... 69
10.11.2 Notes on Using A/D Converters ..... 70
10.11.3 Definition of terms ..... 71
10.12 Flash Memory ..... 73
11. Ordering Information ..... 74
12. Part Number Option ..... 74
13. Package Dimensions ..... 75
14. Errata ..... 76
15. Appendix ..... 80
15.1 Application 1: JTAG tool connection ..... 80
16. Major Changes ..... 81
Document History ..... 89
Sales, Solutions, and Legal Information ..... 91

## 1. Product Lineup

The following table lists the product lineup of the S6J3110 series.
Table 1-1. Memory Size

|  |  | S6J311AHAC | S6J3119HAC |
| :--- | :--- | :--- | :--- |
| Flash | Program | 1024 KBytes <br> + <br> Small sector $(8 \mathrm{~KB} \times 8)$ | 768 KBytes <br> + <br> Small sector (8 KB x 8) |
|  |  | 48 KBytes | 48 KBytes |
|  | TCRAM | 64 KBytes | 48 KBytes |
|  | System SRAM | 16 KBytes | 16 KBytes |
|  | Backup RAM | 8 KBytes | 8 KBytes |

Table 1-2. SHE option

|  | S6J311xHAC* |
| :--- | :---: |
| Security (SHE) | ON |

Table 1-3. Product Lineup

|  | S6J311xHAC* |
| :--- | :--- |
| CPU core | Coretex-R5 |
| CMOS 55 nm technology | 55 nm |
| Package | LEU144 |
| Main clock | 4 MHz |
| Built-in CR oscillator | 100 kHz |
|  | 4 MHz |
| Maximum CPU operating frequency | 96 MHz |
| Watchdog timer | 1 channel (hardware) |
|  | 1 channel (software) |
| External power supply, low-voltage detection reset | YES |
| Internal power supply, low-voltage detection reset | YES |
| NMI request | YES |
| External interrupt | 16 channels |
| DMA controller | 16 channels |
| CAN-FD | 1 channel <br> $(192 ~ m s g ~ b u f f e r s / c h) ~$ |
| Multi-function serial | 4 channels |
| A/D converter | 12 -bit (2 units) <br> Unit 0 x 25 channels <br> Unit $1 \times 31$ channels |


|  | S6J311xHAC* |
| :--- | :--- |
| Free-run timer | 6 channels |
| Input capture | 12 channels |
| Output compare | 12 channels |
| Base timer (16-bit) | 30 channels |
| Real time clock (RTC) | 1 channel |
| CR clock calibration | YES |
| CRC generation | YES |
| Low-power consumption mode | Standby function <br> Power-off function <br> Partial wakeup function |
| SHE | YES |
| General-purpose port GPIO | 116 channels |
| Power supply | $5 \mathrm{~V}+5 \%$ to $10 \%$ |
| Operation assurance temperature (TA) | $-40{ }^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}$ |
| On-chip debugger (JTAG) | YES |

* $\mathrm{x}: \mathrm{A} / 9$


## 2. Pin Assignment

The following figures show the pin assignment of the S6J3110 series.
Figure 2-1. Pin Assignment for S6J311xHAC*

* $x:$ A/9



## 3. Pin Description

This section provides a list of the pin functions of the S6J3110 series
Table 3-1. S6J311xHAC* Pin Functions

* $x$ : A/9

| Pin No. <br> S6J311xHAC | Pin Name | Polarity | I/O <br> Circuit <br> Type | Function |
| :--- | :--- | :--- | :--- | :--- |


| Pin No. S6J311xHAC | Pin Name | Polarity | l/O Circuit Type | Function |
| :---: | :---: | :---: | :---: | :---: |
| 18 | P020 SOT0_0 SDA0_0 TIOB1_0 TEXT1_0 |  | P | General-purpose I/O port <br> Multi-function serial ch. 0 serial data output pin (0) <br> $\mathrm{I}^{2} \mathrm{C}$ bus ch. 0 serial data $\mathrm{I} / \mathrm{O}$ pin <br> Base timer ch. 1 TIOB input pin (0) <br> Free-run timer 1 clock input pin (0) |
| 19 | P021 SCK0_0 SCL0_0 TIOB2_0 |  | P | General-purpose I/O port Multi-function serial ch. 0 clock I/O pin (0) ${ }^{12} \mathrm{C}$ bus ch. 0 serial clock I/O pin Base timer ch. 2 TIOB input pin (0) |
| 20 | $\begin{aligned} & \text { P022 } \\ & \text { SINO_0 } \\ & \text { TIOB3_0 } \\ & \text { INT3_0 } \\ & \hline \end{aligned}$ |  | P | General-purpose I/O port <br> Multi-function serial ch. 0 serial data input pin (0) <br> Base timer ch. 3 TIOB input pin (0) <br> INT3 external interrupt input pin (0) |
| 21 | $\begin{aligned} & \text { P023 } \\ & \text { SCSO_0 } \\ & \text { TIOB4_0 } \end{aligned}$ |  | P | General-purpose I/O port <br> Multi-function serial ch. 0 serial chip select I/O pin (0) <br> Base timer ch. 4 TIOB input pin (0) |
| 22 | $\begin{array}{\|l\|} \hline \text { P024 } \\ \text { TIOB5_0 } \\ \hline \end{array}$ |  | P | General-purpose I/O port Base timer ch. 5 TIOB input pin (0) |
| 23 | $\begin{array}{\|l} \hline \text { P027 } \\ \text { TIOA4_1 } \\ \text { TIOB6_0 } \\ \text { INT1_1 } \\ \text { TEXT0_1 } \\ \hline \end{array}$ |  | P | General-purpose I/O port Base timer ch. 4 TIOA output pin (1) Base timer ch. 6 TIOB input pin (0) INT1 external interrupt input pin (1) Free-run timer 0 clock input pin (1) |
| 24 | $\begin{aligned} & \text { P028 } \\ & \text { SIN1_0 } \\ & \text { TIOB7_0 } \\ & \text { INT4_0 } \\ & \text { OUT0_1 } \end{aligned}$ |  | P | General-purpose I/O port <br> Multi-function serial ch. 1 serial data input pin (0) <br> Base timer ch. 7 TIOB input pin (0) <br> INT4 external interrupt input pin (0) <br> Output compare ch. 0 output pin (1) |
| 25 | $\begin{aligned} & \text { P029 } \\ & \text { SOT1_0 } \\ & \text { SDA1_0 } \\ & \text { AN0 } \\ & \text { OUT1_1 } \end{aligned}$ |  | A | General-purpose I/O port Multi-function serial ch. 1 serial data output pin (0) $\mathrm{I}^{2} \mathrm{C}$ bus ch. 1 serial data $\mathrm{I} / \mathrm{O}$ pin ADC analog 0 input pin Output compare ch. 1 output pin (1) |
| 26 | $\begin{aligned} & \hline \text { P030 } \\ & \text { OUT2_1 } \\ & \hline \end{aligned}$ |  | P | General-purpose I/O port Output compare ch. 2 output pin (1) |
| 27 | P031 SCS1_0 AN1 OUT3 1 |  | A | General-purpose I/O port <br> Multi-function serial ch. 1 serial chip select I/O pin (0) <br> ADC analog 1 input pin <br> Output compare ch. 3 output pin (1) |
| 28 | $\begin{aligned} & \text { P100 } \\ & \text { SCK1_0 } \\ & \text { SCL1_0 } \\ & \text { AN2 } \\ & \text { OUT4_1 } \end{aligned}$ |  | A | General-purpose I/O port Multi-function serial ch. 1 clock I/O pin (0) $1^{2} \mathrm{C}$ bus ch. 1 serial clock I/O pin ADC analog 2 input pin Output compare ch. 4 output pin (1) |
| 29 | P101 <br> AN3 <br> OUT5_1 |  | A | General-purpose I/O port ADC analog 3 input pin Output compare ch. 5 output pin (1) |
| 30 | P103 AN5 OUT6_1 |  | A | General-purpose I/O port ADC analog 5 input pin Output compare ch. 6 output pin (1) |
| 31 | $\begin{array}{\|l\|} \hline \text { P105 } \\ \text { TIOA9_0 } \\ \text { OUT7_1 } \\ \hline \end{array}$ |  | P | General-purpose I/O port Base timer ch. 9 TIOA I/O pin (0) Output compare ch. 7 output pin (1) |
| 32 | $\begin{aligned} & \hline \text { P106 } \\ & \text { OUT8_1 } \end{aligned}$ |  | P | General-purpose I/O port Output compare ch. 8 output pin (1) |
| 33 | $\begin{aligned} & \text { P107 } \\ & \text { TIOA10_0 } \\ & \text { INT2_1 } \\ & \text { OUT9_1 } \\ & \hline \end{aligned}$ |  | P | General-purpose I/O port Base timer ch. 10 TIOA output pin (0) INT2 external interrupt input pin (1) Output compare ch. 9 output pin (1) |


| Pin No. S6J311xHAC | Pin Name | Polarity | $\begin{aligned} & \text { I/O } \\ & \text { Circuit } \\ & \text { Type } \\ & \hline \end{aligned}$ | Function |
| :---: | :---: | :---: | :---: | :---: |
| 34 | P108 <br> AN6 <br> TIOA11_0 <br> INT3_1 <br> OUT10 1 |  | A | General-purpose I/O port ADC analog 6 input pin Base timer ch. 11 TIOA I/O pin (0) INT3 external interrupt input pin (1) Output compare ch. 10 output pin (1) |
| 35 | $\begin{aligned} & \hline \text { P109 } \\ & \text { TIOA12_0 } \\ & \text { OUT11_1 } \\ & \hline \end{aligned}$ |  | P | General-purpose I/O port Base timer ch. 12 TIOA output pin (0) Output compare ch. 11 output pin (1) |
| 39 | P112 AN9 TIOA13_0 |  | A | General-purpose I/O port ADC analog 9 input pin Base timer ch. 13 TIOA I/O pin (0) |
| 40 | $\begin{array}{\|l} \hline \text { P113 } \\ \text { TIOA5_1 } \\ \hline \end{array}$ |  | P | General-purpose I/O port Base timer ch. 5 TIOA I/O pin (1) |
| 41 | P114 <br> AN10 <br> TIOA6_1 |  | A | General-purpose I/O port ADC analog 10 input pin Base timer ch. 6 TIOA output pin (1) |
| 45 | P115 | - | P | General-purpose I/O port |
| 46 | P117 AN12 INT4_1 |  | A | General-purpose I/O port ADC analog 12 input pin INT4 external interrupt input pin (1) |
| 47 | P118 AN13 INT5_1 |  | A | General-purpose I/O port <br> ADC analog 13 input pin <br> INT5 external interrupt input pin (1) |
| 48 | $\begin{aligned} & \text { P119 } \\ & \text { AN14 } \\ & \hline \end{aligned}$ |  | A | General-purpose I/O port ADC analog 14 input pin |
| 49 | $\begin{aligned} & \text { P120 } \\ & \text { AN15 } \end{aligned}$ |  | A | General-purpose I/O port ADC analog 15 input pin |
| 50 | P122 AN17 TIOA11_1 |  | A | General-purpose I/O port ADC analog 17 input pin Base timer ch. 11 TIOA I/O pin (1) |
| 51 | $\begin{array}{\|l\|} \hline \mathrm{P} 123 \\ \text { AN18 } \\ \text { TIOA12_1 } \\ \hline \end{array}$ |  | A | General-purpose I/O port ADC analog 18 input pin Base timer ch. 12 TIOA output pin (1) |
| 52 | $\begin{aligned} & \hline \text { P126 } \\ & \text { AN19 } \\ & \hline \end{aligned}$ |  | A | General-purpose I/O port ADC analog 19 input pin |
| 53 | $\begin{array}{\|l\|} \hline \text { P127 } \\ \text { AN20 } \\ \text { TEXT1_1 } \\ \hline \end{array}$ |  | A | General-purpose I/O port ADC analog 20 input pin Free-run timer 1 clock input pin (1) |
| 54 | P128 <br> AN21 <br> TEXT2_1 |  | A | General-purpose I/O port ADC analog 21 input pin <br> Free-run timer 2 clock input pin (1) |
| 55 | $\begin{aligned} & \hline \text { P129 } \\ & \text { IN6_1 } \\ & \text { AN22 } \\ & \hline \end{aligned}$ |  | A | General-purpose I/O port Input capture ch. 6 input pin (1) ADC analog 22 input pin |
| 56 | $\begin{array}{\|l\|} \hline \text { P130 } \\ \text { IN7_1 } \\ \text { AN23 } \\ \text { INT5_0 } \\ \hline \end{array}$ |  | A | General-purpose I/O port Input capture ch. 7 input pin (1) ADC analog 23 input pin INT5 external interrupt input pin (0) |
| 57 | $\begin{aligned} & \text { P131 } \\ & \text { IN8_1 } \\ & \text { AN24 } \\ & \hline \end{aligned}$ |  | A | General-purpose I/O port Input capture ch. 8 input pin (1) ADC analog 24 input pin |
| 58 | $\begin{aligned} & \hline \text { P202 } \\ & \text { IN9_1 } \\ & \text { INT6_1 } \\ & \hline \end{aligned}$ |  | P | General-purpose I/O port Input capture ch. 9 input pin (1) INT6 external interrupt input pin (1) |
| 59 | $\begin{array}{\|l\|} \hline \text { P203 } \\ \text { IN10_1 } \\ \hline \end{array}$ |  | P | General-purpose I/O port Input capture ch. 10 input pin (1) |


| Pin No. S6J311xHAC | Pin Name | Polarity | $\begin{aligned} & \text { I/O } \\ & \text { Circuit } \\ & \text { Type } \\ & \hline \end{aligned}$ | Function |
| :---: | :---: | :---: | :---: | :---: |
| 60 | P204 IN11 1 AN27 |  | A | General-purpose I/O port Input capture ch. 11 input pin (1) ADC analog 27 input pin |
| 61 | P205 AN28 TEXT3_1 |  | A | General-purpose I/O port ADC analog 28 input pin Free-run timer 3 clock input pin (1) |
| 62 | $\begin{array}{\|l\|} \hline \text { P206 } \\ \text { AN29 } \\ \text { TEXT4_1 } \\ \hline \end{array}$ |  | A | General-purpose I/O port ADC analog 29 input pin Free-run timer 4 clock input pin (1) |
| 63 | P207 <br> AN30 <br> INT7_1 <br> TEXT5_1 |  | A | General-purpose I/O port ADC analog 30 input pin INT7 external interrupt input pin (1) Free-run timer 5 clock input pin (1) |
| 64 | P208 AN31 TIOA19_0 |  | A | General-purpose I/O port ADC analog 31 input pin Base timer ch. 19 TIOA I/O pin (0) |
| 65 | $\begin{aligned} & \text { P209 } \\ & \text { AN32 } \\ & \text { TIOA20_0 } \\ & \hline \end{aligned}$ | - | A | General-purpose I/O port ADC analog 32 input pin Base timer ch. 20 TIOA output pin (0) |
| 66 | $\begin{aligned} & \hline \text { P210 } \\ & \text { IN0_2 } \\ & \text { AN33 } \\ & \text { TIOA21_0 } \\ & \text { INT6_0 } \\ & \hline \end{aligned}$ |  | A | General-purpose I/O port Input capture ch. 0 input pin (2) ADC analog 33 input pin Base timer ch. 21 TIOA I/O pin (0) INT6 external interrupt input pin (0) |
| 67 | $\begin{array}{\|l} \hline \text { P211 } \\ \text { IN1_2 } \\ \text { AN34 } \\ \text { TIOA22_0 } \\ \hline \end{array}$ |  | A | General-purpose I/O port Input capture ch. 1 input pin (2) ADC analog 34 input pin Base timer ch. 22 TIOA output pin (0) |
| 68 | P212 <br> IN2_2 <br> AN35 <br> TIOA13_1 |  | A | General-purpose I/O port Input capture ch. 2 input pin (2) ADC analog 35 input pin Base timer ch. 13 TIOA I/O pin (1) |
| 69 | $\begin{aligned} & \text { P213 } \\ & \text { IN3_2 } \\ & \text { TIOA14_1 } \\ & \text { INT8_1 } \\ & \hline \end{aligned}$ |  | P | General-purpose I/O port Input capture ch. 3 input pin (2) Base timer ch. 14 TIOA output pin (1) INT8 external interrupt input pin (1) |
| 70 | P214 <br> IN4_2 <br> TIOA15_1 |  | P | General-purpose I/O port Input capture ch. 4 input pin (2) Base timer ch. 15 TIOA I/O pin (1) |
| 71 | $\begin{aligned} & \text { P215 } \\ & \text { IN5_2 } \\ & \text { TIOA16_1 } \\ & \text { INT9_1 } \\ & \hline \end{aligned}$ |  | P | General-purpose I/O port Input capture ch. 5 input pin (2) Base timer ch. 16 TIOA output pin (1) INT9 external interrupt input pin (1) |
| 74 | $\begin{array}{\|l\|} \hline \text { P218 } \\ \text { AN36 } \\ \text { TEXT2_0 } \\ \hline \end{array}$ |  | A | General-purpose I/O port ADC analog 36 input pin Free-run timer 2 clock input pin (0) |
| 75 | P219 AN37 TEXT3_0 |  | A | General-purpose I/O port ADC analog 37 input pin Free-run timer 3 clock input pin (0) |
| 76 | $\begin{aligned} & \hline \text { P220 } \\ & \text { IN6_2 } \\ & \text { AN38 } \\ & \hline \end{aligned}$ |  | A | General-purpose I/O port Input capture ch. 6 input pin (2) ADC analog 38 input pin |
| 77 | $\begin{array}{\|l} \hline \text { P222 } \\ \text { IN7_2 } \\ \text { AN39 } \\ \text { INT7_0 } \\ \hline \end{array}$ | $-$ | A | General-purpose I/O port Input capture ch. 7 input pin (2) ADC analog 39 input pin INT7 external interrupt input pin (0) |


| Pin No. S6J311xHAC | Pin Name | Polarity | I/O Circuit Type | Function |
| :---: | :---: | :---: | :---: | :---: |
| 78 | P223 <br> IN8 2 <br> AN40 <br> PWU_ANO |  | A | General-purpose I/O port Input capture ch. 8 input pin (2) ADC analog 40 input pin Partial wakeup ADC analog 0 input pin |
| 79 | P224 <br> IN9_2 <br> TX0_2 <br> AN41 <br> PWU_AN1 |  | A | General-purpose I/O port Input capture ch. 9 input pin (2) CAN transmission data 0 output pin (2) ADC analog 41 input pin Partial wakeup ADC analog 1 input pin |
| 80 | P225 <br> IN10_2 <br> RXO_2 <br> AN42 <br> PWU_AN2 <br> INTO 0 |  | A | General-purpose I/O port Input capture ch. 10 input pin (2) CAN reception data 0 input pin (2) ADC analog 42 input pin Partial wakeup ADC analog 2 input pin INT0 external interrupt input pin (0) |
| 81 | P226 <br> IN11_2 <br> AN43 <br> PWU_AN3 <br> TIOA17_1 |  | A | General-purpose I/O port Input capture ch. 11 input pin (2) ADC analog 43 input pin Partial wakeup ADC analog 3 input pin Base timer ch. 17 TIOA I/O pin (1) |
| 85 | P227 <br> AN44 <br> PWU_AN4 <br> TIOA23_0 |  | A | General-purpose I/O port ADC analog 44 input pin Partial wakeup ADC analog 4 input pin Base timer ch. 23 TIOA I/O pin (0) |
| 86 | P228 TX0_1 AN45 PWU_AN5 TIOA24_0 |  | A | General-purpose I/O port CAN transmission data 0 output pin (1) ADC analog 45 input pin Partial wakeup ADC analog 5 input pin Base timer ch. 24 TIOA output pin (0) |
| 87 | P229 RX0_1 AN46 PWU_AN6 TIOA25_0 INT8_0 OUT0_0 |  | A | General-purpose I/O port <br> CAN reception data 0 input pin (1) <br> ADC analog 46 input pin <br> Partial wakeup ADC analog 6 input pin <br> Base timer ch. 25 TIOA I/O pin (0) <br> INT8 external interrupt input pin (0) <br> Output compare ch. 0 output pin (0) |
| 88 | P230 <br> AN47 <br> PWU_AN7 <br> TIOA26_0 <br> OUT1_0 |  | A | General-purpose I/O port ADC analog 47 input pin Partial wakeup ADC analog 7 input pin Base timer ch. 26 TIOA output pin (0) Output compare ch. 1 output pin (0) |
| 89 | $\begin{array}{\|l\|} \hline \text { P231 } \\ \text { AN48 } \\ \text { TIOA27_0 } \\ \text { OUT2_0 } \\ \hline \end{array}$ |  | A | General-purpose I/O port ADC analog 48 input pin Base timer ch. 27 TIOA I/O pin (0) Output compare ch. 2 output pin (0) |
| 90 | P300 AN49 TIOA28_0 OUT3 0 |  | A | General-purpose I/O port ADC analog 49 input pin Base timer ch. 28 TIOA output pin (0) Output compare ch. 3 output pin (0) |
| 91 | P301 <br> AN50 <br> TIOA18_1 OUT4_0 |  | A | General-purpose I/O port ADC analog 50 input pin Base timer ch. 18 TIOA output pin (1) Output compare ch. 4 output pin (0) |
| 92 | P302 AN51 TIOA19_1 |  | A | General-purpose I/O port ADC analog 51 input pin Base timer ch. 19 TIOA I/O pin (1) |


| Pin No. S6J311xHAC | Pin Name | Polarity | I/O Circuit Type | Function |
| :---: | :---: | :---: | :---: | :---: |
| 93 | P304 AN52 TIOA20_1 TEXT4_0 |  | A | General-purpose I/O port ADC analog 52 input pin Base timer ch. 20 TIOA output pin (1) Free-run timer 4 clock input pin (0) |
| 94 | P305 AN53 TIOA29_0 TEXT5_0 | $\begin{aligned} & - \\ & - \\ & - \\ & \hline \end{aligned}$ | A | General-purpose I/O port ADC analog 53 input pin Base timer ch. 29 TIOA I/O pin (0) Free-run timer 5 clock input pin (0) |
| 95 | NMIX | N | F | Non-maskable interrupt input pin |
| 96 | $\begin{array}{\|l\|} \hline \text { P306 } \\ \text { TX0_0 } \\ \text { AN54 } \\ \hline \end{array}$ | - | A | General-purpose I/O port CAN transmission data 0 output pin (0) ADC analog 54 input pin |
| 97 | $\begin{aligned} & \hline \text { P307 } \\ & \text { RX0_0 } \\ & \text { AN55 } \\ & \text { INT1_0 } \\ & \hline \end{aligned}$ |  | A | General-purpose I/O port CAN reception data 0 input pin (0) ADC analog 55 input pin INT1 external interrupt input pin (0) |
| 98 | P308 INO_1 AN56 TIOA28_1 |  | A | General-purpose I/O port Input capture ch. 0 input pin (1) ADC analog 56 input pin Base timer ch. 28 TIOA output pin (1) |
| 99 | P309 IN1_1 AN57 TIOA29_1 |  | A | General-purpose I/O port Input capture ch. 1 input pin (1) ADC analog 57 input pin Base timer ch. 29 TIOA I/O pin (1) |
| 100 | $\begin{aligned} & \text { P312 } \\ & \text { IN2_1 } \\ & \text { AN58 } \\ & \hline \end{aligned}$ |  | A | General-purpose I/O port Input capture ch. 2 input pin (1) ADC analog 58 input pin |
| 101 | P313 <br> IN3 1 <br> AN59 <br> INT10 1 |  | A | General-purpose I/O port Input capture ch. 3 input pin (1) ADC analog 59 input pin INT10 external interrupt input pin (1) |
| 102 | P314 <br> IN4_1 <br> AN60 <br> TIOA7 1 |  | A | General-purpose I/O port Input capture ch. 4 input pin (1) ADC analog 60 input pin Base timer ch. 7 TIOA I/O pin (1) |
| 103 | $\begin{array}{\|l\|} \hline \text { P315 } \\ \text { IN5_1 } \\ \text { AN61 } \\ \text { TIOA8_1 } \\ \hline \end{array}$ |  | A | General-purpose I/O port Input capture ch. 5 input pin (1) ADC analog 61 input pin Base timer ch. 8 TIOA output pin (1) |
| 104 | P317 AN62 TIOA9_1 INT11_1 |  | A | General-purpose I/O port ADC analog 62 input pin Base timer ch. 9 TIOA I/O pin (1) INT11 external interrupt input pin (1) |
| 107 | P321 PWUTRG |  | R | General-purpose output port Partial wakeup trigger output pin |
| 110 | $\begin{aligned} & \hline \text { TRST } \\ & \text { P322 } \end{aligned}$ | $\begin{aligned} & \mathrm{N} \\ & - \\ & \hline \end{aligned}$ | J | JTAG test reset input pin General-purpose output port |
| 111 | $\begin{aligned} & \hline \text { TDO } \\ & \text { P323 } \\ & \hline \end{aligned}$ | - | 1 | JTAG test data output pin General-purpose output port |
| 112 | $\begin{aligned} & \hline \text { TDI } \\ & \text { P324 } \\ & \hline \end{aligned}$ | $\left.\right\|^{-}$ | D | JTAG test data input pin General-purpose output port |
| 113 | TMS | - | E | JTAG test mode state input pin |
| 114 | TCK | - | E | JTAG test clock input pin |
| 115 | P327 | - | P | General-purpose I/O port |
| 116 | P330 | - | P | General-purpose I/O port |


| Pin No. S6J311xHAC | Pin Name | Polarity | l/O Circuit Type | Function |
| :---: | :---: | :---: | :---: | :---: |
| 117 | MD | - | C | Mode pin |
| 118 | X0 | - | G | Main clock oscillation input pin |
| 119 | X1 | - | G | Main clock oscillation output pin |
| 121 | P331 | - | P | General-purpose I/O port |
| 122 | P400 | - | P | General-purpose I/O port |
| 123 | RSTX | N | F | External reset input pin |
| 127 | $\begin{array}{\|l\|} \hline \text { P401 } \\ \text { INO_0 } \\ \hline \end{array}$ |  | Q | General-purpose I/O port Input capture ch. 0 input pin (0) |
| 128 | $\begin{aligned} & \text { P402 } \\ & \text { IN1_0 } \\ & \text { INT2_0 } \end{aligned}$ | - | Q | General-purpose I/O port Input capture ch. 1 input pin (0) INT2 external interrupt input pin (0) |
| 129 | $\begin{array}{\|l\|} \hline \text { P403 } \\ \text { IN2_0 } \\ \text { TRACEDATA0 } \\ \hline \end{array}$ | - | Q | General-purpose I/O port Input capture ch. 2 input pin (0) Trace data 0 output pin |
| 130 | $\begin{array}{\|l\|} \hline \text { P404 } \\ \text { IN3_0 } \\ \text { TRACEDATA1 } \\ \hline \end{array}$ | - | Q | General-purpose I/O port Input capture ch. 3 input pin (0) Trace data 1 output pin |
| 131 | P405 IN4_0 INT11_0 TRACEDATA2 | - | Q | General-purpose I/O port Input capture ch. 4 input pin (0) INT11 external interrupt input pin (0) Trace data 2 output pin |
| 132 | $\begin{aligned} & \hline \text { P406 } \\ & \text { TRACEDATA3 } \end{aligned}$ |  | Q | General-purpose I/O port Trace data 3 output pin |
| 133 | $\begin{aligned} & \hline \text { P407 } \\ & \text { TRACEDATA4 } \end{aligned}$ |  | Q | General-purpose I/O port Trace data 4 output pin |
| 134 | P408 SIN2_0 INT12_0 TRACEDATA5 | - <br> - <br> - <br> - | Q | General-purpose I/O port <br> Multi-function serial ch. 2 serial data input pin (0) <br> INT12 external interrupt input pin (0) <br> Trace data 5 output pin |
| 135 | P409 SOT2_0 SDA2_0 TIOA24_1 TRACEDATA6 | - <br> - <br> - <br> - <br> - | Q | General-purpose I/O port <br> Multi-function serial ch. 2 serial data output pin (0) <br> $I^{2} \mathrm{C}$ bus ch. 2 serial data $\mathrm{I} / \mathrm{O}$ pin <br> Base timer ch. 24 TIOA output pin (1) <br> Trace data 6 output pin |
| 136 | P411 SCK2_0 SCL2_0 INT13_1 TRACEDATA7 | - <br> - <br> - <br> - <br> - | Q | General-purpose I/O port Multi-function serial ch. 2 clock I/O pin (0) $I^{2} \mathrm{C}$ bus ch. 2 serial clock I/O pin INT13 external interrupt input pin (1) Trace data 7 output pin |
| 137 | $\begin{aligned} & \text { P413 } \\ & \text { SCS20_0 } \\ & \text { INT14_1 } \end{aligned}$ | - <br> - <br> - | Q | General-purpose I/O port Multi-function serial ch. 2 serial chip select 0 I/O pin (0) INT14 external interrupt input pin (1) |
| 138 | $\begin{array}{\|l\|l\|l} \hline \text { P414 } \\ \text { SCS21_0 } \\ \hline \end{array}$ | - | Q | General-purpose I/O port <br> Multi-function serial ch. 2 serial chip select 1 output pin (0) |
| 139 | $\begin{array}{\|l\|} \hline \text { P416 } \\ \text { IN5_0 } \\ \text { TIOA22_1 } \\ \hline \end{array}$ | - <br> - <br> - | Q | General-purpose I/O port Input capture ch. 5 input pin (0) Base timer ch. 22 TIOA output pin (1) |
| 140 | $\begin{aligned} & \hline \text { P417 } \\ & \text { TIOA23_1 } \\ & \text { INT15_1 } \\ & \hline \end{aligned}$ | - <br> - <br> - | Q | General-purpose I/O port Base timer ch. 23 TIOA I/O pin (1) INT15 external interrupt input pin (1) |
| 141 | $\begin{aligned} & \hline \text { P418 } \\ & \text { SCS22_0 } \\ & \text { INT14_0 } \\ & \hline \end{aligned}$ | - <br> - <br> - | Q | General-purpose I/O port Multi-function serial ch. 2 serial chip select 2 output pin (0) INT14 external interrupt input pin (0) |


| $\begin{array}{l}\text { Pin No. } \\ \text { S6J311xHAC }\end{array}$ | Pin Name | Polarity | $\begin{array}{c}\text { I/O } \\ \text { Circuit } \\ \text { Type }\end{array}$ | Function |
| :--- | :--- | :--- | :--- | :--- |
| 142 | $\begin{array}{l}\text { P420 } \\ \text { SCK2_1 } \\ \text { TRACECLK }\end{array}$ | - | - | Q | \(\left.\begin{array}{l}General-purpose I/O port <br>

Multi-function serial ch.2 clock I/O pin (1) <br>
Trace clock\end{array}\right]\)

## 4. I/O Circuit Types

This section explains I/O circuit types.

| Type | Circuit | Overview |
| :---: | :---: | :---: |
| A |  | General-purpose I/O port with analog input Output of 1 mA or 2 mA selectable $50 \mathrm{k} \Omega$ with pull-up resistor control $50 \mathrm{k} \Omega$ with pull-down resistor control CMOS hysteresis input |
| B |  | General-purpose I/O port with analog input Output of 1 mA or 2 mA selectable $50 \mathrm{k} \Omega$ with pull-up resistor control $50 \mathrm{k} \Omega$ with pull-down resistor control Automotive/CMOS hysteresis input selectable |
| C |  | Mode input CMOS hysteresis input |
| D |  | JTAG <br> General-purpose output port Output of 2 mA <br> $50 \mathrm{k} \Omega$ with pull-up resistor control TTL input |


| Type | Circuit | Overview |
| :---: | :---: | :---: |
| E |  | ```JTAG \(50 \mathrm{k} \Omega\) with pull-up resistor control TTL input``` |
| F |  | CMOS hysteresis input $50 \mathrm{k} \Omega$ with pull-up resistor |
| G |  | Main oscillation I/O |
| I |  | JTAG Output of 2 mA |
| J |  | JTAG <br> General-purpose output port Output of 2 mA <br> $50 \mathrm{k} \Omega$ with pull-down resistor control TTL input |
| P |  | General-purpose I/O port Output of 1 mA or 2 mA selectable $50 \mathrm{k} \Omega$ with pull-up resistor control $50 \mathrm{k} \Omega$ with pull-down resistor control CMOS hysteresis input |


| Type | Circuit | Overview |
| :---: | :---: | :---: |
| Q |  | General-purpose I/O port <br> Output of 1 mA or 2 mA selectable <br> $50 \mathrm{k} \Omega$ with pull-up resistor control <br> $50 \mathrm{k} \Omega$ with pull-down resistor control <br> Automotive/CMOS hysteresis input selectable |
| R |  | Output of 2 mA |

## 5. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

### 5.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

## Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

## Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

## Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

## \% Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.
\% Protection of Output Pins
Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.
Therefore, avoid this type of connection.
\% Handling of Unused Input Pins
Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

## Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.
CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
$\%$ Be sure that abnormal current flows do not occur during the power-on sequence.

## Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

## Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

## Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).
CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

### 5.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress recommended conditions. For detailed information about mount conditions, contact your sales representative.

## Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.
Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.
If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

## Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.
You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

## Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with $\mathrm{Sn}-\mathrm{Ag}-\mathrm{Cu}$ balls are mounted using $\mathrm{Sn}-\mathrm{Pb}$ eutectic soldering, junction strength may be reduced under some conditions of use.

## Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
2. Use dry boxes for product storage. Products should be stored below $70 \%$ relative humidity, and at temperatures between $5{ }^{\circ} \mathrm{C}$ and $30^{\circ} \mathrm{C}$. When you open Dry Package that recommends humidity $40 \%$ to $70 \%$ relative humidity.
3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

## Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.
Condition: $125{ }^{\circ} \mathrm{C} / 24 \mathrm{~h}$

## Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

1. Maintain relative humidity in the working environment between $40 \%$ and $70 \%$. Use of an apparatus for ion generation may be needed to remove electricity.
2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 $M \Omega$ ).
Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
4. Ground all fixtures and instruments, or protect with anti-static measures.
5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

### 5.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.
For reliable performance, do the following:

1. Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
2. Discharge of Static Electricity When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
3. Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.
4. Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.
5. Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.

## 6. Handling Devices

## For Latch-up Prevention

The latch-up phenomenon may occur on a CMOS IC in the following cases: the voltage applied to an input or output pin is higher than $\mathrm{V}_{\mathrm{cc}}$ or lower than $\mathrm{V}_{\text {ss; }}$; or the voltage applied between a VCC pin and a VSS pin exceeds the rating. A latch-up causes a rapid increase in the power supply current, possibly resulting in thermal damage to an element. When using the device, take sufficient care not to exceed the maximum rating.
Also be careful that analog power supplies (AVCCO, AVCC1, AVRH0, and AVRH1) and analog inputs do not exceed the digital power supply (VCC) at the analog system power-on and power-off times.
The power-on sequence is as follows. Simultaneously turn on the digital supply voltage (VCC) and analog supply voltages (AVCC0, AVCC1, AVRH0, and AVRH1), or turn on the digital supply voltage (VCC) and then the analog supply voltages (AVCCO, AVCC1, AVRH0, and AVRH1).

## About Handling Unused Pins

Leaving unused input pins open may cause permanent damage from a malfunction or latch-up. Take measures for unused pins, such as pulling up or pulling down the voltage with resistors of 2 kiloohms or higher.
If there are any unused input/output pins, set them to the output state and then open them, or set them to the input state and handle them in the same way as input pins.

## About Power Supply Pins

If the device has multiple VCC and VSS pins, the device is designed in such a way that the pins that should be at the same potential are connected to each other inside the device to prevent malfunctions such as latch-up. However, to reduce unwanted emissions, prevent malfunctions of strobe signals caused by an increase of the ground level, and observe standards on total output current, be sure to connect all the VCC and VSS pins to the power source and ground externally. Also handle all the VSS power supply pins in this way as shown in the following diagram. If there are multiple VCC or VSS systems, the device does not operate normally even within the guaranteed operating range.
Figure 6-1. Pin Assignment


In addition, consider connecting with low impedance from the power supply source to the VCC and VSS of this device.
In the area close to this device, a ceramic capacitor having the capacitance larger than the capacitor of $C$ pin is recommended to use as a bypass capacitor between the VCC pin and the VSS pin.

## About the Crystal Oscillation Circuit

Noise entering the X 0 or X 1 pin may cause a malfunction. Design the printed circuit board in such a way that the X 0 and X 1 pins, the crystal oscillator (or ceramic resonator), and a bypass capacitor to ground are located very close to the device.
We recommend that the printed circuit board artwork have the X0 and X1 pins enclosed by ground.

## About the Mode Pin (MD)

Use mode pin MD by directly connecting it to a VCC or VSS pin. To prevent noise from causing the device to accidentally enter test mode, reduce the pattern length between each mode pin and a VCC or VSS pin on the printed circuit board, and connect them with low impedance.

## About the Power-on Time

To prevent a malfunction of the voltage step-down circuit built in the device, the voltage rising must be monotonic during power-on.

## Point to Note during PLL Clock Operation

While a PLL clock is selected, if the oscillator breaks off or input stops, the PLL clock may continue operating with the free running frequency of the internal self-oscillator circuit. This operation is outside of the guaranteed range.

## Power Supply Pin Processing of an A/D Converter

Even when no A/D converter is used, establish a connection such that AVCC = AVRH = VCC and AVSS/AVRL = VSS.

## Points to Note about Using External Clocks

External clocks are not supported.
External direct clock input cannot be used.

## Power-on Sequence of the Power Supply Analog Inputs of an A/D Converter

Be sure to turn on the digital power supply (VCC) before the application of the power supplies (AVCC, AVRH, and AVRL) and analog inputs (AN0 to AN3, AN5, AN6, AN9, AN10, AN12 to AN15, AN17 to AN24, and AN27 to AN62) of an A/D converter. At the power-off time, turn off the power supplies and analog inputs of the A/D converter, and then turn off the digital power supply (VCC). Perform these power-on and power-off operations without AVRH exceeding AVCC. Even when using a pin shared with an analog input as an input port, do not allow the input voltage to exceed AVCC. (Turning on or off the analog supply voltage and digital supply voltage simultaneously is not a problem.)

## About C Pin Processing

This device has a built-in voltage step-down circuit. Be sure to connect a capacitor to the C pin (pin 126 in S6J311xHAC* specifications) for internal stabilization of the device. For the standard values, see "Recommended operating conditions" in the latest data sheet.
*x: A/9

## Precautions on Designing a Mounting Substrate

Measures against heat generation from the package must be taken for the mounting substrate to observe the absolute maximum rating (operating temperature). Design a mounting substrate with 4 or more layers. Connect the back of the package stage and the substrate pad with solder paste. Arrange thermal via holes on the substrate pad. For detailed information about mount conditions, contact your sales representative.

## Notes on Writing to a Register Containing a Status Flag

In writing to a register containing a status flag (particularly an interrupt request flag, etc.) to control a function, it is important to take care not to accidentally clear the status flag.
Therefore, before the write operation, configure the status bit such that the flag is not cleared, and then set the control bit to the desired value.
Especially for control bits configured as a set of multiple bits, bit instructions cannot be used (bit instructions have only 1-bit access). In such cases, byte, half-word, or word access is used to write to the control bits and a status flag simultaneously. However, at this time, be careful not to accidentally clear bits other than the intended ones (the status flag bit in this case).
Note: Bit instructions take this point into account for registers that support bit-band units, so it does not need to be a concern. You need to take care when using bit instructions for registers that do not support bit-band units.

## 7. Block Diagram

This section provides block diagrams of the S6J3110 series.
Figure 7-1. S6J311xHAC* Block Diagram

* $x:$ A/9



## 8. Memory Map

This section explains the memory map.
Figure 8-1. Memory Map (S6J311AHAC/9HAC)
*z:A


Only the CPU core can access 0000_0000~01FF_FFFF. Bus masters other than the CPU core cannot access the region.

Internal area of CR5 complex (0000_0000 ~ 01FF_FFFF) is mapped to AXI_SLAVE_COREO. All bus masters can access to internal area of CR5 complex via AXI_SLAVE_CORE0.

In each of the following memory area combinations, the areas are physically the same memory area.

```
1. TCM FLASH (0x00A0_0000 -) and AXI FLASH MEMORY (0x01A0_0000 -)
% TCM FLASH Small Sector (0x009F_0000 -) and AXI FLASH MEMORY Small Sector (0x019F_0000 -)
% WORKFLASH (0x0E00_0000 -), WORKFLASH (0x0E20_0000 -), and WORKFLASH (0x0E30_0000-)
```

The ECC movement in TCM port is based on ECC setting inside the CPU.
-The differences between the TCM FLASH and AXI FLASH include the following.

| Function | TCM FLASH | AXI FLASH |
| :--- | :--- | :--- |
| High-speed Access Using Dedicated Bus | Applicable | Not applicable |
| Write and Erase | Not applicable <br> (Read-only) | Applicable |
| Read | Applicable | Applicable |

-The differences between WORKFLASH areas include the following.

| Area | Function |
| :--- | :--- |
| WORKFLASH Area 1 | Used in write operation (with ECC) |
| WORKFLASH Area 3 | Used in write operation (without ECC) |
| WORKFLASH Area 4 | Used in read operation |

-Terms are as follows.

| Term |  |
| :--- | :--- |
| TCM RAM | Main RAM |
| TCM FLASH | Program FLASH (TCM area) |
| AXI FLASH | Program FLASH (AXI area) <br> This is physically the same as the TCM <br> FLASH. |
| SYSTEM RAM | System RAM |
| AXI SLAVE CORE | AXI CPU control area |
| WORKFLASH | FLASH for work |
| BACKUP RAM | Backup RAM |
| Peri area | Entire area for peripheral functions |
| APPS\#5 | Part of area for peripheral functions |
| ERRCFG | Error configuration area |
| BootROM | ROM for reset boot |

## S6J311xHAC* Peripheral Map

| START <br> Address | $\begin{array}{\|l\|} \hline \text { END } \\ \text { Address } \\ \hline \end{array}$ | Group | Function | PPU No |
| :---: | :---: | :---: | :---: | :---: |
| B000_0000 | B010_7FFF |  | Reserved | - |
| B010_8000 | B010_80FF | SystemSRAM | SystemSRAM registers | - |
| B010_8100 | B02F_FFFF |  | Reserved | - |
| B030_0000 | B030_7FFF | SYSC1 | System Controller \#1 | - |
| B030_8000 | B03F_FFFF | SYSC1 | SWDT | - |
| B040_0000 | B040_7FFF | MEMORY_CONFIG_GROUP | IRC0 | 21 |
| B040_8000 | B040_FFFF | MEMORY_CONFIG_GROUP | TPU0 | 19 |
| B041_0000 | B041_0FFF | MEMORY_CONFIG_GROUP | TCRAM Control Status Register | 16 |
| B041_1000 | B041_1FFF | MEMORY_CONFIG_GROUP | TCFlash Control Status Register | 17 |
| B041_2000 | B041_20FF | MEMORY_CONFIG_GROUP | WFlash Control Status Register | 18 |
| B041_2100 | B04F_FFFF |  | Reserved | - |
| B050_0000 | B05F_FFFF |  | Reserved | - |
| B060_0000 | B060_007F | MCU_CONFIG_GROUP | Protection register area | - |
| B060_0080 | B060_00FF | MCU_CONFIG_GROUP | RUN profile register area | - |
| B060_0100 | B060_017F | MCU_CONFIG_GROUP | PSS profile register area | - |
| B060_0180 | B060_01FF | MCU_CONFIG_GROUP | APP profile register area | - |
| B060_0200 | B060_027F | MCU_CONFIG_GROUP | STS profile register area | - |
| B060_0280 | B060_02FF | MCU_CONFIG_GROUP | System register area | - |
| B060_0300 | B060_037F | MCU_CONFIG_GROUP | CSV | - |
| B060_0380 | B060_03FF | MCU_CONFIG_GROUP | RESET | - |
| B060_0400 | B060_047F | MCU_CONFIG_GROUP | SCT(Fast CR) | 34 |
| B060_0480 | B060_04FF | MCU_CONFIG_GROUP | SCT(Slow CR) | 33 |
| B060_0500 | B060_05FF | MCU_CONFIG_GROUP | SCT(Main clock) | 35 |
| B060_0600 | B060_067F | MCU_CONFIG_GROUP | Clock System | - |
| B060_0680 | B060_06FF | MCU_CONFIG_GROUP | Special register area | - |
| B060_0700 | B060_07FF | MCU_CONFIG_GROUP | Debug register area | - |
| B060_0800 | B060_BFFF | MCU_CONFIG_GROUP | Mode | - |
| B060_C000 | B060_FFFF | MCU_CONFIG_GROUP | HWDT | - |
| B061_0000 | B061_7FFF |  | Reserved | - |
| B061_8000 | B061_FFFF | MCU_CONFIG_GROUP | RTC | 32 |
| B062_0000 | B063_FFFF | MCU_CONFIG_GROUP | EIC | - |
| B064_0000 | B065_FFFF |  | Reserved | - |
| B066_0000 | B067_FFFF |  | Reserved | - |
| B068_0000 | B068_7FFF | MCU_CONFIG_GROUP | BURAMIF | - |
| B068_8000 | B068_83FF | MCU_CONFIG_GROUP | EICU | 37 |
| B068_8400 | B068_87FF | MCU_CONFIG_GROUP | CR_Calibration | 38 |
| B068_8800 | B068_8BFF | MCU_CONFIG_GROUP | IRQ all | 42 |
| B068_8C00 | B068_FFFF | MCU_CONFIG_GROUP | CAN Prescaler | 43 |
| B069_0000 | B06F_FFFF |  | Reserved | - |
| B070_0000 | B07F FFFFF |  | Reserved | - |
| B080_0000 | B0FF_FFFF | Bit RMW alias | Bit RMW alias for MCU config Gr (Covers B060_0000-- B06F_FFFF) | - |
| B100_0000 | B10F_FFFF | Bit RMW alias | Bit RMW alias for SYSC1 (Covers B030_0000-- B031_FFFF) | - |
| B110_0000 | B11F_FFFF | Bit RMW alias | Bit RMW alias for MEMC (Covers B040_0000 -- B041_FFFF) | - |
| B120_0000 | B1FF_FFFF |  | Reserved | - |
| B200_0000 | B20F_FFFF | SHE | SHE configuration registers | 63 |
| B210_0000 | B46F_FFFF |  | Reserved | - |
| B470_0000 | B470 3FFF | CommonPERI\#2 | DMAC \#0 registers | 64 |
| B470 4000 | B470_FFFF |  | Reserved | - |
| B471_0000 | B471_0FFF | CommonPERI\#2 | MPU for DMAC\#0 | 66 |
| B471_1000 | B471_3FFF |  | Reserved | - |
| B471_4000 | B471_4FFF | CommonPERI\#2 | DMA Complex \#0 registers (Additional registers, RLTs) | 68 |
| B471_5000 | B471_7FFF |  | Reserved | - |
| B471_8000 | B471_83FF | CommonPERI\#2 | CRC\#0 | 70 |
| B471_8400 | B471_87FF | CommonPERI\#2 | CRC\#1 | 71 |
| B471_8800 | B471_8BFF | CommonPERI\#2 | CRC\#2 | 72 |
| B471_8C00 | B471_8FFF | CommonPERI\#2 | CRC\#3 | 73 |
| B471_9000 | B473_7FFF |  | Reserved | - |
| B473_8000 | B473_FFFF | CommonPERI\#2 | GPIO | 74 |
| B474_0000 | B474_7FFF | CommonPERI\#2 | PPC | 75 |
| B474_8000 | B474_FFFF | CommonPERI\#2 | RIC | 76 |
| B475_0000 | B475_7FFF | CommonPERI\#2 | PPU | - |
| B475 8000 | B478_FBFF |  | Reserved | - |
| B478_FC00 | B478_FFFF |  | Reserved | - |
| B479 0000 | B47F_FFFF |  | Reserved | - |

S6J311A, S6J3119

| START <br> Address | END <br> Address | Group | Function | PPU No |
| :---: | :---: | :---: | :---: | :---: |
| B480_0000 | B480_03FF | CommonPERI\#0 | M.F.Serial ch. 0 | 176 |
| B480_0400 | B480_07FF | CommonPERI\#0 | M.F.Serial ch. 1 | 177 |
| B480_0800 | B480_0BFF | CommonPERI\#0 | M.F.Serial ch. 2 | 178 |
| B480_0C00 | B480_0FFF | CommonPERI\#0 | M.F.Serial ch. 3 | 179 |
| B480_1000 | B480_7FFF |  | Reserved | - |
| B480_8000 | B480_83FF | CommonPERI\#0 | BaseTimer ch. 0 | 88 |
| B480 8400 | B480_87FF | CommonPERI\#0 | BaseTimer ch. 1 | 89 |
| B480_8800 | B480_8BFF | CommonPERI\#0 | BaseTimer ch. 2 | 90 |
| B480_8C00 | B480_8FFF | CommonPERI\#0 | BaseTimer ch. 3 | 91 |
| B480_9000 | B480_93FF | CommonPERI\#0 | BaseTimer ch. 4 | 92 |
| B480 9400 | B480_97FF | CommonPERI\#0 | BaseTimer ch. 5 | 93 |
| B480_9800 | B480_9BFF | CommonPERI\#0 | BaseTimer ch. 6 | 94 |
| B480_9C00 | B480_9FFF | CommonPERI\#0 | BaseTimer ch. 7 | 95 |
| B480_A000 | B480_A3FF | CommonPERI\#0 | BaseTimer ch. 8 | 96 |
| B480_A400 | B480_A7FF | CommonPERI\#0 | BaseTimer ch. 9 | 97 |
| B480_A800 | B480_ABFF | CommonPERI\#0 | BaseTimer ch. 10 | 98 |
| B480_AC00 | B480_AFFF | CommonPERI\#0 | BaseTimer ch. 11 | 99 |
| B480_B000 | B481_FFFF |  | Reserved | - |
| B482_0000 | B482_03FF | CommonPERI\#0 | FRT ch. 0 | 208 |
| B482_0400 | B482 07FF | CommonPERI\#0 | FRT ch. 1 | 209 |
| B482 0800 | B482_0BFF | CommonPERI\#0 | FRT ch. 2 | 210 |
| B482_0C00 | B482 0FFF | CommonPERI\#0 | FRT ch. 3 | 211 |
| B482_1000 | B482_13FF | CommonPERI\#0 | FRT ch. 4 | 212 |
| B482_1400 | B482_17FF | CommonPERI\#0 | FRT ch. 5 | 213 |
| B482_1800 | B482_7FFF |  | Reserved | - |
| B482 8000 | B482_83FF | CommonPERI\#0 | ICU ch. 0 / ch. 1 | 224 |
| B482 8400 | B482_87FF | CommonPERI\#0 | ICU ch. 2 / ch. 3 | 225 |
| B482_8800 | B482_8BFF | CommonPERI\#0 | ICU ch. 4 / ch. 5 | 226 |
| B482_8C00 | B482_8FFF | CommonPERI\#0 | ICU ch. 6 / ch. 7 | 227 |
| B482_9000 | B482_93FF | CommonPERI\#0 | ICU ch. 8 / ch. 9 | 228 |
| B482_9400 | B482_97FF | CommonPERI\#0 | ICU ch. 10 / ch. 11 | 229 |
| B482 9800 | B482 FFFF |  | Reserved | - |
| B483_0000 | B483 03FF | CommonPERI\#0 | OCU ch. 0 / ch. 1 | 240 |
| B483_0400 | B483 07FF | CommonPERI\#0 | OCU ch. 2 / ch. 3 | 241 |
| B483_0800 | B483_0BFF | CommonPERI\#0 | OCU ch. 4 / ch. 5 | 242 |
| B483_0C00 | B483_0FFF | CommonPERI\#0 | OCU ch. 6 / ch. 7 | 243 |
| B483_1000 | B483_13FF | CommonPERI\#0 | OCU ch. 8 / ch. 9 | 244 |
| B483_1400 | B483_17FF | CommonPERI\#0 | OCU ch. 10 / ch. 11 | 245 |
| B483_1800 | B483 FBFF |  | Reserved | - |
| B483_FC00 | B483 FFFF |  | Reserved | - |
| B484_0000 | B484_FFFF | APPS \#5 | APPS\#5 area | - |
| B485_0000 | B489_FFFF |  | Reserved | - |
| B48A 0000 | B48B_0FFF |  | Reserved | - |
| B48B_1000 | B48B FBFF |  | Reserved | - |
| B48B FC00 | B48B FFFF |  | Reserved | - |
| B48C_0000 | B48F_FFFF |  | Reserved | - |
| B490_0000 | B490_FFFF | CommonPERI\#0 | CAN_FD ch. 0 | 256 |
| B491_0000 | B4BF_FFFF |  | Reserved | - |
| B4C0_0000 | B4FF_FFFF | Bit RMW alias | Bit RMW alias for CPER1\#0(Covers B490_0000 -- B497_FFFF) | - |
| B500_0000 | B5FF_FFFF |  | Reserved | - |
| B600_0000 | B6FF_FFFF |  | Reserved | - |
| B700_0000 | B77F_FFFF | Bit RMW alias | Bit RMW alias for CPER1\#2 (Covers B470_0000 -- B47F_FFFF) | - |
| B780_0000 | B7BF_FFFF | Bit RMW alias | Bit RMW alias for CPER1\#0 (Covers B480_0000 -- B487_FFFF) | - |
| B7C0_0000 | B7FF_FFFF |  | Reserved | - |
| B800_0000 | FFFE_DFFF |  | Reserved | - |
| FFFE_E000 | FFFE_FBFC | Error Config | IRC | - |
| FFFE FC00 | FFFE_FFFF | Error Config | BootROM V/F | 20 |

■APPS\#5 area

| START Address | END <br> Address | Group | Function | PPU No |
| :---: | :---: | :---: | :---: | :---: |
| B484_0000 | B484_37FF |  | Reserved | - |
| B484_3800 | B484_3BFF | APPS \#5 | BaseTimer ch. 12 | 278 |
| B484_3C00 | B484_3FFF | APPS \#5 | BaseTimer ch. 13 | 279 |
| B484_4000 | B484_43FF | APPS \#5 | BaseTimer ch. 14 | 280 |
| B484_4400 | B484_47FF | APPS \#5 | BaseTimer ch. 15 | 281 |
| B484_4800 | B484_4BFF | APPS \#5 | BaseTimer ch. 16 | 282 |
| B484_4C00 | B484_4FFF | APPS \#5 | BaseTimer ch. 17 | 283 |
| B484 5000 | B484_53FF | APPS \#5 | BaseTimer ch. 18 | 284 |
| B484_5400 | B484_57FF | APPS \#5 | BaseTimer ch. 19 | 285 |
| B484_5800 | B484_5BFF | APPS \#5 | BaseTimer ch. 20 | 286 |
| B484_5C00 | B484_5FFF | APPS \#5 | BaseTimer ch. 21 | 287 |
| B484_6000 | B484_63FF | APPS \#5 | BaseTimer ch. 22 | 288 |
| B484_6400 | B484_67FF | APPS \#5 | BaseTimer ch. 23 | 289 |
| B484_6800 | B484_6BFF | APPS \#5 | BaseTimer ch. 24 | 290 |
| B484_6C00 | B484_6FFF | APPS \#5 | BaseTimer ch. 25 | 291 |
| B484_7000 | B484_73FF | APPS \#5 | BaseTimer ch. 26 | 292 |
| B484_7400 | B484_77FF | APPS \#5 | BaseTimer ch. 27 | 293 |
| B484_7800 | B484_7BFF | APPS \#5 | BaseTimer ch. 28 | 294 |
| B484_7C00 | B484_7FFF | APPS \#5 | BaseTimer ch. 29 | 295 |
| B484_8000 | B484_83FF | APPS \#5 | A/D unit0 | 296 |
| B484_8400 | B484_87FF | APPS \#5 | A/D unit1, Partial Wake Up | 297 |
| B484_8800 | B484_8BFF | APPS \#5 | AD analog input control | 298 |
| B484_8C00 | B484_8FFF |  | Reserved | - |
| B484_9000 | B484_93FF | APPS \#5 | Global Timer | 300 |
| B484_9400 | B484_FFFF |  | Reserved | - |

When MPU attribute of Cortex ${ }^{\circledR}$-R5 is configured as "Normal", store buffer inside Cortex ${ }^{\circledR}$-R5 can operate and write data can be merged. To avoid influence of this data merger, MPU attribute "Device" or "Strongly Ordered" should be used.
MPU attribute "Device" or "Strongly Ordered" must be used for areas below, to avoid this influence.

- Backup RAM area (BACKUP_RAM) [0E80_0000 ~ 0E87_FFFF]
- Peripheral area (Peri area) [B000_0000 ~ B7FF_FFFF]
- Error Config area (ERRCFG) [FFFE_E000 ~ FFFE_FFFF]

MPU attribute "Device" or "Strongly Ordered" is required for accesses to areas below, in particular situation.

- FLASH Memory (when writing commands)

SHE OFF product is prohibited to access SHE area (B200_0000 to B20F_FFFF)

## 9. Pin Status in CPU Status

Table 9-1. Pin State Table (1/2)

|  | Pin Name | GPORTEN Control | Extemal Resel Fracior 1 |  |  | Exemal Reself Factor 2 |  |  |  | Extemal ResetFactor 3 |  |  | Sleep mode | Stop mode '4 |  | Timer mode '4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | After externalfactor releasing |  | While Generating ExternalFactor |  | After ReleasingExternal Factor |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | 魚 |  |  |  | lol |  |  |  |  |  |  |  |
| $\frac{2}{3}$ | ${ }^{\text {Poools }}$ | With contol | H-ZIInout blocked |  |  |  | Hi-zInput blocked | Hizlinput blocked |  | HizIInput blocked |  | Status immediatelybefore the shutdown retaine | Last stateretained | Last stateretained (* 3 ) | $\underbrace{\text { blocked }}_{\text {Hi-zlinut }}$ | Last state retained (*3) | $\underset{\substack{\text { Hizlinut } \\ \text { blocked }}}{\text { a }}$ |
| 4 | Poosiscse22 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\frac{6}{7}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8 | Poobing OiSCS3O_OTIOAOO |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 | Pooginio_otioal_ointo_ 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 10 | P0101/11 OTOTIOA2. 0 |  |  |  |  | $\underbrace{\substack{\text { Hizlinput } \\ \text { blocked }}}_{\text {cher }}$ |  |  |  |  |  |  |  |  |  |  |
| $\frac{11}{12}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 13 | P0150uTI_OTIOA5 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 15 | P077IOTYT OTITOA7 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 16 <br> 17 <br> 18 | P018/OUT10_0/TIOA8_0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 18 | Po2osoto_osDa__OTEXT_OTIOB 1 _ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 19 | PO21/SCK0.OSCLLO.OTIOB2.0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 20 |  |  |  |  |  | $\underbrace{}_{\substack{\text { Hizzlinut } \\ \text { blocked (1) }}}$ |  |  |  | $\underbrace{\text { (1) }}_{\substack{\text { Hizlinut } \\ \text { bloceed (1) }}}$ |  |  |  |  |  |  |
| ${ }_{22}^{21}$ | Po2ascsso OTIOB4.0 |  |  |  |  | Hi-lilnput |  |  |  | $\substack{\text { Hizlinput } \\ \text { lincout }}$ |  |  |  |  |  |  |
| ${ }_{22}^{23}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 24 |  |  |  |  |  | Hi-Z/Input blocked (*1) |  |  |  | $\begin{gathered} \text { Hi-Z/Input } \\ \text { blocked (*1) } \\ \hline \end{gathered}$ |  |  |  |  |  |  |
| ${ }^{25}$ |  |  |  |  |  |  |  |  |  | $\underset{\substack{\text { Hizchnout } \\ \text { bocked }}}{\text { Helt }}$ |  |  |  |  |  |  |
| ${ }_{27}^{26}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 28 | P100A AN2/SCK1 10 OSCLI_00UT4, 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }_{30}^{29}$ | ${ }^{\text {P101IOUT5 TIAN3 }}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 31 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 32 | P1060078 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }_{3}^{34}$ |  |  |  |  |  |  |  |  |  | $\underbrace{}_{\substack{\text { Hizlinut } \\ \text { blocked ( }{ }^{\text {(1) }}}}$ |  |  |  |  |  |  |
| ${ }^{35}$ | P1090UT111/TIOAI2._ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }_{40}$ | P113/TOA5, 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 41 | P114ANIOTIOAG_1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }_{46}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 47 | P118/AN131/15 ${ }^{\text {a }}$ |  |  |  |  | blocked (1) |  |  |  | blocked (1) |  |  |  |  |  |  |
| 48 | P119AN/4 |  |  |  |  | Hi-ZIInput blocked |  |  |  | $\substack{\text { Hizlinut } \\ \text { blocked }}$ |  |  |  |  |  |  |
| 49 | P120AN15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 50 51 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 52 | ${ }^{\text {P126AANT }}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $5{ }_{5}^{53}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 55 | P12911/6e.1/AN22 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }_{5} 5$ | P130/IN_1/1AN23INT5_0 |  |  |  |  |  |  |  |  | $\underbrace{\substack{\text { Hilocked (1) }}}_{\text {Hizlinut }}$ |  |  |  |  |  |  |
| 57 | P13/1/1N_11AN24 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 58 | P202INS_1/1NT_ 1 |  |  |  |  | Hi-Z/Input blocked (*1) |  |  |  | Hi-Z/Inpu blocked (* |  |  |  |  |  |  |
| 59 | P203/ $\mathrm{NHO}_{0} 1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\frac{60}{61}$ |  |  |  |  |  | $\underset{\substack{\text { Hi.ZInout } \\ \text { bocked }}}{ }$ |  |  |  |  |  |  |  |  |  |  |
| 62 | P206AN29 TEXT4-1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }_{63}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }_{64}^{64}$ |  |  |  |  |  |  |  |  |  | $\substack{\text { Hizlinut } \\ \text { bicked }}$ |  |  |  |  |  |  |
| ${ }_{6}^{65}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }_{66}^{66}$ |  |  |  |  |  | blocked (1) |  |  |  |  |  |  |  |  |  |  |
| 68 |  |  |  |  |  | Hi-Z/Input |  |  |  |  |  |  |  |  |  |  |
| 69 | P2131113_2TIOA14_1/1/18_1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 70 | P2141N4_2TIOA15_1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 71 | P2151/N_2/2T0A16_1/1/TT_1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 9-2. Pin State Table (2/2)

*1: Input disable is not valid when external interrupts are enabled.
*2: Recovery from standby (power off) becomes a factor.
*3: The pin state from the time that HOLDIO_PD2 was set (SYSC0_SPECFGR.HOLDIO_PD2 $=1$ ) is retained. If power-off has not occurred and HOLDIO_PD2 has not been set (SYSC0_SPECFGR.HOLDIO_PD2 $=\overline{0}$ ), the last state is retained.
*4: To power off power domains 2 and 3 , be sure to set HOLDIO_PD2 (SYSCO_SPECFGR.HOLDIO_PD2 $=1$ ).
*5: When the PWU function is enabled, a change to output occurs.
*6: The pin state when the PORT function is enabled is shown.
*7: When PPC_PCFGRijj:POF[2:0] is set to initial value.

## ■External Reset Factor 1

Power-on reset (PONR)
RAM retention low-voltage detection reset (RVD)
Internal power supply low-voltage detection reset (LVDL1R)
RSTX pin + MD pin simultaneous assert reset (INITX)
■External Reset Factor 2
RSTX pin input reset (RSTX)

- External Reset Factor 3

Hardware wat_hdog reset (HWDR)
Software watchdog reset (SWDR)
PLL clock supervisor reset (CSVPRn)
SSCG clock supervisor reset (CSVSRn)
Profile error reset (PRFERR)
Software trigger hard reset (SHRST)
Software reset (SRST)
■ Internal Reset Factor
Standby transition reset/ Power domain reset

## 10. Electrical Characteristics

### 10.1 Absolute Maximum Ratings

| Parameter | Symbol | Rating |  | Unit | Remarks |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min |  |  |  |

*1: These parameters are based on the condition that $\mathrm{V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{Vs}_{\mathrm{ss}}=0.0 \mathrm{~V}$.
*2: $A V_{c c}$ and $V_{c c}$ must be set to the same voltage. It is required that $A V_{c c}$ does not exceed $V_{c c}$ and that the voltage at the analog inputs does not exceed $A V c c$ when the power is switched on.
*3: The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.
*4: The average output current is defined as the value of the average current flowing through any one of the corresponding pins for a

10 ms period. The average value is the operation current $X$ the operation ratio.
*5: The total output current is defined as the maximum current value flowing through all of corresponding pins.
*6: Corresponding pins: general-purpose ports
*7: Corresponding pins: All general-purpose ports and analog input pins

- Use the device within the recommended operating conditions.
- Use the device with direct voltage (current).
- The + B signal should always be applied by connecting a limiting resistor between the +B signal and the microcontroller.
- The value of the limiting resistor should be set so that the current input to the microcontroller pin does not exceed rated values at any time regardless of instantaneously or constantly when the $+B$ signal is input.
- Note that when the microcontroller drive current is low, such as in the low-power consumption modes, the $+B$ input potential can increase the potential at the VCC pin via a protective diode, possibly affecting other devices.
- Note that if the + B signal is input when the microcontroller is off (not fixed at 0 V ), since the power is supplied through the pin, the microcontroller may operate incompletely.
- Note that if the $+B$ signal is input at power-on, since the power is supplied through the pin, the power-on reset may not function in the power supply voltage.
- Do not leave + B input pins open.
*8: It is standard when four-layer substrate is used. $x: A / 9$

Example of a recommended circuit


## WARNING:

- Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.


### 10.2 Recommended Operating Conditions

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Supply voltage | Vcc | 4.5 | 5.25 | V | Recommended operation assurance range |
|  | AVcc | 4.5 | 5.25 | V |  |
|  | Vcc | 3.5 | 5.25 | V | Operation assurance range |
|  | AVcc | 3.5 | 5.25 | V |  |
| Smoothing capacitor* | Cs1 | 4.7 |  | $\mu \mathrm{F}$ | Tolerance of up to $\pm 40 \%$, 126-pin Use a ceramic capacitor or a capacitor that has the similar frequency characteristics. Use a capacitor with a capacitance greater than CS as the smoothing capacitor on the VCC pin. |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +125 | ${ }^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { S6J311xHAC* } \\ & { }^{*} x: A / 9 \end{aligned}$ |

*: For the connections of smoothing capacitor $\mathrm{Cs}_{\mathrm{s} 1}$, see the following diagram.
$\square$

## WARNING:

1. The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.
2. Any use of semiconductor devices will be under their recommended operating condition.
3. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.
4. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

## Notes:

- $\quad$ The following condition should be satisfied in order to facilitate heat dissipation.

1. 4 or more layers $P C B$ should be used.
2. The area of PCB should be $114.3 \mathrm{~mm} \times 76.2 \mathrm{~mm}$ or more, and the thickness should be 1.6 mm or more. (JEDEC standard)
3. 1 layer of middle layers at least should be used for dedicated layer to radiate heat with residual copper rate $90 \%$ or more. The layer can be used for system ground.
4. $35 \sim 50 \%$ of the die stage area which is exposed at back surface of package should be soldered to a part of $1^{\text {st }}$ layer.
5. The part of $1^{\text {st }}$ layer should be connected to the dedicated heat radiation layer with more than 10 thermal via holes.

Figure10.2-1: Example thermal via holes on PCB.


## Notes:

- Figure 10.2-1 is a schematic diagram showing PCB in section.
- Figure 10.2-2 in the following pages are recommended land patterns for each package series. Thermal via holes should closely be placed and aligned with lands.
- If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

Figure 10.2-2: Land Pattern and Thermal Via LEU144

10.3 DC Characteristics
( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}+5 \% /-10 \%, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{V}_{\mathrm{SS}}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| " H " level input voltage | $\mathrm{V}_{1+1}$ | P000 to P001, P003, <br> P005 to P010, P012 to P013, <br> P015 to P024, P027 to P031, <br> P100 to P101, P103, <br> P105 to P109, P112 to P115, <br> P117 to P120, P122 to P123, <br> P126 to P131, P202 to P215, <br> P218 to P220, P222 to P231, <br> P300 to P302, P304 to P309, <br> P312 to P315, P317, <br> P327, P330 to P331, <br> P400 to P409, P411, <br> P413 to P414, P416 to P418, P420 to P421 | CMOS <br> Schmitt input level selected | $0.7 \times \mathrm{V}_{\mathrm{cc}}$ | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
|  | $\mathrm{V}_{1+2}$ | $\begin{aligned} & \text { P401 to P409, P411, } \\ & \text { P413 to P414, } \\ & \text { P416 to P418, } \\ & \text { P420 to P421 } \end{aligned}$ | Automotive input level selected | $0.8 \times \mathrm{V}_{\mathrm{cc}}$ | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
|  | $\mathrm{V}_{1+4}$ | RSTX, NMIX | - | $0.7 \times V_{\text {cc }}$ | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
|  | $\mathrm{V}_{1 \mathrm{H} 5}$ | MD | - | $0.7 \times V_{\text {cc }}$ | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
|  | $\mathrm{V}_{\text {IH6 }}$ | TRST, TCK, TDI, TMS | TTL input level | 2.3 | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| "L" level input voltage | $\mathrm{V}_{\text {IL1 }}$ | P000 to P001, P003, <br> P005 to P010, P012 to P013, <br> P015 to P024, P027 to P031, <br> P100 to P101, P103, <br> P105 to P109, P112 to P115, <br> P117 to P120, P122 to P123, <br> P126 to P131, P202 to P215, <br> P218 to P220, P222 to P231, <br> P300 to P302, P304 to P309, <br> P312 to P315, P317, <br> P327, P330 to P331, <br> P400 to P409, P411, <br> P413 to P414, P416 to P418, P420 to P421 | CMOS <br> Schmitt input level selected | $\mathrm{V}_{\mathrm{ss}}-0.3$ | - | $0.3 \times \mathrm{V}_{\mathrm{cc}}$ | V |  |
|  | $\mathrm{V}_{\text {IL2 }}$ | $\begin{aligned} & \text { P401 to P409, P411, } \\ & \text { P413 to P414, } \\ & \text { P416 to P418, } \\ & \text { P420 to P421, } \\ & \hline \end{aligned}$ | Automotive input level selected | $\mathrm{V}_{\text {ss }}-0.3$ | - | $0.5 \times \mathrm{V}_{\mathrm{cc}}$ | V |  |
|  | VIL4 | RSTX, NMIX | - | $\mathrm{V}_{\mathrm{ss}}-0.3$ | - | $0.3 \times \mathrm{V}_{\mathrm{cc}}$ | V |  |
|  | VIL5 | MD | - | $\mathrm{V}_{\mathrm{ss}}-0.3$ | - | $0.3 \times V_{\text {cc }}$ | V |  |
|  | VIL6 | TRST, TCK, TDI, TMS | TTL input level | $\mathrm{V}_{\mathrm{ss}}-0.3$ | - | 0.8 | V |  |

( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{Vcc}=5.0 \mathrm{~V}+5 \% /-10 \%$, $\mathrm{V} s \mathrm{ss}=\mathrm{AV} \mathrm{Vs}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| "H" level output voltage | Voh1 | P000 to P001, P003, P005 to P010, P012 to P013, P015 to P024, <br> P027 to P031, P100 to P101, P103, <br> P105 to P109, P112 to P115, <br> P117 to P120, P122 to P123, <br> P126 to P131, P202 to P215, <br> P218 to P220, P222 to P231, <br> P300 to P302, P304 to P309, <br> P312 to P315, P317, P321 to P324, <br> P327, P330 to P331, P400 to P409, <br> P411, P413 to P414, P416 to P418, <br> P420 to P421 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}-0.5$ | - | $\mathrm{V}_{\mathrm{cc}}$ | V |  |
| " H " level output voltage | $\mathrm{V}_{\mathrm{OH} 2}$ | P000 to P001, P003, P005 to P010, <br> P012 to P013, P015 to P024, <br> P027 to P031, P100 to P101, P103, <br> P105 to P109, P112 to P115, <br> P117 to P120, P122 to P123, <br> P126 to P131, P202 to P215, <br> P218 to P220, P222 to P231, <br> P300 to P302, P304 to P309, <br> P312 to P315, P317, P321 to P324, <br> P327, P330 to P331, P400 to P409, <br> P411, P413 to P414, P416 to P418, <br> P420 to P421 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}-0.5$ | - | $\mathrm{V}_{\mathrm{cc}}$ | V |  |
| "L" level output voltage | VoL1 | P000 to P001, P003, P005 to P010, P012 to P013, P015 to P024, P027 to P031, P100 to P101, P103, P105 to P109, P112 to P115, P117 to P120, P122 to P123, P126 to P131, P202 to P215, P218 to P220, P222 to P231, P300 to P302, P304 to P309, P312 to P315, P317, P321 to P324, P327, P330 to P331, P400 to P409, P411, P413 to P414, P416 to P418, P420 to P421 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA} \end{aligned}$ | 0 | - | 0.4 | V |  |
| "L" level output voltage | $\mathrm{V}_{\text {OL2 }}$ | P000 to P001, P003, P005 to P010, P012 to P013, P015 to P024, P027 to P031, P100 to P101, P103, P105 to P109, P112 to P115, P117 to P120, P122 to P123, P126 to P131, P202 to P215, P218 to P220, P222 to P231, P300 to P302, P304 to P309, P312 to P315, P317, P321 to P324, P327, P330 to P331, P400 to P409, P411, P413 to P414, P416 to P418, P420 to P421 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA} \end{aligned}$ | 0 | - | 0.4 | V |  |

( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{Vcc}=5.0 \mathrm{~V}+5 \% /-10 \%$, $\mathrm{V} s \mathrm{ss}=\mathrm{AV} \mathrm{Vs}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Input leakage current | IIL | All input pins | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=\mathrm{AV} \mathrm{Cc}=5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{ss}}<\mathrm{VI}<\mathrm{V}_{\mathrm{cc}} \end{aligned}$ | -5 | - | +5 | $\mu \mathrm{A}$ |  |
| Pull-up resistor | Rup1 | RSTX, NMIX | - | 25 | - | 100 | $\mathrm{k} \Omega$ |  |
|  | Rup2 | $\begin{aligned} & \text { P000 to P001, P003, } \\ & \text { P005 to P010, } \\ & \text { P012 to P013, } \\ & \text { P015 to P024, } \\ & \text { P027 to P031, } \\ & \text { P100 to P101, P103, } \\ & \text { P105 to P109, } \\ & \text { P112 to P115, } \\ & \text { P117 to P120, } \\ & \text { P122 to P123, } \\ & \text { P126 to P131, } \\ & \text { P202 to P215, } \\ & \text { P218 to P220, } \\ & \text { P222 to P231, } \\ & \text { P300 to P302, } \\ & \text { P304 to P309, } \\ & \text { P312 to P315, P317 } \\ & \text { P327, P330 to P331, } \\ & \text { P400 to P409, P411, } \\ & \text { P413 to P414, } \\ & \text { P416 to P418, } \\ & \text { P420 to P421 } \end{aligned}$ | Pull-up resistor selected | 25 | - | 100 | $k \Omega$ |  |
|  | Rup3 | TDI(P324), TMS, TCK | - | 25 | - | 100 | k $\Omega$ |  |
| Pull-down resistor | R ${ }_{\text {down }}$ | $\begin{aligned} & \text { P000 to P001, P003, } \\ & \text { P005 to P010, } \\ & \text { P012 to P013, } \\ & \text { P015 to P024, } \\ & \text { P027 to P031, } \\ & \text { P100 to P101, P103, } \\ & \text { P105 to P109, } \\ & \text { P112 to P115, } \\ & \text { P117 to P120, } \\ & \text { P122 to P123, } \\ & \text { P126 to P131, } \\ & \text { P202 to P215, } \\ & \text { P218 to P220, } \\ & \text { P222 to P231, } \\ & \text { P300 to P302, } \\ & \text { P304 to P309, } \\ & \text { P312 to P315, P317 } \\ & \text { P327, P330 to P331, } \\ & \text { P400 to P409, P411, } \\ & \text { P413 to P414, } \\ & \text { P416 to P418, } \\ & \text { P420 to P421, } \end{aligned}$ | Pull-down resistor selected | 25 | - | 100 | k $\Omega$ |  |
|  | R ${ }_{\text {Down2 }}$ | TRST(P322) | - | 25 | - | 100 | $\mathrm{k} \Omega$ |  |
| Input capacitance | CIN | Pins other than VCC, VSS, AVCC0, AVCC1, AVSS0, AVSS1 | - | - | 5 | 15 | pF |  |

( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{V} \mathrm{Cc}=5.0 \mathrm{~V}+5 \% /-10 \%, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{SS}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Power supply current$\begin{aligned} & \text { S6J311xHA } \\ & \text { C* }^{*} \text { "x: A/9 } \end{aligned}$ | Icc5 | VCC | Normal operation | - | 80 | 175 | mA | Operating at 96 MHz |
|  |  |  | Flash write/erase | - | 100 | 200 | mA | Operating at 96 MHz |
|  | Iccs5 |  | CPU Sleep | - | 65 | 150 | mA | Operating at 96 MHz |
|  | Icct5 |  | Timer mode | - | 480 | 1450 | $\mu \mathrm{A}$ | $\begin{aligned} & \hline \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { Slow-CR source Oscillation } \end{aligned}$ |
|  | $\mathrm{ICCH5}$ |  | Stop mode | - | 480 | 1450 | $\mu \mathrm{A}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
|  |  |  | PWU mode | - | 52.5 | 129.7 | $\mu \mathrm{A}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> (PWU operation cycle 16 ms ) |
|  | Ic |  | (Shutdown) | - | 46.2 | 115.5 | $\mu \mathrm{A}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> (PWU operation cycle 32 ms ) |
|  | Icct52 |  | Timer mode (Shutdown) | - | 40 | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \hline \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { Slow-CR source Oscillation } \end{aligned}$ |
|  | ІсСн52 |  | Stop mode (Shutdown) | - | 40 | 100 | $\mu \mathrm{A}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |

Refer to Hardware manual "APPENDIX State transition" for Internal clock frequency setting / Setting of the power domain / Regulator setting.

### 10.4 AC Characteristics

### 10.4.1 Source Clock Timing

( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{Vcc}=5.0 \mathrm{~V}+5 \% /-10 \%$, $\mathrm{V} s \mathrm{ss}=\mathrm{AV} \mathrm{Vs}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Source oscillation clock frequency | $\mathrm{F}_{\mathrm{C}}$ | X0, X1 | - | - | 4 | - | MHz |  |
| Source oscillation clock cycle time | $\mathrm{t}_{\mathrm{CYL}}$ | X0, X1 | - | - | 250 | - | ns |  |
| CAN PLL jitter (during lock) | $t_{\text {PJ }}$ | - | - | -10 | - | +10 | ns |  |
| Built-in slow-CR oscillation frequency | $\mathrm{F}_{\text {CRS }}$ | - | - | 50 | 100 | 150 | kHz |  |
| Built-in fast-CR oscillation frequency | $\mathrm{F}_{\text {CRF }}$ | - | - | 2.4 | 4 | 6.0 | MHz |  |
| PLL input clock frequency | $\mathrm{F}_{\text {PLII }}$ | - | - | - | 4 | - | MHz |  |
| PLL macro oscillation clock frequency | $\mathrm{F}_{\text {PLLO }}$ | - | - | 400 | - | 576 | MHz |  |
| SSCG-PLL input clock frequency | $F_{\text {sscgplu }}$ | - | - | - | 4 | - | MHz |  |
| SSCG-PLL macro oscillation clock frequency | Fsscgplo | - | - | 400 | - | 576 | MHz |  |

:The maximum/minimum values have been standardized with the main clock and PLL clock in use.

- X0 and X1 clock timing



## - CAN PLL jitter

A time difference from the ideal clock is guaranteed for each cycle period within 20,000 cycles.

( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}+5 \% /-10 \%, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{VS}_{\mathrm{SS}}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | S6J311xHAC* Value * $\mathrm{x}: \mathrm{A} / 9$ |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Internal Clock Frequency | FCLK_CPU | - | - | - | - | 96 | MHz | CLK_CPU |
|  | FCLK_FCLK | - | - | - | - | 48 | MHz | CLK_FCLK |
|  | FCLK_AtB | - | - | - | - | 48 | MHz | CLK_ATB |
|  | FCLK_DBG | - | - | - | - | 48 | MHz | CLK_DBG |
|  | FCLK_hPM | - | - | - | - | 24 | MHz | CLK_HPM |
|  | FCLK_HPM2 | - | - | - | - | 12 | MHz | CLK_HPM2 |
|  | FCLK_DMA | - | - | - | - | 24 | MHz | CLK_DMA |
|  | FCLK_memC | - | - | - | - | 24 | MHz | CLK_MEMC |
|  | Fclk_Extbus | - | - | - | - | 24 | MHz | CLK_EXTBUS |
|  | FCLK_SYSC1 | - | - | - | - | 24 | MHz | CLK_SYSC1 |
|  | FCLK_HAPPOAO | - | - | - | - | 24 | MHz | CLK_HAPP0A0 |
|  | FCLK_HAPPOA1 | - | - | - | - | 24 | MHz | CLK_HAPP0A1 |
|  | FCLK_HAPP1B0 | - | - | - | - | 24 | MHz | CLK_HAPP1B0 |
|  | FCLK_HAPP1B1 | - | - | - | - | 24 | MHz | CLK_HAPP1B1 |
|  | FCLK_LLPBM | - | - | - | - | 96 | MHz | CLK_LLPBM |
|  | FCLK_LLPBM2 | - | - | - | - | 48 | MHz | CLK_LLPBM2 |
|  | FCLK_LCP | - | - | - | - | 48 | MHz | CLK_LCP |
|  | FCLK_LCP0 | - | - | - | - | 24 | MHz | CLK_LCP0 |
|  | FCLK_LCPOA | - | - | - | - | 24 | MHz | CLK_LCPOA |
|  | FCLK_LCP1 | - | - | - | - | 24 | MHz | CLK_LCP1 |
|  | FCLK_LCP1A | - | - | - | - | 24 | MHz | CLK_LCP1A |
|  | FCLK_LAPP0 | - | - | - | - | 24 | MHz | CLK_LAPP0 |
|  | FCLK_LAPPOA | - | - | - | - | 24 | MHz | CLK_LAPP0A |
|  | FCLK_LAPP1 | - | - | - | - | 24 | MHz | CLK_LAPP1 |
|  | FCLK_LAPP1A | - | - | - | - | 24 | MHz | CLK_LAPP1A |
|  | FCLK_TRC | - | - | - | - | 48 | MHz | CLK_TRC |
|  | FCLK_hSSPI | - | - | - | - | 24 | MHz | CLK_HSSPI |
|  | FCLK_SYSCOH | - | - | - | - | 24 | MHz | CLK_SYSCOH |
|  | FCLK_COMH | - | - | - | - | 24 | MHz | CLK_COMH |
|  | Fclk_ramoh | - | - | - | - | 24 | MHz | CLK_RAMOH |
|  | Fclk_ram1H | - | - | - | - | 24 | MHz | CLK_RAM1H |
|  | FCLK_SYSCOP | - | - | - | - | 24 | MHz | CLK_SYSCOP |
|  | FCLK_COMP | - | - | - | - | 24 | MHz | CLK_COMP |
|  | FCANFD_CCLK | - | - | - | - | 40 | MHz | CANFD_CCLK |
| Internal Clock Cycle Time | tCLK_CPU | - | - | 10.4 | - | - | ns | CLK_CPU |
|  | tclk_flash | - | - | 20.8 | - | - | ns | CLK_FCLK |
|  | tCLK_ATB | - | - | 20.8 | - | - | ns | CLK_ATB |
|  | tcLk_DBG | - | - | 20.8 | - | - | ns | CLK_DBG |
|  | tclk_HPM | - | - | 41.6 | - | - | ns | CLK_HPM |
|  | tcLK_HPM2 | - | - | 83.3 | - | - | ns | CLK_HPM2 |
|  | tclk_dMA | - | - | 41.6 | - | - | ns | CLK DMA |


| Parameter | Symbol | Pin Name | Conditions | $\begin{gathered} \text { S6J311xHAC* Value } \\ \text { x }_{x: A / 9} \end{gathered}$ |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Internal Clock Cycle Time | tcLk_MEMC | - | - | 41.6 | - | - | ns | CLK_MEMC |
|  | tcLk_EXTBUS | - | - | 41.6 | - | - | ns | CLK_EXTBUS |
|  | tcLK_SYSC1 | - | - | 41.6 | - | - | ns | CLK_SYSC1 |
|  | tcLK_happoan | - | - | 41.6 | - | - | ns | CLK_HAPPOA0 |
|  | tcLk_hapPOA1 | - | - | 41.6 | - | - | ns | CLK_HAPP0A1 |
|  | tcLk_HAPP1B0 | - | - | 41.6 | - | - | ns | CLK_HAPP1B0 |
|  | tcLK_HAPP1B1 | - | - | 41.6 | - | - | ns | CLK_HAPP1B1 |
|  | tCLK_LLPBM | - | - | 10.4 | - | - | ns | CLK_LLPBM |
|  | tcLk_LLPBM2 | - | - | 20.8 | - | - | ns | CLK_LLPBM2 |
|  | tclk_LCP | - | - | 20.8 | - | - | ns | CLK_LCP |
|  | tCLK_LCP0 | - | - | 41.6 | - | - | ns | CLK_LCP0 |
|  | tCLK_LCPOA | - | - | 41.6 | - | - | ns | CLK_LCPOA |
|  | tcLk_LCP1 | - | - | 41.6 | - | - | ns | CLK_LCP1 |
|  | tclk LCP1A | - | - | 41.6 | - | - | ns | CLK_LCP1A |
|  | tclk_LAPP0 | - | - | 41.6 | - | - | ns | CLK_LAPP0 |
|  | tcLk_LAPPOA | - | - | 41.6 | - | - | ns | CLK_LAPP0A |
|  | tcLK LAPP1 | - | - | 41.6 | - | - | ns | CLK_LAPP1 |
|  | tcLk_LAPP1A | - | - | 41.6 | - | - | ns | CLK_LAPP1A |
|  | tclk_TRC | - | - | 20.8 | - | - | ns | CLK_TRC |
|  | tcLK_HSSPI | - | - | 41.6 | - | - | ns | CLK_HSSPI |
|  | tcLk_SYSCOH | - | - | 41.6 | - | - | ns | CLK_SYSCOH |
|  | tcLK_COMH | - | - | 41.6 | - | - | ns | CLK_COMH |
|  | tcLK_RAMOH | - | - | 41.6 | - | - | ns | CLK_RAMOH |
|  | tcLK_RAM1H | - | - | 41.6 | - | - | ns | CLK_RAM1H |
|  | tcLk_SYSCOP | - | - | 41.6 | - | - | ns | CLK_SYSCOP |
|  | tclk_COMP | - | - | 41.6 | - | - | ns | CLK_COMP |
|  | tcanfd_CCLK | - | - | 25.0 | - | - | ns | CANFD_CCLK |



Note: A supply voltage that is equal to or less than the set voltage for low-voltage detection causes a reset.

Relationship between the oscillation clock frequency and internal clock frequency

| Oscillation Clock <br> Frequency | Main Clock | PLL Multiplier <br> Setting | PLL Output <br> Division Setting | PLL Clock |
| :---: | :---: | :---: | :---: | :---: |
| 4 MHz | 4 MHz | 144 | 6 | 96 MHz |
| 4 MHz | 4 MHz | 120 | 6 | 80 MHz |

- Oscillation circuit example


Notes:

- When configuring the oscillator circuit, it is recommended to ask matching evaluation of the circuit to oscillator manufacturers for the design.
- The maximum PLL clock frequency must be 96 MHz . Output division configuration can be set by the following.
- PLLDIVM bit in SYSCO_RUNPLLOCNTR register
- PLLDIVM bit in SYSCO_PSSPLLOCNTR register
- SSCGDIVM bit in SYSC0_RUNSSCG0CNTR0 register
- SSCGDIVM bit in SYSCO_PSSSSCG0CNTR0 register
(e.g. If PLLout is 576 MHz , these settings must be configured as "multiply by 6 " and over multiplication setting)

AC characteristics are specified by the following measurement reference voltage values.
Input signal waveform

### 10.4.3 Reset Input

( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}+5 \% /-10 \%, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{V}_{\mathrm{SS}}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Reset input time | trstL | RSTX | - | 10 | - | $\mu \mathrm{S}$ |  |
| Width for reset input removal |  |  |  | 1 | - | $\mu \mathrm{s}$ |  |



### 10.4.4 Power-on Conditions

( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Level detection voltage | - | VCC | - | 2.15 | 2.35 | 2.55 | V |  |
| Level release voltage | - | VCC | - | 2.25 | 2.45 | 2.65 | V |  |
| Level detection hysteresis width | - | VCC | - | - | 100 | - | mV |  |
| Level detection time | - | - | - | - | - | 540 | $\mu \mathrm{s}$ | *1 |
| Power off time | toff | VCC | - | 1 | - | - | ms | *2 |
| Power ramp rate | dV/dt | VCC | $\begin{aligned} & \hline \text { VCC: } \\ & 0.2 \mathrm{~V} \text { to } 2.55 \mathrm{~V} \end{aligned}$ | - | - | 6 | $\mathrm{mV} / \mu \mathrm{s}$ | *3 |
| Maximum ramp rate guaranteed to not generate power-on reset | \| $\mathrm{dV} / \mathrm{dt}$ \| | VCC | VCC: <br> Between 2.6 V and 4.5 V | - | - | 50 | $\mathrm{mV} / \mu \mathrm{s}$ | *4 |

*1: If a power fluctuation precedes the low-voltage detection time, the detection may occur or be canceled after the supply voltage passes the detection voltage range.
${ }^{*}$ : If VCC is held below 0.2 V for a minimum period of tOFF, power-on reset will occur. If tOFF is not satisfied, power-on reset will still occur if the power ramp rate is kept below $6 \mathrm{mV} / \mu \mathrm{s}$.
${ }^{* 3}$ : This is the power ramp rate with which power-on reset will always occur regardless of power-off time, as mentioned in *2.
${ }^{*}$ 4: When VCC is within $2.6 \mathrm{~V}-4.5 \mathrm{~V}$, and VCC fluctuation is below $50 \mathrm{mV} / \mathrm{us}$, the power-on reset is suppressed. Between 4.5 V 5.5 V , the power-on reset does not occur with any VCC fluctuation.

Note:
When neither *2 nor *3 can be satisfied, assert external reset (RSTX) at power-up and at any brownout event.

- Power off time, Power ramp rate at Power-on

- Maximum ramp rate guaranteed to not generate power-on reset

10.4.5 Multi-function Serial
10.4.5.1 CSIO Timing (SMR:MD[2:0] = 010B)
(5-1-1) Normal Synchronous Transfer (SCR:SPI = 0) and Serial Clock Output Signal Detect Level "H" (SMR:SCINV = 0)
( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{Vcc}=5.0 \mathrm{~V}+5 \% /-10 \%, \mathrm{Vss}=\mathrm{AV} \mathrm{ss}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Serial clock cycle time | $\mathrm{t}_{\mathrm{scyc}}$ | SCK0 to SCK3 | Master mode$\begin{aligned} & \left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF},\right. \\ & \mathrm{I}_{\mathrm{OL}}=-2 \mathrm{~mA}, \\ & \left.\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}\right), \\ & \left(\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF},\right. \\ & \mathrm{IOL}=-1 \mathrm{~mA}, \\ & \left.\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}\right) \end{aligned}$ | $4 \mathrm{t}_{\text {cLK_LCPoA }}$ | - | ns |  |
| $\text { SCK } \downarrow \rightarrow \text { SOT }$ <br> delay time | tslovi | SCK0 to SCK3, SOT0 to SOT3 |  | -30 | +30 | ns |  |
| Valid SIN $\rightarrow$ SCK $\uparrow$ setup time | $\mathrm{tivsht}^{\text {l }}$ | SCK0 to SCK3, SINO to SIN3 |  | 30 | - | ns |  |
| SCK $\uparrow \rightarrow$ Valid SIN hold time | $\mathrm{t}_{\text {SHIXI }}$ |  |  | 0 | - | ns |  |
| Serial clock "H" pulse width | $\mathrm{t}_{\text {SHSL }}$ | SCK0 to SCK3 | Slave mode ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, $\mathrm{I}_{\mathrm{OL}}=-2 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}$ ), ( $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, $\mathrm{I}_{\mathrm{OL}}=-1 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}$ ) | tcle_LCPOA +10 | - | ns |  |
| Serial clock "L" pulse width | tstsh |  |  | 2tclk_LCPOA - 10 | - | ns |  |
| $\begin{aligned} & \text { SCK } \downarrow \rightarrow \text { SOT } \\ & \text { delay time } \end{aligned}$ | tslove | SCK0 to SCK3, SOT0 to SOT3 |  | - | 45 | ns |  |
| Valid SIN $\rightarrow$ SCK $\uparrow$ setup time | $\mathrm{t}_{\text {IVSHE }}$ | SCK0 to SCK3, SINO to SIN3 |  | 10 | - | ns |  |
| SCK $\uparrow \rightarrow$ Valid SIN hold time | $\mathrm{t}_{\text {SHIXE }}$ |  |  | 20 | - | ns |  |
| SCK fall time | $\mathrm{t}_{\mathrm{F}}$ | SCK0 to SCK3 |  | - | 5 | ns |  |
| SCK rise time | $\mathrm{t}_{\mathrm{R}}$ | SCK0 to SCK3 |  | - | 5 | ns |  |

## Notes:

- This is the AC characteristic in CLK synchronized mode.
- $C_{L}$ is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters. For details, see the hardware manual.

(5-1-2) Normal Synchronous Transfer (SCR:SPI = 0) and Serial Clock Output Signal Detect Level "L" (SMR:SCINV = 1)
( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}+5 \% /-10 \%, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{V}_{\mathrm{SS}}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Serial clock cycle time | $\mathrm{t}_{\mathrm{scyc}}$ | SCK0 to SCK3 | Master mode ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, $\mathrm{l}_{\mathrm{OL}}=-2 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}$ ), ( $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, $\mathrm{I}_{\mathrm{OL}}=-1 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}$ ) | $4 t_{\text {CLK_LCPoA }}$ | - | ns |  |
| SCK $\uparrow \rightarrow$ SOT delay time | $\mathrm{t}_{\text {shovi }}$ | SCK0 to SCK3, SOT0 to SOT3 |  | -30 | +30 | ns |  |
| Valid SIN $\rightarrow$ SCK $\downarrow$ setup time | $\mathrm{t}_{\text {IVsul }}$ | SCK0 to SCK3, SINO to SIN3 |  | 30 | - | ns |  |
| SCK $\downarrow \rightarrow$ Valid SIN hold time | ${ }_{\text {tsuxı }}$ |  |  | 0 | - | ns |  |
| Serial clock "H" pulse width | $\mathrm{t}_{\text {SHSL }}$ | SCK0 to SCK3 | Slave mode ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, $\mathrm{l}_{\mathrm{OL}}=-2 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}$ ), ( $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, $\mathrm{l}_{\mathrm{OL}}=-1 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}$ ) | $\mathrm{t}_{\text {CLK_LCPOA }}+10$ | - | ns |  |
| Serial clock "L" pulse width | $\mathrm{t}_{\text {sLSH }}$ |  |  | $2 t_{\text {clik_LCPoA }}-10$ | - | ns |  |
| SCK $\uparrow \rightarrow$ SOT delay time | $\mathrm{t}_{\text {Shove }}$ | SCK0 to SCK3, SOT0 to SOT3 |  | - | 45 | ns |  |
| Valid SIN $\rightarrow$ SCK $\downarrow$ setup time | $t_{\text {IVSLE }}$ | SCK0 to SCK3, SIN0 to SIN3 |  | 10 | - | ns |  |
| SCK $\downarrow \rightarrow$ Valid SIN hold time | $\mathrm{ts}_{\text {sLIXE }}$ |  |  | 20 | - | ns |  |
| SCK fall time | $\mathrm{t}_{\mathrm{F}}$ | SCK0 to SCK3 |  | - | 5 | ns |  |
| SCK rise time | $t_{R}$ | SCK0 to SCK3 |  | - | 5 | ns |  |

## Notes:

- This is the AC characteristic in CLK synchronized mode.
- $C_{L}$ is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters. For details, see the hardware manual.

(5-1-3) SPI Supported (SCR:SPI = 1), and Serial Clock Output Signal Detect Level "H" (SMR:SCINV = 0)
$\left(\mathrm{T}_{\mathrm{A}}\right.$ : Recommended operating conditions, $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}+5 \% /-10 \%, \mathrm{~V}_{\mathrm{Ss}}=\mathrm{AV} \mathrm{Vs}_{\mathrm{Ss}}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Serial clock cycle time | tscyc | SCK0 to SCK3 | Master mode ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, $\mathrm{I}_{\mathrm{OL}}=-2 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}$ ), ( $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, $\mathrm{I}_{\mathrm{OL}}=-1 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}$ ) | $4 \mathrm{tcLk}_{\text {_LCPoA }}$ | - | ns |  |
| SCK $\uparrow \rightarrow$ SOT delay time | $\mathrm{t}_{\text {SHovi }}$ | SCK0 to SCK3, SOT0 to SOT3 |  | -30 | +30 | ns |  |
| Valid SIN $\rightarrow$ SCK $\downarrow$ setup time | $\mathrm{t}_{\mathrm{IVSL}}$ | SCK0 to SCK3, SIN0 to SIN3 |  | 30 | - | ns |  |
| SCK $\downarrow \rightarrow$ Valid SIN hold time | $\mathrm{t}_{\text {suxi }}$ |  |  | 0 | - | ns |  |
| $\text { SOT } \rightarrow \text { SCK } \downarrow$ <br> delay time | $t_{\text {sovL }}$ | SCK0 to SCK3, SOT0 to SOT3 |  | 2tclı_LCpoa -30 | - | ns |  |
| Serial clock "H" pulse width | $\mathrm{t}_{\text {SHSL }}$ | SCK0 to SCK3 | Slave <br> mode $\begin{aligned} & \left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF},\right. \\ & \mathrm{I}_{\mathrm{OL}}=-2 \mathrm{~mA}, \\ & \left.\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}\right), \\ & \left(\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF},\right. \\ & \mathrm{I}_{\mathrm{OL}}=-1 \mathrm{~mA}, \\ & \left.\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}\right) \end{aligned}$ | $\mathrm{t}_{\text {CLK_LCPoA }}+10$ | - | ns |  |
| Serial clock "L" pulse width | $\mathrm{t}_{\text {sLSH }}$ |  |  | 2tclı_Lcpoa - 10 | - | ns |  |
| SCK $\uparrow \rightarrow$ SOT delay time | tshove | SCK0 to SCK3, SOTO to SOT3 |  | - | 45 | ns |  |
| Valid SIN $\rightarrow$ SCK $\downarrow$ setup time | $t_{\text {IVSLE }}$ | SCK0 to SCK3, SIN0 to SIN3 |  | 10 | - | ns |  |
| SCK $\downarrow \rightarrow$ Valid SIN hold time | $\mathrm{ts}_{\text {slixe }}$ |  |  | 20 | - | ns |  |
| SCK fall time | $\mathrm{t}_{\mathrm{F}}$ | SCK0 to SCK3 |  | - | 5 | ns |  |
| SCK rise time | $t_{R}$ | SCK0 to SCK3 |  | - | 5 | ns |  |

## Notes:

- This is the AC characteristic in CLK synchronized mode.
- $C_{L}$ is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters. For details, see the hardware manual.

(5-1-4) SPI Supported (SCR:SPI = 1), and Serial Clock Output Signal Detect Level "L" (SMR:SCINV = 1)
( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}+5 \% /-10 \%, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{V}_{\mathrm{SS}}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Serial clock cycle time | $\mathrm{t}_{\text {scyc }}$ | SCK0 to SCK3 | Master <br> mode $\begin{aligned} & \left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF},\right. \\ & \mathrm{I}_{\mathrm{OL}}=-2 \mathrm{~mA}, \\ & \left.\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}\right), \\ & \left(\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF},\right. \\ & \mathrm{I}_{\mathrm{LL}}=-1 \mathrm{~mA}, \\ & \left.\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}\right) \end{aligned}$ | $4 t_{\text {CLK_LCPoA }}$ | - | ns |  |
| SCK $\downarrow \rightarrow$ SOT delay time | tslovı | SCK0 to SCK3, SOT0 to SOT3 |  | -30 | +30 | ns |  |
| Valid SIN $\rightarrow$ SCK $\uparrow$ setup time | $\mathrm{t}_{\text {IVSHH }}$ | SCK0 to SCK3, SIN0 to SIN3 |  | 30 | - | ns |  |
| SCK $\uparrow \rightarrow$ Valid SIN hold time | $\mathrm{t}_{\text {SHIXI }}$ |  |  | 0 | - | ns |  |
| SOT $\rightarrow$ SCK $\uparrow$ delay time | $t_{\text {sover }}$ | SCKO to SCK3, SOT0 to SOT3 |  | 2tclk_LCPOA -30 | - | ns |  |
| Serial clock "H" pulse width | $\mathrm{t}_{\text {SHSL }}$ | SCK0 to SCK3 | Slave <br> mode <br> ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, <br> $\mathrm{I}_{\mathrm{LL}}=-2 \mathrm{~mA}$, <br> $\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}$ ), <br> ( $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, <br> $\mathrm{I}_{\mathrm{OL}}=-1 \mathrm{~mA}$, <br> $\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}$ ) | $\mathrm{t}_{\text {CLK_LCPOA }}+10$ | - | ns |  |
| Serial clock "L" pulse width | $\mathrm{t}_{\text {sLs }}$ |  |  | 2tclk_LCPOA - 10 | - | ns |  |
| $\begin{aligned} & \text { SCK } \downarrow \rightarrow \text { SOT } \\ & \text { delay time } \end{aligned}$ | tslove | SCK0 to SCK3, SOTO to SOT3 |  | - | 45 | ns |  |
| Valid SIN $\rightarrow$ SCK $\uparrow$ setup time | $\mathrm{t}_{\text {IVSHE }}$ | SCK0 to SCK3, SINO to SIN3 |  | 10 | - | ns |  |
| SCK $\uparrow \rightarrow$ Valid SIN hold time | $\mathrm{t}_{\text {SHIXE }}$ |  |  | 20 | - | ns |  |
| SCK fall time | $\mathrm{t}_{\mathrm{F}}$ | SCK0 to SCK3 |  | - | 5 | ns |  |
| SCK rise time | $\mathrm{t}_{\mathrm{R}}$ | SCK0 to SCK3 |  | - | 5 | ns |  |

## Notes:

- This is the AC characteristic in CLK synchronized mode.
- $C_{L}$ is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters. For details, see the hardware manual.



## (5-1-5) Serial Chip Select Used (SCSCR:CSEN = 1)

■Mark level "H" of serial clock output (SMR, SCSFR:SCINV = 0)
■Inactive level "H" of serial chip select (SCSCR, SCSFR:CSLVL = 1)
( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V}+5 \% /-10 \%, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{SS}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| $\begin{aligned} & \text { SCS } \downarrow \rightarrow \text { SCK } \downarrow \\ & \text { setup time } \end{aligned}$ | $\mathrm{t}_{\text {css }}$ | SCK0 to SCK3, <br> SCS0x to SCS3x | Master <br> mode $\begin{aligned} & \left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF},\right. \\ & \mathrm{I}_{\mathrm{OL}}=-2 \mathrm{~mA}, \\ & \left.\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}\right), \\ & \left(\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF},\right. \\ & \mathrm{I}_{\mathrm{OL}}=-1 \mathrm{~mA}, \\ & \left.\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}\right) \end{aligned}$ | $\mathrm{t}_{\text {cssu }}{ }^{* 1}-50$ | - | ns |  |
| SCK $\uparrow \rightarrow$ SCS $\uparrow$ hold time | $\mathrm{t}_{\text {cSH }}$ |  |  | $\mathrm{tcShD}^{\text {+2 }}+0$ | - | ns |  |
| SCS deselect time | $\mathrm{t}_{\text {csol }}$ | SCS0x to SCS3x |  | $\begin{aligned} & \mathrm{t}_{\mathrm{CSDS}}{ }^{* 3}-50 \\ & +5 \mathrm{t}_{\text {CLK_LCPPA }} \end{aligned}$ | - | ns |  |
| $\begin{aligned} & \text { SCS } \downarrow \rightarrow \text { SCK } \downarrow \\ & \text { setup time } \end{aligned}$ | $\mathrm{t}_{\text {CSSE }}$ | SCK0 to SCK3, SCS0x to SCS3x | Slave mode ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, $\mathrm{I}_{\mathrm{OL}}=-2 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}$ ), ( $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, $\mathrm{l}_{\mathrm{OL}}=-1 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}$ ) | $3 \mathrm{t}_{\text {CLK_LCPOA }}+30$ | - | ns |  |
| $\begin{aligned} & \text { SCK } \uparrow \rightarrow \text { SCS } \uparrow \\ & \text { hold time } \end{aligned}$ | $\mathrm{t}_{\text {CSHE }}$ |  |  | 0 | - | ns |  |
| SCS deselect time | tcsie | SCS0x to SCS3x |  | $3 \mathrm{t}_{\text {CLK_LCPOA }}+30$ | - | ns |  |
| $\begin{aligned} & \text { SCS } \downarrow \rightarrow \text { SOT } \\ & \text { delay time } \end{aligned}$ | $t_{\text {dSE }}$ | SCS0x to SCS3x, SOTO to SOT3 |  | - | 50 | ns |  |
| $\begin{aligned} & \text { SCS } \uparrow \rightarrow \text { SOT } \\ & \text { delay time } \end{aligned}$ | $t_{\text {dee }}$ |  |  | 0 | - | ns |  |
| SCK $\downarrow \rightarrow$ SCS $\downarrow$ clock switching time | tscc | SCK0 to SCK3, SCS0x to SCS3x | Master <br> mode <br> round <br> operation <br> ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, <br> $\mathrm{l}_{\mathrm{OL}}=-2 \mathrm{~mA}$, <br> $\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}$ ), <br> ( $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, <br> $\mathrm{I}_{\mathrm{OL}}=-1 \mathrm{~mA}$, <br> $\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}$ ) | $3 t_{\text {cLK_LCPoA }}+0$ | $3 \mathrm{t}_{\text {CLK_LCPOA }}+50$ | ns |  |

*1: tcssu = SCSTR:CSSU[7:0] x serial chip select timing operating clock
*2: tcshd $=$ SCSTR:CSHD[7:0] $\times$ serial chip select timing operating clock
${ }^{*}$ 3: tcsds $=$ SCSTR:CSDS[15:0] x serial chip select timing operating clock
For details on ${ }^{* 1},{ }^{* 2}$, and ${ }^{* 3}$ above, see the hardware manual.

## Notes:

- This is the AC characteristic in CLK synchronized mode.
- $C_{L}$ is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters.

For details, see the hardware manual.


Clock switching example by master mode round operation ( $x, y=0,1,2: x$ and $y$ are different value)

## (5-1-6) Serial Chip Select Used (SCSCR:CSEN = 1)

■Serial clock output signal detect level "L" (SMR, SCSFR:SCINV = 1)
■Serial chip select inactive level "H" (SCSCR, SCSFR:CSLVL = 1)
( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V}+5 \% /-10 \%, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{SS}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| $\begin{aligned} & \text { SCS } \downarrow \rightarrow \text { SCK } \uparrow \\ & \text { setup time } \end{aligned}$ | $\mathrm{t}_{\mathrm{css}}$ | SCK0 to SCK3, SCS0x to SCS3x | Master mode$\begin{aligned} & \left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF},\right. \\ & \mathrm{l}_{\mathrm{OL}}=-2 \mathrm{~mA}, \\ & \left.\mathrm{l}_{\mathrm{OH}}=2 \mathrm{~mA}\right), \\ & \left(\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF},\right. \\ & \mathrm{l}_{\mathrm{LL}}=-1 \mathrm{~mA}, \\ & \left.\mathrm{l}_{\mathrm{OH}}=1 \mathrm{~mA}\right) \end{aligned}$ | $\mathrm{tcsssu}^{+1}-50$ | - | ns |  |
| $\text { SCK } \downarrow \rightarrow \text { SCS } \uparrow$ hold time | $\mathrm{t}_{\text {cSH }}$ |  |  | $\mathrm{tcSHD}^{* 2}+0$ | - | ns |  |
| SCS deselect time | $\mathrm{t}_{\text {csbl }}$ | SCS0x to SCS3x |  | $\mathrm{t}_{\text {CSDS }}{ }^{* 3}-50+$ $5 \mathrm{t}_{\text {CLK_LCPOA }}$ | - | ns |  |
| $\begin{aligned} & \text { SCS } \downarrow \rightarrow \text { SCK } \uparrow \\ & \text { setup time } \end{aligned}$ | tcsse | SCK0 to SCK3, SCS0x to SCS3x | Slave <br> mode <br> ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, <br> $\mathrm{I}_{\mathrm{OL}}=-2 \mathrm{~mA}$, <br> $\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}$ ), <br> ( $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, <br> $\mathrm{I}_{\mathrm{OL}}=-1 \mathrm{~mA}$, <br> $\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}$ ) | 3tclk_LCPOA +30 | - | ns |  |
| $\begin{aligned} & \text { SCK } \downarrow \rightarrow \text { SCS } \uparrow \\ & \text { hold time } \end{aligned}$ | $\mathrm{t}_{\text {cSHE }}$ |  |  | 0 | - | ns |  |
| SCS deselect time | tcsoe | SCS0x to SCS3x |  |  | - | ns |  |
| $\begin{aligned} & \text { SCS } \downarrow \rightarrow \text { SOT } \\ & \text { delay time } \end{aligned}$ | $\mathrm{t}_{\text {dSE }}$ | $\begin{aligned} & \text { SCS0x to } \\ & \text { SCS3x, } \\ & \text { SOT0 to SOT3 } \end{aligned}$ |  | - | 50 | ns |  |
| $\begin{aligned} & \text { SCS } \uparrow \rightarrow \text { SOT } \\ & \text { delay time } \end{aligned}$ | $\mathrm{t}_{\text {dee }}$ |  |  | 0 | - | ns |  |
| SCK $\uparrow \rightarrow$ SCS $\downarrow$ clock switching time | tscc | SCKO to SCK3, SCS0x to SCS3x | Master <br> mode <br> round <br> operation <br> ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, <br> $\mathrm{I}_{\mathrm{OL}}=-2 \mathrm{~mA}$, <br> $\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}$ ), <br> ( $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, <br> $\mathrm{I}_{\mathrm{OL}}=-1 \mathrm{~mA}$, <br> $\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}$ ) | 3tcle_LCPOA +0 | 3tcle_LCPOA +50 | ns |  |

*1: tcssu = SCSTR:CSSU[7:0] x serial chip select timing operating clock
*2: tcSHD $=$ SCSTR:CSHD[7:0] $\times$ serial chip select timing operating clock
${ }^{*}$ 3: tcsds $=$ SCSTR:CSDS[15:0] x serial chip select timing operating clock
For details on ${ }^{* 1},{ }^{* 2}$, and ${ }^{* 3}$ above, see the hardware manual.

## Notes:

- This is the AC characteristic in CLK synchronized mode.
- $C_{L}$ is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters. For details, see the hardware manual.



## (5-1-7) Serial Chip Select Used (SCSCR:CSEN = 1)

■Serial clock output signal detect level "H" (SMR, SCSFR:SCINV = 0)
■Serial Chip select inactive level "L" (SCSCR, SCSFR:CSLVL = 0
( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}+5 \% /-10 \%$, $\mathrm{V} \mathrm{ss}=\mathrm{AV} \mathrm{Ss}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| $\begin{aligned} & \text { SCS } \uparrow \rightarrow \text { SCK } \downarrow \\ & \text { setup time } \end{aligned}$ | $\mathrm{t}_{\text {css }}$ | SCK0 to SCK3, SCS0x to SCS3x | Master mode ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, $\mathrm{I}_{\mathrm{OL}}=-2 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}$ ), ( $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, $\mathrm{I}_{\mathrm{OL}}=-1 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}$ ) | tcssu ${ }^{* 1}-50$ | - | ns |  |
| SCK $\uparrow \rightarrow$ SCS $\downarrow$ hold time | $\mathrm{t}_{\text {cSH }}$ |  |  | $\mathrm{t}_{\mathrm{CSHD}}{ }^{\text {+2 }}+0$ | - | ns |  |
| SCS deselect time | $\mathrm{t}_{\text {csbl }}$ | SCS0x to SCS3x |  | $\begin{aligned} & \mathrm{t}_{\text {CSDS }}{ }^{* 3}-50+ \\ & 5 \mathrm{t}_{\text {CLK_LCPOA }} \end{aligned}$ | - | ns |  |
| $\begin{aligned} & \text { SCS } \uparrow \rightarrow \text { SCK } \downarrow \\ & \text { setup time } \end{aligned}$ | tcsse | SCK0 to SCK3, SCS0x to SCS3x | Slave mode ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, $\mathrm{l}_{\mathrm{OL}}=-2 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}$ ), ( $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, $\mathrm{l} \mathrm{CL}=-1 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}$ ) | $3 \mathrm{tcLK}_{\text {LCPOA }}+30$ | - | ns |  |
| $\text { SCK } \uparrow \rightarrow \text { SCS } \downarrow$ hold time | $\mathrm{t}_{\text {CSHE }}$ |  |  | 0 | - | ns |  |
| SCS deselect time | $\mathrm{t}_{\text {Csde }}$ | SCS0x to SCS3x |  | $3 \mathrm{tcLLK}_{\text {LCPOA }}+30$ | - | ns |  |
| $\begin{aligned} & \text { SCS } \uparrow \rightarrow \text { SOT } \\ & \text { delay time } \end{aligned}$ | $t_{\text {dSE }}$ | SCS0x to SCS3x, SOT0 to SOT3 |  | - | 50 | ns |  |
| $\begin{aligned} & \text { SCS } \downarrow \rightarrow \text { SOT } \\ & \text { delay time } \end{aligned}$ | $t_{\text {dee }}$ |  |  | 0 | - | ns |  |
| SCK $\downarrow \rightarrow$ SCS $\uparrow$ clock switching time | tscc | SCK0 to SCK3, SCS0x to SCS3x | Master <br> mode <br> round operation ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, <br> $\mathrm{I}_{\mathrm{OL}}=-2 \mathrm{~mA}$, <br> $\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}$ ), <br> ( $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, <br> $\mathrm{l}_{\mathrm{OL}}=-1 \mathrm{~mA}$, <br> $\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}$ ) | $3 \mathrm{t}_{\text {CLK_LCPOA }}+0$ | $3 \mathrm{t}_{\text {CLK_LCPOA }}+50$ | ns |  |

*1: tcssu $=$ SCSTR:CSSU[7:0] x serial chip select timing operating clock
${ }^{*}$ 2: $\mathrm{tcSHD}=$ SCSTR:CSHD[7:0] x serial chip select timing operating clock
${ }^{*}$ 3: tcsDS $=$ SCSTR:CSDS[15:0] $\times$ serial chip select timing operating clock
For details on ${ }^{* 1},{ }^{* 2}$, and ${ }^{* 3}$ above, see the hardware manual.

## Notes:

- This is the AC characteristic in CLK synchronized mode.
- $\mathrm{C}_{\mathrm{L}}$ is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters. For details, see the hardware manual


Slave mode


Clock switching example by master mode round operation ( $x, y=0,1,2: x$ and $y$ are different value.)

## (5-1-8) Serial Chip Select Used (SCSCR:CSEN = 1)

■Serial clock output signal detect level "L" (SMR, SCSFR:SCINV = 1)
■Serial Chip select inactive level "L" (SCSCR, SCSFR:CSLVL = 0)
( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{Vcc}=5.0 \mathrm{~V}+5 \% /-10 \%, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{Ss}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| $\begin{aligned} & \text { SCS } \uparrow \rightarrow \text { SCK } \uparrow \\ & \text { setup time } \end{aligned}$ | $\mathrm{t}_{\text {css }}$ | SCK0 to SCK3, SCS0x to SCS3x | Master mode ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, $\mathrm{I}_{\mathrm{LL}}=-2 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}$ ), ( $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, $\mathrm{I}_{\mathrm{LL}}=-1 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}$ ) | $t_{\text {cssu }}{ }^{* 1}-50$ | - | ns |  |
| SCK $\downarrow \rightarrow$ SCS $\downarrow$ hold time | $\mathrm{t}_{\text {cSH }}$ |  |  | $\mathrm{t}_{\mathrm{CSHD}}{ }^{2}+\mathrm{O}$ | - | ns |  |
| SCS deselect time | $t_{\text {csbl }}$ | SCS0x to SCS3x |  | $\begin{aligned} & \mathrm{t}_{\mathrm{CSDS}}{ }^{43}-50 \\ & +5 \mathrm{t}_{\text {CLKKLCPOA }} \end{aligned}$ | - | ns |  |
| $\begin{aligned} & \mathrm{SCS} \uparrow \rightarrow \mathrm{SCK} \uparrow \\ & \text { setup time } \end{aligned}$ | $\mathrm{t}_{\text {csse }}$ | SCKO to SCK3, SCS0x to SCS3x | Slave <br> mode $\begin{aligned} & \left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF},\right. \\ & \mathrm{I}_{\mathrm{OL}}=-2 \mathrm{~mA}, \\ & \left.\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}\right), \\ & \left(\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF},\right. \\ & \mathrm{I}_{\mathrm{LL}}=-1 \mathrm{~mA}, \\ & \left.\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}\right) \end{aligned}$ | $3 \mathrm{t}_{\text {CLK_LCPOA }}+30$ | - | ns |  |
| SCK $\downarrow \rightarrow$ SCS $\downarrow$ hold time | $\mathrm{t}_{\text {CSHE }}$ |  |  | 0 | - | ns |  |
| SCS deselect time | $\mathrm{t}_{\text {csie }}$ | SCS0x to SCS3x |  | 3 tcILK _LCPOA +30 | - | ns |  |
| SCS $\uparrow \rightarrow$ SOT delay time | $t_{\text {dSE }}$ | SCS0x to SCS3x, SOT0 to SOT3 |  | - | 50 | ns |  |
| $\begin{aligned} & \text { SCS } \downarrow \rightarrow \text { SOT } \\ & \text { delay time } \end{aligned}$ | $t_{\text {dee }}$ |  |  | 0 | - | ns |  |
| SCK $\uparrow \rightarrow$ SCS $\uparrow$ clock switching time | $t_{\text {scc }}$ | SCK0 to SCK3, SCS0x to SCS3x | Master <br> mode <br> round <br> operation <br> ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, <br> $\mathrm{l}_{\mathrm{OL}}=-2 \mathrm{~mA}$, <br> $\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}$ ), <br> ( $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, <br> $\mathrm{I}_{\mathrm{OL}}=-1 \mathrm{~mA}$, <br> $\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}$ ) | $3 \mathrm{t}_{\text {CLK_LCPOA }}+0$ | $3 \mathrm{t}_{\text {CLK_LCPOA }}+50$ | ns |  |

*1: tcssu = SCSTR:CSSU[7:0] x serial chip select timing operating clock
${ }^{*} 2:$ tcshd $=$ SCSTR:CSHD[7:0] x serial chip select timing operating clock
${ }^{* 3}$ tcsds $=$ SCSTR:CSDS[15:0] x serial chip select timing operating clock For details on *1, *2, and ${ }^{* 3}$ above, see the hardware manual.

## Notes:

- This is the AC characteristic in CLK synchronized mode.
- $C_{L}$ is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters. For details, see the hardware manual.

10.4.5.2 UART (Async Serial Interface) Timing (SMR:MD[2:0] = 000 ${ }_{B}, 001_{B}$ )


## (5-2-1) External clock selected (BGR:EXT = 1)

( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{Vcc}=5.0 \mathrm{~V}+5 \% /-10 \%$, $\mathrm{Vss}=\mathrm{AV} \mathrm{ss}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Serial clock "L" pulse width | tsLsH | SCK0 to SCK3 | $\begin{aligned} & \left(C_{\mathrm{L}}=50 \mathrm{pF},\right. \\ & \mathrm{I}_{\mathrm{OL}}=-2 \mathrm{~mA}, \\ & \left.\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}\right), \\ & \left(\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF},\right. \\ & \mathrm{IOL}^{2}=-1 \mathrm{~mA}, \\ & \left.\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}\right) \end{aligned}$ | $\mathrm{t}_{\text {CLK_LCPoA }}+10$ | - | ns |  |
| Serial clock "H" pulse width | tsHSL |  |  | $\mathrm{t}_{\text {CLK_LCPoA }}+10$ | - | ns |  |
| SCK fall time | $\mathrm{tF}_{\text {F }}$ |  |  | - | 5 | ns |  |
| SCK rise time | $\mathrm{tR}^{\text {}}$ |  |  | - | 5 | ns |  |


10.4.5.3 LIN Interface (v2.1) (LIN Communication Control Interface (v2.1)) Timing (SMR:MD[2:0] = 011B)

## (5-3-1) External Clock Selected (BGR:EXT = 1)

( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}+5 \% /-10 \%, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{VS}_{\mathrm{SS}}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Serial clock "L" pulse width | tsLSH | SCK0 to SCK3 | $\begin{aligned} & \left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF},\right. \\ & \mathrm{I}_{\mathrm{OL}}=-2 \mathrm{~mA}, \\ & \left.\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}\right), \\ & \left(\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF},\right. \\ & \mathrm{I}_{\mathrm{OL}}=-1 \mathrm{~mA}, \\ & \left.\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}\right) \end{aligned}$ | $\mathrm{t}_{\text {cLK_LCPoA }}+10$ | - | ns |  |
| Serial clock "H" pulse width | tshsL |  |  | $\mathrm{t}_{\text {cLK_LCP0A }}+10$ | - | ns |  |
| SCK fall time | $\mathrm{tF}_{\text {F }}$ |  |  | - | 5 | ns |  |
| SCK rise time | tR |  |  | - | 5 | ns |  |


10.4.5.4 $I^{2} C$ timing (SMR:MD[2:0] = 100B)
( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{Vcc}=5.0 \mathrm{~V}+5 \% /-10 \%$, $\mathrm{Vss}=\mathrm{AVss}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Standard Mode |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| SCL clock frequency | $\mathrm{f}_{\text {SCL }}$ | SCL0 to SCL3 | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ \mathrm{R}=(\mathrm{Vp} / \mathrm{loL})^{+1} \end{gathered}$ | 0 | 100 | kHz |  |
| Repeat "start" condition hold time SDA $\downarrow \rightarrow$ SCL $\downarrow$ | $\mathrm{thdista}^{\text {a }}$ | SDA0 to SDA3 SCL0 to SCL3 |  | 4.0 | - | $\mu \mathrm{s}$ |  |
| Period of "L" for SCL clock | tow | SCL0 to SCL3 |  | 4.7 | - | $\mu \mathrm{s}$ |  |
| Period of "H" for SCL clock | $t_{\text {HIGH }}$ |  |  | 4.0 | - | $\mu \mathrm{s}$ |  |
| Repeat "start" condition setup time SCL $\uparrow \rightarrow$ SDA $\downarrow$ | $\mathrm{t}_{\text {SUSTA }}$ | SDA0 to SDA3 SCL0 to SCL3 |  | 4.7 | - | $\mu \mathrm{s}$ |  |
| Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$ | $t_{\text {hdotat }}$ |  |  | 0 | $3.45^{*}$ | $\mu \mathrm{s}$ |  |
| Data setup time SDA $\downarrow \rightarrow$ SCL $\uparrow$ | $\mathrm{t}_{\text {sudat }}$ |  |  | 250 | - | ns |  |
| "Stop" condition setup time SCL $\uparrow \rightarrow$ SDA $\uparrow$ | tsusto |  |  | 4.0 | - | $\mu \mathrm{s}$ |  |
| Bus-free time between "stop" condition and "start" condition | $\mathrm{t}_{\text {buF }}$ | - |  | 4.7 | - | $\mu \mathrm{s}$ |  |
| Noise filter | $\mathrm{t}_{\text {SP }}$ | - |  | $\mathrm{t}_{\mathrm{NFT}}{ }^{* 3}$ | - | ns |  |

*1: R and $\mathrm{C}_{\llcorner }$represent the pull-up resistance and load capacitance of the SCL and SDA output lines, respectively Vp shows that the power-supply voltage of the pull-up resistor and IOL shows the VOL guarantee current.
*2: The maximum tHDDAT only has to be met if the device does not extend the "L" width (tLOW) of the SCL signal.
*3: $\mathrm{tNFT}=(\mathrm{NFCR}: N F T[4: 0]+1) \times 2 \times$ tCLK_LCPOA

## Notes:

- In this device, Standard mode ( Max. 100 kbps ) is supported only.
- This model does not support high-speed mode. ( Max. 400 kbps ).
- This model does not support Min. lol $=3 \mathrm{~mA}$ with $\mathrm{Vol}_{\mathrm{ol}}=0.4 \mathrm{~V}$.



### 10.5 Timer Input Timing

( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{V} \mathrm{Cc}=5.0 \mathrm{~V}+5 \% /-10 \%, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{SS}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Input pulse width | $\mathrm{t}_{\mathrm{Tw}}$, $t_{\text {twL }}$ | INO to IN11 | - | 4tcLK_LCPOA | - | ns | 4tcLK_LCPOA 2100 ns |
|  |  |  |  | 100 |  |  | $4 \mathrm{t}_{\text {CLK_LCPOA }}<100 \mathrm{~ns}$ |
|  |  | TEXTO to 5 | - | 4tclu_LCP0A | - | ns | $4 \mathrm{t}_{\text {cLK_LCPOA }}$ 2 100 ns |
|  |  |  |  | 100 |  |  | $4 \mathrm{t}_{\text {CLK_LCPOA }}<100 \mathrm{~ns}$ |
|  |  | TIOA0 to TIOA29 TIOB0 to TIOB7 | - | 4tclk_LCP0A | - | ns | 4 t CLK_LCPOA 2100 ns |
|  |  |  |  | 100 |  |  | $4 \mathrm{t}_{\text {CLK_LCPOA }}<100 \mathrm{~ns}$ |



### 10.6 Trigger Input Timing

( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{Vcc}=5.0 \mathrm{~V}+5 \% /-10 \%, \mathrm{~V} s \mathrm{ss}=\mathrm{AV} \mathrm{Vs}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Input pulse width | $\mathrm{t}_{\text {TRGH }}$, <br> $\mathrm{t}_{\text {TRGL }}$ | INT0 to INT15 | - | 100 | - | ns |  |
|  |  | INT0 to INT15 | - | 1 | - | $\mu \mathrm{s}$ | Stop mode |



### 10.7 NMI Input Timing

( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{V} \mathrm{Cc}=5.0 \mathrm{~V}+5 \% /-10 \%, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{SS}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Input pulse width | $t_{\text {NMIL }}$ | NMIX | - | 300 | - | ns |  |

- NMIX input timing



### 10.8 Low-Voltage Detection (External Low-Voltage Detection)

( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{V} s \mathrm{~s}=\mathrm{AV} \mathrm{Ss}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Power supply voltage range | VDP5 | VCC | - | 3.5 | - | 5.25 | V |  |
| Detection voltage | VDLO | VCC | $\begin{aligned} & * 1 \\ & * \\ & *_{3} \end{aligned}$ | 3.6 | 3.8 | 4.0 | V | When power-supply voltage falls and detection level is set initially |
|  | VDL1 | VCC | $\begin{aligned} & * 1 \\ & { }^{*} \\ & \hline 4 \end{aligned}$ | 3.8 | 4.0 | 4.2 | V |  |
|  | VDL2 | VCC | $\begin{aligned} & { }^{* 1} \\ & *_{5} \end{aligned}$ | 4 | 4.2 | 4.4 | V |  |
| Hysteresis width | Vhys | VCC | - | - | 100 | - | mV | When power-supply voltage rises |
| Low-voltage detection time | $\mathrm{T}_{\text {d }}$ | - | - | - | - | 30 | $\mu \mathrm{S}$ |  |
| Power supply voltage regulation | - | VCC | - | -2 | - | 2 | $\mathrm{V} / \mathrm{ms}$ | *2 |

*1: If the fluctuation of the power supply has exceeded the detection voltage range within the time less than the low-voltage detection
time $\left(T_{d}\right)$, there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.
*2: Please suppress the change of the power supply within the range of the power-supply voltage regulation to do low-voltage detection by detecting voltage ( $\mathrm{V}_{\mathrm{DL}}$ )
*3: SYSC0_RUNLVDCFGR.LVDH1V $=0100_{\mathrm{B}}$ or SYSC0_PSSLVDCFGR.LVDH1V $=0100_{\mathrm{B}}$
*4: SYSC0_RUNLVDCFGR.LVDH1V = 0101в or SYSC0_PSSLVDCFGR.LVDH1V = 0101в
${ }^{* 5}$ : SYSC0_RUNLVDCFGR.LVDH1V $=0110_{\mathrm{B}}$ or SYSC0_PSSLVDCFGR.LVDH1V $=0110_{\mathrm{B}}$

### 10.9 Low-Voltage Detection (RAM Retention Low-Voltage Detection)

( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{V}_{\mathrm{SS}}=\mathrm{AV}$ SS $=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Power supply voltage range | $V_{\text {RDP5 }}$ | - | - | 0.6 | - | 1.4 | V |  |
| Detection voltage* | $\mathrm{V}_{\text {RDL }}$ | - | *1 | 0.9 | 0.95 | 1.0 | V | When power-supply voltage falls |
| Hysteresis width | $\mathrm{V}_{\text {RHYS }}$ | - | - | - | 75 | - | mV | When power-supply voltage rises |
| Low-voltage detection time | $\mathrm{T}_{\text {Rd }}$ | - | - | - | - | 30 | $\mu \mathrm{s}$ |  |

*: This LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed MCU operation voltage, as this detection level is below the minimum guaranteed MCU operation voltage.
*1: If the fluctuation of the power supply has exceeded the detection voltage range within the time less than the low-voltage detection time ( $\mathrm{T}_{\mathrm{Rd}}$ ), there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

### 10.10Low-VoItage Detection (1.2 V Power Supply Low-Voltage Detection)

( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{V}_{\mathrm{ss}}=\mathrm{AV}$ ss $=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  |  | Unit | Remarks | Guaranteed MCU operation range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |  |
| Power supply voltage range | $\mathrm{V}_{\text {RDP5 }}$ | - | - | 0.6 | - | 1.4 | V |  | No |
| Detection voltage* | $V_{\text {RDLO }}$ | - | $*$ $*$ $*$ $*$ 4 | 0.92 | 0.97 | 1.02 | V | When powersupply voltage falls |  |
|  | $\mathrm{V}_{\text {RDL1 }}$ | - | $*$ $*$ $*$ $*$ $*$ | 1.02 | 1.07 | 1.12 | V |  |  |
| Hysteresis width | $\mathrm{V}_{\text {RHYS }}$ | - | - | - | 75 | - | mV | When powersupply voltage rises |  |
| Low-voltage detection time | $\mathrm{T}_{\mathrm{Rd}}$ | - | - | - | - | 30 | $\mu \mathrm{s}$ |  |  |

*: This LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed MCU operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage.
${ }^{*}$ : If the fluctuation of the power supply has exceeded the detection voltage range within the time less than the low-voltage detection time ( $T_{R d}$ ), there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.
*2: SYSC0_RUNLVDCFGR.LVDL1V $=10_{\mathrm{B}}$ or SYSC0_PSSLVDCFGR.LVDL1V $=10_{\mathrm{B}}$
*3: SYSC0_RUNLVDCFGR.LVDL1V = 11в or SYSC0_PSSLVDCFGR.LVDL1V = 11
*4: These detection voltage level settings are below the minimum operation voltage.
Between these detection voltages and the minimum operation voltage, MCU functions are not guaranteed except for the low voltage detector.
Note that although the detection level is below the minimum operation voltage, the LVD reset factor flag is set as the voltage drops below the detection level.

### 10.11A/D Converter

### 10.11.1 Electrical Characteristics

( $\mathrm{T}_{\mathrm{A}}$ : Recommended operating conditions, $\mathrm{Vcc}=5.0 \mathrm{~V}+5 \% /-10 \%, \mathrm{~V} s \mathrm{~s}=\mathrm{AV} \mathrm{Vs}=0.0 \mathrm{~V}$ )

| Parameter | Symbol | Pin Name | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Resolution | - | - | - | - | 12 | bit |  |
| Total Error | - | - | - | - | $\pm 12$ | LSB | *3 |
| Integral Nonlinearity | - | - | - | - | $\pm 4.0$ | LSB | *4 |
| Differential Nonlinearity | - | - | - | - | $\pm 1.9$ | LSB | *4 |
| Zero transition voltage | $V_{Z T}$ | * | $\begin{array}{\|l\|} \hline \text { AVRL } \\ -11.5 \mathrm{LSB} \\ \hline \end{array}$ | - | $\begin{array}{\|l\|} \hline \text { AVRL } \\ +12.5 \mathrm{LSB} \\ \hline \end{array}$ | V | ${ }^{5}$ |
| Full-scale transition voltage | $V_{\text {FST }}$ | * 6 | $\begin{array}{\|l\|} \hline \text { AVRH } \\ -13.5 \mathrm{LSB} \\ \hline \end{array}$ | - | $\begin{array}{\|l\|} \hline \text { AVRH } \\ +10.5 \mathrm{LSB} \\ \hline \end{array}$ | V |  |
| Sampling time | tsmp | - | 0.3 | - | 12 | $\mu \mathrm{s}$ | *1 |
| Compare time | tcmp | - | 0.7 | - | 28 | $\mu \mathrm{S}$ | *1 |
| A/D conversion time | tcnv | - | 1.0 | - | 40 | $\mu \mathrm{S}$ | *1 |
| Analog port input current | IAIN | ${ }^{7}$ | -1.0 | - | 1.0 | $\mu \mathrm{A}$ | $V_{\text {AVss }} \leq$ <br> $V_{\text {AIN }} \leq V_{\text {AVCC }}$ |
|  |  | ${ }^{8}$ | -2.0 | - | 2.0 |  |  |
|  |  | $\stackrel{ }{ } 9$ | -3.0 | - | 3.0 |  |  |
| Analog input voltage | $V_{\text {AIN }}$ | * 6 | AVSS | - | AVRH | V |  |
| Reference voltage | AVRH | AVRH0, AVRH1 | 4.5 | - | 5.25 | V | AV ccc AVRH |
|  | AVRL | AVRLO/AVSS 0 , AVRL1/AVSS 1 | - | 0.0 | - | V |  |
| Power supply current | $\mathrm{I}_{\mathrm{A}}$ | AVCC | - | 500 | 900 | $\mu \mathrm{A}$ | per one unit |
|  | $\mathrm{I}_{\text {AH }}$ |  | - | 1.0 | 100 | $\mu \mathrm{A}$ | *2 |
|  | IR | AVRH | - | 1 | 2 | mA | per one unit |
|  | IRH |  | - | - | 5.0 | $\mu \mathrm{A}$ | *2 |
| Variation between channels | - | ${ }^{10}$ | - | - | 4 | LSB |  |
|  |  | AN32 to AN62 | - | - | 4 | LSB |  |

[^0]*2: The power supply current $(\mathrm{Vcc}=\mathrm{AV} \mathrm{Cc}=5.0 \mathrm{~V})$ is specified if the $\mathrm{A} / \mathrm{D}$ converter is not operating and CPU is stopped.
*3: Total Error is a comprehensive static error that includes the linearity. 1LSB $=(A V R H-A V R L) / 4096$
*4: 1LSB $=\left(\mathrm{V}_{\text {FST }}-\mathrm{V}_{\mathrm{ZT}}\right) / 4094$
*5: $1 \mathrm{LSB}=(\mathrm{AVRH}-\mathrm{AVRL}) / 4096$
*6: AN0 to AN3, AN5, AN6, AN9, AN10, AN12 to AN15, AN17 to AN24, and AN27 to AN62
*7: AN3, AN5, AN6, AN9, AN10, AN12 to AN15, AN17 to AN24, and AN27 to AN42
*: AN0 to AN2, and AN43
*9: AN44 to AN62
*10: AN0 to AN3, AN5, AN6, AN9, AN10, AN12 to AN15, AN17 to AN24, and AN27 to AN31

### 10.11.2 Notes on Using A/D Converters

## About the output impedance of an external circuit for analog input

When the external impedance is too high, the analog voltage sampling time may become insufficient. In this case, we recommend attaching a capacitor (about $0.1 \mu \mathrm{~F}$ ) to an analog input pin.

Analog Input Circuit Model

## Analog Input



Rint : Analog input impedance

$$
3.9 \text { kilo ohms (max) }(4.5 \mathrm{~V} \leq \mathrm{AV} \mathrm{cc} \leq 5.25 \mathrm{~V})
$$

Cint: Capacitance of MCU input pin
$11.0 \mathrm{pF}(\max )\left(4.5 \mathrm{~V} \leq A V_{c c} \leq 5.25 \mathrm{~V}\right)$
Rext : External driving impedance
Cext : Capacitance of PCB at A/D converter input

The following approximation formula for the replacement model above can be used:
sampling time $($ minimum $)=9 \times(($ Rint + Rext $) \times$ Cint + Rext $\times$ Cext $)$

Note: Listed values must be considered as reference values.

### 10.11.3 Definition of terms

Resolution: Analog variation that is recognized by an A/D converter
Integral Nonlinearity error *: Deviation of the straight line connecting the zero transition point ("0000 0000 0000" <--> "0000 0000 0001") and full-scale transition point ("1111 1111 1110" <--> "1111 1111 1111") from actual conversion characteristics includes zero transition error, full-scale transition error, and non-linearity error.
Differential Nonlinearity error: Deviation from the ideal value of the input voltage required for changing the output code by 1 LSB Total error: Difference between the actual value and the theoretical value. The total error includes zero transition error, full-scale transition error, and non linearity error.
*: Represented as "Linearity error" in the former product series.



### 10.12Flash Memory

| Parameter | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max |  |  |
| Sector erase time | - | 300 | 1100 | ms | 8-KB sector* ${ }^{*}$ Internal preprogramming time included |
|  | - | 800 | 3700 | ms | 64-KB sector ${ }^{* 1}$ Internal preprogramming time included |
| 8-bit write time | - | 15 | 288 | $\mu \mathrm{S}$ | System-level overhead time excluded*1 |
| 16-bit write time | - | 19 | 384 | $\mu \mathrm{S}$ | System-level overhead time excluded*1 |
| 32-bit write time | - | 27 | 567 | $\mu \mathrm{S}$ | System-level overhead time excluded*1 |
| 64-bit write time | - | 45 | 945 | $\mu \mathrm{S}$ | System-level overhead time excluded ${ }^{* 1}$ |
| 8-bit (with ECC) write time | - | 19 | 384 | $\mu \mathrm{s}$ | System-level overhead time excluded*1 |
| 16-bit (with ECC) write time | - | 23 | 483 | $\mu \mathrm{S}$ | System-level overhead time excluded*1 |
| 32-bit (with ECC) write time | - | 31 | 651 | $\mu \mathrm{S}$ | System-level overhead time excluded ${ }^{* 1}$ |
| 64-bit (with ECC) write time | - | 49 | 1029 | $\mu \mathrm{s}$ | System-level overhead time excluded*1 |
| Erase count ${ }^{*}{ }^{2} /$ <br> Data retention time | 1,000/20 years, 10,000/10 years, 100,000/5 years | - | - | - | Temperature at write/erase time Average temperature $\mathrm{T}_{\mathrm{A}}=+85$ degrees Celsius |

*1: Guaranteed value for up to 100,000 erases
${ }^{*}$ 2: Number of erases for each sector

## Notes:

- While the Flash memory is written or erased, shutdown of the external power $\left(\mathrm{V}_{\mathrm{cc}}\right)$ is prohibited.
- In the application system where $\mathrm{V}_{\mathrm{cc}}$ might be shut down while writing or erasing, be sure to turn the power off by using an external low-voltage detection function.
- To put it concretely, after the external power supply voltage falls below the detection voltage (VDL), hold $\mathrm{V}_{c c}$ at 2.7 V or more within the duration calculated by the following expression:
$\mathrm{T}_{\mathrm{d}}{ }^{* 1}[\mu \mathrm{~s}]+\left(1 / \mathrm{F}_{\mathrm{CRF}}{ }^{* 2}[\mathrm{MHz}]\right) \times 1029+25[\mu \mathrm{~s}]$
*1 : See "10.8 Low-voltage detection (external low-voltage detection)"
*2 : See "10.4.1 Source clock timing"


## 11. Ordering Information

| Part Number | Package |
| :---: | :---: |
| S6J311xHzCSEy0000 | 144-pin Plastic TEQFP (LEU144) |

## Note:

- "x"/"y" is a part number option. For the part number option, see the following table. For details on each package, see "PACKAGE DIMENSIONS."
* z : A


## 12. Part Number Option

| Part Number Option <br> "x" | FLASH Memory |
| :--- | :--- |
| A | 1 MByte |
| 9 | 768 KByte |


| Part Number Option |
| :--- | :--- |
| " $y$ " |


| Part Number Option |
| :--- | :--- |
| "z" |$\quad$| SHE |
| :---: |
| A |

## 13. Package Dimensions



002-10858 *A

## 14. Errata

This section describes the errata for the S6J3110 Series. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability. Contact your local Cypress Sales Representative if you have questions.

## Part Numbers Affected

| Part Number |
| :--- |
| S6J311AHACSE20000 |
| S6J3119HACSE20000 |

## S6J3110 Qualification Status

Product Status: Production

## Errata Summary

The following table defines the errata applicability to available S6J3110 Series devices.

| Items | Part Number | Fix Status |
| :--- | :---: | :---: |
| 1. MCAN Wrong Message Transmission |  |  |
| 2. CAN FD controller message order inversion when <br> transmitting from dedicated Tx Buffers configured with <br> same Message ID | S6J311AHACSE20000 <br> S6J3119HACSE20000 | No silicon fix planned |
| 3. CAN FD: Incomplete description of Dedicated Tx <br> Buffers and Tx Queue related to transmission from <br> multiple buffers configured with the same Message ID |  |  |

1. MCAN Wrong Message Transmission

## ■ Problem Definition

There is a possibility a message with an ID (arbitration field) and a format and DLC (control field) is transmitted which was not configured by the application. The message itself is syntactically correct and can be received by other nodes.

The occurrence of the limitation requires a certain relationship in time between a transmission request for sending a message and the coincidence of noise in the 3rd bit of intermission field which is treated as the start of new message transmission (SoF).

## - Trigger Condition

Under the following conditions a message with wrong ID, format and DLC is transmitted:

- M_CAN is in state "Receiver" (PSR.ACT = "10"), no pending transmission.
- A new transmission is requested after sample point of 2nd bit of intermission but before the 3rd bit of Intermission is reached.
- The CAN bus is sampled dominant at the third bit of Intermission which is treated as SoF (see ISO11898-1:2015 Section 10.4.2.2).


## ■ Scope of Impact

Under the conditions listed above it may happen, that:

- The shift register is not loaded with ID, format, and DLC of the requested message.
- The M_CAN will start arbitration with wrong ID, format, and DLC.
- In case the ID won arbitration, a CAN message with valid CRC is transmitted.
- In case this message is acknowledged, the ID stored in the Tx Event FIFO is the ID of the requested Tx message and not the ID of the message transmitted on the CAN bus
- Neither an error is detected by the transmitting node nor at the receiving node.


## - Workaround

## Workaround 1:

This workaround avoids submitting a transmission request in the critical time window of about one bit time before the sample point of the $3^{\text {rd }}$ bit of intermission field when on other pending transmission request exists:

- Request a new transmission if another transmission is already pending or when the M_CAN / M_TTCAN is not in state "Receiver" (when PSR.ACT $=$ "10").
- If no pending transmission request exists, the application software needs to evaluate the Rx Interrupt flags IR.DRX, IR.RF0N, IR.RF1N which are set at the last bit of EoF when a received and accepted message gets valid.
- A new transmission may be requested by writing to TXBAR once the Rx interrupt occurred and the application waited another 3 bit times before submitting its Tx request. Note the Rx interrupt is generated at the last bit of EoF which is followed by three bits of Intermission.
- The application has to take care that the transmission request for the CAN Protocol Controller is activated before the critical window of the following reception is reached.

A supplemental action can be applied in order to detect messages which contain wrong ID and control filed information:

- A checksum covering arbitration and control fields can be added to the data field of the message to be transmitted, to detect frames transmitted with wrong arbitration and control fields.


## Workaround 2:

This workaround ensures that always at least one pending Tx request exists. If that is the case, the application may launch its Tx requests at any time without suffering from the limitation.

- Define a low priority message with DLC = 0 that can be sent without harm. E.g. loses arbitration against all other application messages, does not pass any acceptance filter of nodes in the same network. DLC $=0$ shall reduce latency for other application messages.
- Configure sufficient Tx buffers - at least two - for this message type thus that there is always another one waiting to be sent. E.g. an application that cannot react quickly enough with the time a single message of this type is sent, more than 2 Tx buffer may become necessary.
- The application uses the standard interfaces of the CAN / CAN FD stack to feed these messages.
- Whenever Tx confirmation is indicated for the second but last message of this type with pending Tx request, the application needs to submit at least one new Tx request. Note Tx confirmation is a standard feature in the AUTOSAR SW architecture.
- Before initially leaving INIT state of the M_CAN IP by clearing CCCR.INIT bit, make sure to activate a Tx request after having cleared CCCR.CCE. This will ensure that the conditions for the occurrence of the limitation when synchronizing to the CAN bus the first time after RESET are prevented.


## - Fix Status

No silicon fix planned
2. CAN FD controller message order inversion when transmitting from dedicated Tx Buffers configured with same Message ID

## - Problem Definition

CAN FD controller message order inversion when multiple Tx Buffers that are configured with the same Message ID have pending Tx requests.

- Configuration

Several Tx Buffers are configured with the same Message ID. Transmission of these Tx Buffers is requested sequentially with a delay between the individual Tx requests.

## - Expected behavior

When multiple Tx Buffers that are configured with the same Message ID have pending Tx requests, they shall be transmitted in ascending order of their Tx Buffer numbers. The Tx Buffer with lowest buffer number and pending Tx request is transmitted first.

## ■ Observed behavior

It may happen, depending on the delay between the individual Tx requests, that where multiple Tx Buffers are configured with the same Message ID the Tx Buffers are not transmitted in order of the Tx Buffer number (lowest number first).

## - Workaround

First, write the group of Tx messages with the same Message ID to the Message RAM and then request transmission of all these messages concurrently by a single write access to TXBAR. Before requesting a group of Tx messages with this Message ID, ensure that no message with this Message ID has a pending Tx request.
Applications not able to use the above workaround can implement a counter within the data section of their messages sent with same ID in order to allow the recipients to determine the correct sending sequence.

## - Fix Status

No silicon fix planned
3. CAN FD: Incomplete description of Dedicated Tx Buffers and Tx Queue related to transmission from multiple buffers configured with the same Message ID

- Problem Definition

There was an incomplete description related to transmission from multiple buffers configured with the same Message ID in Section 3.5.2 Dedicated Tx Buffers and Section 3.5.4 Tx Queue of the Hardware Manual..

## - Detailed explanation

The following is the updated description in Section 3.5.2 Dedicated Tx Buffers and Section 3.5.4 Tx Queue of the Hardware Manual.

## Section 3.5.2 Dedicated Tx Buffers:

- Original content in the hardware manual:

In case that multiple Tx Buffers are configured with the same Message ID, the Tx Buffer with the lowest buffer number is transmitted first.

## - Enhancement:

These Tx buffers shall be requested in ascending order with the lowest buffer number first. Alternatively, all Tx buffers configured with the same Message ID can be requested simultaneously by a single write access to TXBAR.

## Section 3.5.4 Tx Queue:

- Original content in the Hardware Manual:

In case that multiple Queue Buffers are configured with the same Message ID, the Queue Buffer with the lowest buffer number is transmitted first.

- Replacement:

In case that multiple Tx Queue buffers are configured with the same Message ID, the transmission order depends on numbers of the buffers where the messages were stored for transmission. As these buffer numbers depend on the then current states of the PUT index, a prediction of the transmission order is not possible.

- Original content in the Hardware Manual:

An Add Request cyclically increments the Put Index to the next free Tx Buffer.

- Replacement:

The Put Index always points to that free buffer of the Tx Queue with the lowest buffer number.

## - Workaround

In case a defined order of transmission is required the Tx FIFO shall be used for transmission of messages with the same Message ID. Alternatively dedicated Tx buffers with same Message ID shall be requested in ascending order with lowest buffer number first or by a single write access to TXBAR. Alternatively, a single Tx Buffer can be used to transmit those messages one after the other.

## - Fix Status

No silicon fix planned. Use workaround.
Hardware Manual will be updated accordingly.

## 15. Appendix

15.1 Application 1: JTAG tool connection

This is an application example of JTAG tool connection. See the relevant application note AN203911 in detail.


## 16. Major Changes

Spansion Publication Number: S6J311A_DS708-00004

| Page | Section | Change Results |
| :---: | :---: | :---: |
| Revision 0.1 |  |  |
| - | - | Initial release |
| Revision 1.0 |  |  |
| 1,3 | Cover | Added the family product names(S6J3119HAA / S6J3118HAA) |
| 1,3 | Cover | Revised the level of this data sheet as full production |
| 6 | 2. Features 2.2 Peripheral Functions | Added the information about the memory capacity expansion |
| 7 | 2. Features 2.2 Peripheral Functions | Revised the CAN transfer speed to 5Mbps |
| 9 | 3. Product Lineup | Added the specifications as full production |
| 11 | 4. Pin Assignment | Revised the product names of title S6J311AHAA-> S6J311xHAA |
| 12 | 5. Pin Description | Revised the product names of title S6J311AHAA-> S6J311xHAA |
| 12~21 | 5. Pin Description | Revised the product names of Pin No. S6J311AHAA-> S6J311xHAA |
| 30 | 8. Handling Devices | Revised the note of "About power supply pins" |
| 32 | 8. Handling Devices | Revised the note of "About C pin processing"(Delete "and pin 38") |
| 33 | 9. Block Diagram | Revised the block diagram of S6J311xHAA as full production |
| 34 | 10. Memory Map | Revised the memory map of S6J311xHAA (added information of S6J3119HAA / S6J3118HAA) |
| 36 | 10.Memory Map | Revised the product names of title S6J311AHAA-> S6J311xHAA |
| 42,44,52,55 | 12. Electrical Characteristics | Added the product names S6J311AHAA-> S6J311xHAA |
| 42 | 12. Electrical Characteristics <br> 12.1 Absolute Maximum Ratings | Revised "Remarks" of Analog supply voltage to "AVcc=Vcc" |
| 42 | 12. Electrical Characteristics 12.1 Absolute Maximum Ratings | Revised the note of *2 |
| 42 | 12. Electrical Characteristics <br> 12.1 Absolute Maximum Ratings | Revised the symbol of Maximum clamp current |
| 43 | 12. Electrical Characteristics 12.1 Absolute Maximum Ratings | Moved the note of *8 to the bottom of note |
| 44 | 12. Electrical Characteristics <br> 12.2 Recommended Operating Conditions | Delete the information about CS2 |
| 44 | 12. Electrical Characteristics 12.2 Recommended Operating Conditions | Revised C pin connection diagram |
| 44 | 12. Electrical Characteristics <br> 12.2 Recommended Operating Conditions | Added "Remarks" of Smoothing capacitor |
| 45 | 12. Electrical Characteristics 12.3 DC Characteristics | Revised the minimum value of VIH6 $2.0->2.3$ |
| 52 | 12. Electrical Characteristics 12.3 DC Characteristics | Revised the following DC characteristics <br>  |
| 55 | 12. Electrical Characteristics 12.4.2 Internal Clock Timing | Revised the product names in the table S6J311AHAA-> S6J311xHAA |
| 55 | 12. Electrical Characteristics 12.4.2 Internal Clock Timing | Delete the line of FCD0_CLK and tCD0_CLK |
| 57 | 12. Electrical Characteristics 12.4.2 Internal Clock Timing | Revised the note as follow FCDO_CLK->FCPU_CLK |
| 58 | 12. Electrical Characteristics 12.4.2 Internal Clock Timing | Revised the voltage value of Hysteresis input pin (TTL). $2.0 \mathrm{~V}->2.3 \mathrm{~V}$ |
| 60 | 12. Electrical Characteristics 12.4.4 Power-on Conditions | Revised the value of Level detection voltage |
| 60 | 12. Electrical Characteristics 12.4.4 Power-on Conditions | Added the line of Level release voltage |


| Page | Section | Change Results |
| :---: | :---: | :---: |
| 75 | 12. Electrical Characteristics 12.4.5.1 CSIO Timing (SMR:MD[2:0]=010B) | Added the Figure of 5-1-7(1st, 2nd, 3rd) |
| 82 | 12. Electrical Characteristics 12.6 Trigger Input Timing | Deleted the following pin names in the table of "Input pulse width" and figure of "Trigger input timing" "RXO", "RXx" |
| 86 | 12. Electrical Characteristics 12.11.1 Electrical Characteristics | Revised the value of "Analog port input current" in the table, and revised the pin name note *7 to *9 |
| 86 | 12. Electrical Characteristics 12.11.1 Electrical Characteristics | Revised the pin name note of "Variation between channels" *7 -> *10 |
| 89 | 12. Electrical Characteristics 12.11.3 Definition of Terms | Revised the note of "Total error" |
| 91 | 12. Electrical Characteristics 12.12 Definition of Terms | Deleted the note *3 |
| 92 | 13. Ordering Information | Revised the note of "Package" |
| 92 | 14. Part Number Option | Added the part number options as full production |
| Revision *A |  |  |
| 1 | Features Cortex-R5 Core | Revised the following note (Error) <br> ECC support for the TCM ports <br> (Correct) <br> ECC support for the TCM ports for RAM |
| 1 | Features <br> Peripheral Functions | Revised the full production and SHE-OFF series as follows: <br> (Correct) <br> Built-in flash memory size <br> -Program: 1024 K + 64 KB (S6J311AHzB*) / 768 K + 64 KB <br> (S6J3119HzB*) / 512 K + 64 KB (S6J3118HzB*) <br> -Work: 48 KB (S6J311AHzB*) / 48 KB (S6J3119HzB*) / 48 KB (S6J3118HzB*) <br> *z: A/B |
| 1 | Features <br> Peripheral Functions | Revised the full production and SHE-OFF series as follows: <br> (Correct) <br> Built-in RAM size <br> -TCRAM 64 KB (S6J311AHzB*) / 48 KB (S6J3119HzB*) / 32 KB <br> (S6J3118HzB*) <br> -System SRAM 16 KB (S6J311AHzB*) / 16 KB (S6J3119HzB*) / <br> 16 KB (S6J3118HzB*) <br> -Backup RAM 8 KB (S6J311AHzB*) / Backup RAM 8 KB <br> (S6J3119HzB*) / Backup RAM 8 KB (S6J3118HzB*) <br> *Z: A/B |
| 1 | Features <br> Peripheral Functions | Revised the full production and SHE-OFF series as follows: (Correct) <br> General-purpose ports: 116 channels (S6J311AHzB*) / 116 channels (S6J3119HzB*) / 116 channels (S6J3118HzB*) *z: A/B |
| 1 | Features <br> Peripheral Functions | Revised the full production and SHE-OFF series as follows: (Correct) <br> A/D converter (successive approximation type) <br> 12-bit resolution, 2 units mounted: Max 56 channels ( 25 channels + 31 channels) (S6J311AHzB*) / Max 56 channels ( 25 channels +31 channels) (S6J3119HzB*) / Max 56 channels ( 25 channels +31 channels) (S6J3118HzB*) *z: A/B |
| 1 | Features <br> Peripheral Functions | Revised the full production and SHE-OFF series as follows: (Correct) <br> Multi-function serial (transmission and reception FIFOs mounted) :Max 4 channels (S6J311AHzB*) / Max 4 channels (S6J3119HzB*) / Max 4 channels (S6J3118HzB*) *Z: A/B |


| Page | Section | Change Results |
| :---: | :---: | :---: |
| 1 | FEATURES <br> Peripheral Functions | Added the following function lists: $<\left.\right\|^{2} \mathrm{C}>$ <br> - Full-duplex double buffering system, 64-byte transmission FIFO, 64-byte reception FIFO. <br> -Standard mode ( Max. 100kbps ) is supported only. <br> -DMA transfer is supported |
| 2 | FEATURES <br> Peripheral Functions <br> CAN controller: CAN-FD Max 1 channel | Added the following function list: <br> -32 message buffer/channel (transmission message buffer size) |
| 2 | Features <br> Peripheral Functions | Revised the full production and SHE-OFF series as follows: (Correct) <br> -Package: LEU144 (S6J311xHzB*) <br> *z: A/B |
| 2 | Features <br> Peripheral Functions | Added "-Partial wakeup function" |
| 4 | 1. Product Lineup | Revised the full production and SHE-OFF series of "Table 3-1 <br> Memory Size" <br> (Error) <br> S6J311AHAA S6J3119HAA S6J3118HAA <br> (Correct)   <br> S6J311AHzB* S6J3119HzB* A/B  |
|  |  | Added Table 3-2. SHE option as follows: Table 1-2. SHE option |
| 4 | 1. Product Lineup |  S6J311xHAB* S6J311xHBB* <br> Security (SHE) ON OFF <br> ${ }^{*} x:$ A/9/8   |
| 4 | 1. Product Lineup | ```Revised the full production and SHE-OFF series of "Table 1-3: Product Lineup" (Error) S6J311xHAA (Correct) S6J311xHzB* \({ }^{*} x: A / 9 / 8, z: A / B\)``` |
| 5 | 1.Product Lineup | Added "Partial wakeup function" |


| Page | Section | Change Results |
| :---: | :---: | :---: |
| 6 | 2. Pin Assignment | Revised "Figure 2-1 Pin Assignment for S6J311xHzB*" as follows. (Correct) |
| 7 | 3. Pin Description | Revised the tables as follows for full production. (Correct) <br> Table 3-1 S6J311xHzB* Pin Functions $\text { * } \mathrm{x}: \mathrm{A} / 9 / 8, \mathrm{z}: \mathrm{A} / \mathrm{B}$ |
| 7 to 13 | 3. Pin Description | Added the I2C function to Pin 6,7,18,19,25,28,135,136. |


| Page | Section | Change Results |
| :---: | :---: | :---: |
| 11 | 3. Pin Description | Added the Partial wakeup function from Pin 78to Pin 81, and from Pin 85 to Pin88. <br> 78 <br> AN40 ADC analog 40 input pin <br> PWU_ANO Partial wakeup ADC analog 0 input pin <br> 79 <br> AN41 ADC analog 41 input pin <br> PWU_AN1 Partial wakeup ADC analog 1 input pin <br> 80 <br> AN42 ADC analog 42 input pin <br> PWU_AN2 Partial wakeup ADC analog 2 input pin <br> 81 <br> AN43 ADC analog 43 input pin <br> PWU_AN3 Partial wakeup ADC analog 3 input pin <br> 85 <br> AN44 ADC analog 44 input pin <br> PWU_AN4 Partial wakeup ADC analog 4 input pin <br> 86 <br> AN45 ADC analog 45 input pin <br> PWU_AN5 Partial wakeup ADC analog 5 input pin <br> 87 <br> AN46 ADC analog 46 input pin <br> PWU_AN6 Partial wakeup ADC analog 6 input pin <br> 88 <br> AN47 ADC analog 47 input pin <br> PWU_AN7 Partial wakeup ADC analog 7 input pin |
| 12 | 3.Pin Description | Revised the "I/O Circuit Type "and add PWUTRG to Pin 107 (Correct) <br> 107 P321 - R General-purpose output port <br> PWUTRG - Partial wakeup trigger output pin |


| Page | Section | Change Results |
| :---: | :---: | :---: |
| 15 | 4. I/O Circuit Types | Revised Type C of "I/O Circuit Type" as follows: (Correct) |
| 17 | 4. I/O Circuit Types | Added Type R to "11. I/O Circuit Type" R <br> Output of 2 mA |
| 22 | 5.Handling Devices | Revised the following notice. <br> (Error) <br> About the Power-on Time <br> To prevent the internal built-in voltage step-down circuit from malfunctioning, secure a voltage rising time of $50 \mu \mathrm{~s}$ (between 0.2 <br> V and 2.7 V ) or longer at the power-on time. <br> (Correct) <br> About the Power-on Time <br> To prevent a malfunction of the voltage step-down circuit built in the device, the voltage rising must be monotonic during power-on. |
| 22 | 5.Handling Devices | Revised the item as follows: <br> (Error) <br> This device has a built-in voltage step-down circuit. Be sure to connect a capacitor to the C pin (pin 126 in S6J311xHAA specifications) <br> (Correct) <br> This device has a built-in voltage step-down circuit. Be sure to connect a capacitor to the C pin (pin 126 in S6J311xHzB* specifications) ${ }^{*} x: A / 9 / 8, z: A / B$ |
| 23 | 7.Block Diagram | Revised the title as follows: <br> (Error) <br> Figure 7-1 S6J311xHAA Block Diagram (Correct) <br> Figure 7-1 S6J311xHzB* Block Diagram $\text { * } \mathrm{x}: \mathrm{A} / 9 / 8, \mathrm{z}: \mathrm{A} / \mathrm{B}$ |
| 23 | 7.Block Diagram | Added "Partial Wake up" to "Block Diagram" |
| 24 | 8.Memory Map | Revised Figure 8-1 as follows <br> (Correct) <br> Figure 8-1 Memory Map (S6J311AHzB/9HzB/8HzB*) * z: A/B |
| 25 | 8.Memory Map | Added item as follows: <br> "The ECC movement in TCM port is based on ECC setting inside the CPU." |


| Page | Section | Change Results |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 26 | 8.Memory Map | Revised " S6J311xHAA Peripheral Map" as follows (Correct) S6J311xHzB* Peripheral Map${ }^{*} \text { x:A/9/8, z:A/B }$ |  |  |  |  |  |
| 28 | 8.Memory Map | Added "Partial Wake Up" to address of "B484_8400 to B484_87FF". |  |  |  |  |  |
|  |  | B484_8400 | B484_87FF | APPS \#5 | A/D unit1 , Partial Wake Up |  | 297 |
| 28 | 8.Memory Map | Revised the memory map of APPS\#5 as follows. (Correct) |  |  |  |  |  |
|  |  | B484_8C00 | B484_8FFF |  | Reserved | - |  |
|  |  | B484_9000 | B484_93FF | APPS \#5 | Global Timer | 300 |  |
|  |  | B484_9400 | B484_FFFF |  | Reserved | - |  |
| 28 | 8. Memory Map | Added the following comments and restriction under the table of "APPS\#5 area" <br> When MPU attribute of Cortex-R5 is configured as "Normal", store buffer inside Cortex-R5 can operate and write data can be merged. To avoid influence of this data merger, MPU attribute "Device" or "Strongly Ordered" should be used. <br> MPU attribute "Device" or "Strongly Ordered" must be used for areas below, to avoid this influence. <br> - Backup RAM area (BACKUP_RAM) [0E80_0000 ~ 0E87_FFFF] <br> - Peripheral area (Peri area) [B000_0000 ~ B7FF_FFFF] <br> - Error Config area (ERRCFG) [FFFE_E000 ~ FFFE_FFFF] <br> MPU attribute "Device" or "Strongly Ordered" is required for accesses to areas below, in particular situation. <br> - FLASH Memory (when writing commands) <br> SHE OFF product is prohibited to access SHE area (B200_0000 to B20F_FFFF) |  |  |  |  |  |
| 29,30 | 9. Pin Status in CPU Status | Added Pin name about $I^{2} \mathrm{C}$ and PWU to Table 9-1 Pin State Table (1/2) and Table 9-2 Pin State Table (2/2). |  |  |  |  |  |
| 31 | 9. Pin Status in CPU Status | Added the item as follows <br> *5: When the PWU function is enabled, a change to output occurs. <br> *7: When PPC_PCFGRijj:POF[2:0] is set to initial value. |  |  |  |  |  |
| 32,33 | 10. Electrical Characteristics 10.1 Absolute Maximum Ratings | Revised "S6J311xHAA" to "S6J311xHzB"Added "* $x: A / 9 / 8, z: A / B "$ to "* 8 ". |  |  |  |  |  |
| 34 | 10. Electrical Characteristics <br> 10.2 Recommended Operating Conditions | ```Revised "S6J311xHAA" to "S6J311xHzB" Added "* x: A/9/8, z: A/B".``` |  |  |  |  |  |


| Page | Section | Change Results |
| :---: | :---: | :---: |
| 35 | 10. Electrical Characteristics 10.2 Recommended operating conditions | Added the following notes <br> -The following condition should be satisfied in order to facilitate heat dissipation. <br> 1.4 or more layers PCB should be used. <br> 2.The area of PCB should be $114.3 \mathrm{~mm} \times 76.2 \mathrm{~mm}$ or more, and the thickness should be 1.6 mm or more. (JEDEC standard) <br> 3.1 layer of middle layers at least should be used for dedicated layer to radiate heat with residual copper rate $90 \%$ or more. The layer can be used for system ground. <br> $4.35 \sim 50 \%$ of the die stage area which is exposed at back surface of package should be soldered to a part of 1st layer. <br> 5. The part of 1st layer should be connected to the dedicated heat radiation layer with more than 10 thermal via holes. |
| 35 | 10. Electrical Characteristics 10.2 Recommended operating conditions | Added the following notes <br> -Figure10.2-1 is a schematic diagram showing PCB in section. <br> -Figure10.2-2 in the following pages are recommended land patterns for each package series. Thermal via holes should closely be placed and aligned with lands. <br> -If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand. |
| 35,36 | 10. Electrical Characteristics 10.2 Recommended operating conditions | Added the following figures <br> Figure 10.2-1: Example thermal via holes on PCB. <br> Figure 10.2-2: Land Pattern and Thermal Via LEU144 |
| 41 | 10. Electrical Characteristics 10.3 DC Characteristics | Deleted the pin name "P321" in Rup3 of Pull-up register. |
| 43 | 10. Electrical Characteristics 10.3 DC Characteristics | $\begin{aligned} & \text { Revised "S6J311xHAA" to "S6J311xHzB" } \\ & \text { Added"* } \mathrm{x}: \mathrm{A} / 9 / 8, \mathrm{z} \text { : A/B". } \end{aligned}$ |
| 43 | 10. Electrical Characteristics 10.3 DC Characteristics | Added the following symbol and value Iccp |
| 45 | 10. Electrical Characteristics 10.4.2 Internal Clock Timing | $\begin{aligned} & \text { Revised "S6J311xHAA" to "S6J311xHzB" } \\ & \text { Added"* } \mathrm{x}: \mathrm{A} / 9 / 8, \mathrm{z}: \mathrm{A} / \mathrm{B} " \text { ". } \end{aligned}$ |
| 49 | 10. Electrical Characteristics 10.4.4 Power-on Conditions | Deleted the Slope detection undetected specification. <br> Added the Power ramp rate and Maximum ramp rate guaranteed to not generate power-on reset. <br> *1, *2: Changed the sentence. <br> Added *3, *4, Note, Figure at the Power off time, Power ramp rate, Maximum ramp rate guaranteed to not generate power-on reset. |
| 69,70 | 10. Electrical Characteristics <br> 10.4.5.4 I2C timing (SMR:MD[2:0]=100B) | Added"10.4.5.4 $\mathrm{I}^{2} \mathrm{C}$ timing (SMR:MD[2:0]=100B)" as a new item. |
| 75 | 10. Electrical Characteristics 10.9 Low-Voltage Detection (RAM Retention Low-Voltage Detection) | Revised the title in 10.9 "Internal Low-Voltage Detection" to "RAM Retention Low-Voltage Detection". |
| 75 | 10. Electrical Characteristics 10.10 Low-Voltage Detection (1.2 V Power Supply Low-Voltage Detection) | Added the notice *4 |
| 81 | 11. Ordering Information | Added SHE option to the part number |
| 81 | 11. Ordering Information | Revised Package Code "LES144" to "LEU144" |
| 81 | 12. Part Number Option | Added Part Number Option "z" as SHE option |
| Revision * |  |  |
| 77, 79, 80 | 14. Errata | Added about CAN FD controller message order inversion when transmitting from dedicated Tx Buffers configured with same Message ID |


| Revision *J |  |  |
| :--- | :--- | :--- |
| $77,79,80$ | 14. Errata | Added CAN FD incomplete description of Dedicated Tx Buffers and <br> Tx Queue related to transmission from multiple buffers configured <br> with the same Message ID |

NOTE: Please see "Document History" for later revised information.

## Document History

## Document Title: S6J311A, S6J3119 32-Bit TRAVEO ${ }^{\text {TM }}$ T1G Family S6J3110 Series Microcontroller Datasheet

 Document Number: 002-04632| Revision | ECN | Submission Date | Description of Change |
| :---: | :---: | :---: | :---: |
| ** | - | 01/16/2015 | Migrated to Cypress and assigned document number 002-04632. <br> No change to document contents or format. |
| *A | 5272677 | 05/16/2016 | Updated to Cypress format. <br> Adapted to full-production. <br> Added some characteristics. <br> For detail, see "Major Changes". |
| *B | 5311072 | 06/20/2016 | Page 1, <br> Revised the title as follows <br> (error) <br> S6J3110 Series <br> 32-Bit TraveoTM Family <br> Microcontroller Datasheet <br> (correct) <br> S6J311A, S6J3119, S6J3118 <br> 32-Bit Traveo ${ }^{\text {TM }}$ Family <br> S6J3110 Series Microcontroller Datasheet <br> Page 2, Features <br> Added "CAN-FD (V3.2.0)" under "CAN controller: CAN-FD Max 1 channel". <br> In page of $1,2,4$ to 14,22 to $24,26,32,34,43,45,46,49,81$ <br> Revised part number from S6J311xxxB to S6J311xxxC. |
| *C | 5375461 | 07/27/2016 | Page49, <br> 10.4.4 Power-on Conditions <br> Revised Level detection time from 30 to 540, <br> Revised *1 to *4 and Note. <br> Page75, <br> 10.9 Low-Voltage Detection (RAM Retention Low-Voltage Detection) |


| Revision | ECN | Submission <br> Date | Description of Change |
| :---: | :---: | :---: | :---: |
|  |  |  | Added * and Note to Detection voltage. <br> Page75, <br> 10.10 Low-Voltage Detection (1.2 V Power Supply Low-Voltage Detection) <br> Added * and Note to Detection voltage. |
| *D | 5554882 | 12/15/2016 | Page 82, <br> Replaced 13. Package Dimensions <br> Page 83, <br> Added 14. Appendix |
| *E | 5782586 | 06/22/2017 | Updated Cypress logo. <br> Updated Copyright. |
| *F | 5998871 | 12/19/2017 | Sunset update. <br> Updated Figure (spec 002-10858 ** to *A) in Package Diagram. |
| *G | 6231567 | 07/06/2018 | Part Number Option is updated. |
| *H | 6294152 | 08/29/2018 | Page 77 <br> Added 14. Errata |
| * | 7100292 | 03/08/2021 | Updated 14. Errata. <br> For details, see 16. Major Changes. |
| *J | 7388124 | 10/25/2021 | Updated 14. Errata. <br> For details, see 16. Major Changes. |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

Arm ${ }^{\circledR}$ Cortex ${ }^{\circledR}$ Microcontrollers
Automotive
Clocks \& Buffers
Interface
Internet of Things
Memory
cypress.com/arm
cypress.com/automotive
cypress.com/clocks
cypress.com/interface

Microcontrollers
PSoC
Power Management ICs
Touch Sensing
USB Controllers
Wireless Connectivity

## PSoC ${ }^{\circledR}$ Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU
Cypress Developer Community
Community | Code Examples | Projects | Video | Blogs |
Training | Components
Technical Support
cypress.com/support

Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

[^1]
[^0]:    *1: Time for each channel

[^1]:    © Cypress Semiconductor Corporation, 2015-2021. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and
     directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.
    
    
     such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of
     It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers, employees, agents, affiliates, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use
    
     authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.
     the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners. .

