

## Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

## Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

## Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



## PSoC 6 MCU: CY8C61x4, CY8C62x4 Architecture Technical Reference Manual (TRM)

# PSoC 61, PSoC 62 MCU

Document No. 002-30473 Rev. \*I December 5, 2023

Cypress Semiconductor An Infineon Technologies Company 198 Champion Court San Jose, CA 95134-1709 www.cypress.com www.infineon.com



#### Copyrights

© Cypress Semiconductor Corporation, 2020-2023. This document is the property of Cypress Semiconductor Corporation, an Infineon Technologies company, and its affiliates ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK. VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, including its affiliates, and its directors, officers, employees, agents, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress's published data sheet for the product explicitly states Cypress has gualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, Traveo, WICED, and ModusToolbox are trademarks or registered trademarks of Cypress or a subsidiary of Cypress in the United States or in other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

# **Content Overview**



Section A:	Overview	18
1.	Introduction	
2.	Getting Started	24
3.	Document Organization and Conventions	25
Section B:	CPU Subsystem	29
4.	CPU Subsystem (CPUSS)	
5.	SRAM Controller	
6.	Protection Units	
7.	Inter-Processor Communication	
8.	Fault Monitoring	
9.	Interrupts	73
10.	DMA Controller (DW)	
11.	DMAC Controller (DMAC)	
12.	Cryptographic Function Block (Crypto)	110
13.	Program and Debug Interface	153
14.	Nonvolatile Memory	
15.	Boot Code	
16.	eFuse Memory	
17.	Device Security	
Section C:	System Resources Subsystem (SRSS)	213
18.	I/O System	
19.	Reset System	
20.	Clocking System	
21.	Backup System	
22.	Watchdog Timer	
23.	Power Supply and Monitoring	
24.	Device Power Modes	
25.	Trigger Multiplexer Block	
Section D:	Digital Subsystem	296
26.	Serial Communications Block (SCB)	
27.	Serial Memory Interface (SMIF)	
28.	CAN FD Controller	
29.	Timer, Counter, PWM	



30.	Universal Serial Bus (USB) Host	
31.	Universal Serial Bus (USB) Device Mode	
32.	LCD Direct Drive	
Section E:	Analog Subsystem	535
33.	CapSense	
34.	Analog Reference Block	
35.	Temperature Sensor	
36.	SAR ADC	
37.	Low-Power Comparator	
38.	Continuous Time DAC	
39.	Continuous Time Block mini (CTBm)	
40.	Analog Routing	

# Contents



Section	A: Ov	erview	18
1.	Introduction		19
	1.1	Features	
	1.2	PSoC 61 and PSoC 62 MCU Series Differences	
	1.3	Architecture	
2.	Getti	ng Started	24
	2.1	PSoC 6 MCU Resources	24
3.	<ol><li>Document Organization and Conventions</li></ol>		25
	3.1	Major Sections	
	3.2	Documentation Conventions	
		3.2.1 Register Conventions	
		3.2.2 Numeric Naming	
		3.2.3 Units of Measure	
		3.2.4 Acronyms and Initializations	26
Section	B: CP	U Subsystem	29
4.	CPU	Subsystem (CPUSS)	31
	4.1	Features	
	4.2	Architecture	
		4.2.1 Address and Memory Maps	
	4.3	Registers	
	4.4	Operating Modes and Privilege Levels	
	4.5	Instruction Set	
5.	SRAN	/ Controller	38
	5.1	Features	
	5.2	Architecture	
	5.3	Wait States	
6.	Protection Units		40
	6.1	Architecture	40
	6.2	PSoC 6 Protection Architecture	41
	6.3	Register Architecture	43
		6.3.1 Protection Structure and Attributes	
	6.4	Bus Master Protection Attributes	
	6.5	Protection Context	
	6.6	Protection Contexts 0, 1, 2, 3	
	6.7	Protection Structure	
		6.7.1 Protection Violation	
		6.7.2 MPU	
		6.7.3 SMPU	48



		6.7.4 PPU	49
		6.7.5 Protection of Protection Structures	55
		6.7.6 Protection Structure Types	56
7.	Inter-	Processor Communication	58
	7.1	Features	59
	7.2	Architecture	59
		7.2.1 IPC Channel	59
		7.2.2 IPC Interrupt	60
		7.2.3 IPC Channels and Interrupts	
	7.3	Implementing Locks	
	7.4	Nessage Passing	
	7.5	Typical Usage Models	
		7.5.1 Full Duplex Communication	
		7.5.2 Half Duplex with Independent Event Handling	
		7.5.3 Half Duplex with Shared Event Handling	
8.	Fault	Monitoring	66
0.			
	8.1	Features	
	8.2	Architecture	
		8.2.1 Fault Report	
		8.2.2 Signaling Interface	
		8.2.3 Monitoring	
		8.2.4 Low-power Mode Operation	
		8.2.5 Using a Fault Structure	
		8.2.6 CPU Exceptions Versus Fault Monitoring	
	8.3	Fault Sources	
	8.4	Register List	
9.		Register List rupts	72 <b>73</b>
9.	8.4 <b>Interr</b> 9.1	Register List r <b>upts</b> Features	
9.	8.4 <b>Interr</b> 9.1 9.2	Register List r <b>upts</b> Features Architecture	
9.	8.4 <b>Interr</b> 9.1	Register List rupts Features Architecture Interrupts and Exceptions - Operation	
9.	8.4 <b>Interr</b> 9.1 9.2	Register List rupts Features Architecture Interrupts and Exceptions - Operation 9.3.1 Interrupt/Exception Handling	
9.	8.4 <b>Interr</b> 9.1 9.2	Register List	
9.	8.4 <b>Interr</b> 9.1 9.2	Register List	
9.	8.4 <b>Interr</b> 9.1 9.2	Register List	
9.	8.4 Interr 9.1 9.2 9.3	Register List	
9.	8.4 Interr 9.1 9.2 9.3	Register List         rupts         Features         Architecture         Interrupts and Exceptions - Operation         9.3.1       Interrupt/Exception Handling         9.3.2       Level and Pulse Interrupts         9.3.3       Exception Vector Table         Exception Sources       9.4.1         9.4.2       Non-Maskable Interrupt Exception	
9.	8.4 Interr 9.1 9.2 9.3	Register List         rupts         Features         Architecture         Interrupts and Exceptions - Operation         9.3.1       Interrupt/Exception Handling         9.3.2       Level and Pulse Interrupts         9.3.3       Exception Vector Table         Exception Sources       9.4.1         9.4.2       Non-Maskable Interrupt Exception         9.4.3       HardFault Exception	
9.	8.4 Interr 9.1 9.2 9.3	Register List         rupts         Features         Architecture         Interrupts and Exceptions - Operation         9.3.1       Interrupt/Exception Handling         9.3.2       Level and Pulse Interrupts         9.3.3       Exception Vector Table         Exception Sources       9.4.1         9.4.2       Non-Maskable Interrupt Exception         9.4.3       HardFault Exception         9.4.4       Memory Management Fault Exception	
9.	8.4 Interr 9.1 9.2 9.3	Register List         rupts         Features         Architecture         Interrupts and Exceptions - Operation         9.3.1       Interrupt/Exception Handling         9.3.2       Level and Pulse Interrupts         9.3.3       Exception Vector Table         Exception Sources       9.4.1         9.4.2       Non-Maskable Interrupt Exception         9.4.3       HardFault Exception         9.4.4       Memory Management Fault Exception         9.4.5       Bus Fault Exception	
9.	8.4 Interr 9.1 9.2 9.3	Register List	
9.	8.4 Interr 9.1 9.2 9.3	Register List         rupts         Features         Architecture         Interrupts and Exceptions - Operation         9.3.1       Interrupt/Exception Handling         9.3.2       Level and Pulse Interrupts         9.3.3       Exception Vector Table         Exception Sources       9.4.1         9.4.2       Non-Maskable Interrupt Exception         9.4.3       HardFault Exception         9.4.4       Memory Management Fault Exception         9.4.5       Bus Fault Exception         9.4.6       Usage Fault Exception         9.4.7       Supervisor Call (SVCall) Exception	
9.	8.4 Interr 9.1 9.2 9.3	Register List         rupts         Features         Architecture         Interrupts and Exceptions - Operation         9.3.1       Interrupt/Exception Handling         9.3.2       Level and Pulse Interrupts         9.3.3       Exception Vector Table         Exception Sources       9.4.1         9.4.2       Non-Maskable Interrupt Exception         9.4.3       HardFault Exception         9.4.4       Memory Management Fault Exception         9.4.5       Bus Fault Exception         9.4.6       Usage Fault Exception         9.4.7       Supervisor Call (SVCall) Exception         9.4.8       PendSupervisory (PendSV) Exception	
9.	8.4 Interr 9.1 9.2 9.3	Register List         rupts         Features         Architecture         Interrupts and Exceptions - Operation         9.3.1       Interrupt/Exception Handling         9.3.2       Level and Pulse Interrupts         9.3.3       Exception Vector Table         Exception Sources	72 73 73 74 75 75 75 76 76 76 76 76 77 77 77 77 77 77 77 77
9.	8.4 Intern 9.1 9.2 9.3 9.4	Register List	72 73 73 74 75 75 75 75 76 76 76 76 76 77 77 77 77 77 77 77 77
9.	8.4 Intern 9.1 9.2 9.3 9.4	Register List         rupts         Features         Architecture         Interrupts and Exceptions - Operation         9.3.1       Interrupt/Exception Handling         9.3.2       Level and Pulse Interrupts         9.3.3       Exception Vector Table         Exception Sources	72 73 73 74 75 75 75 75 76 76 76 76 76 77 77 77 77 77 77 77 77
9.	8.4 Intern 9.1 9.2 9.3 9.4	Register List	
9.	8.4 <b>Intern</b> 9.1 9.2 9.3 9.4 9.4	Register List	
9.	8.4 <b>Intern</b> 9.1 9.2 9.3 9.4 9.4 9.5 9.6 9.7	Register List	
9.	8.4 <b>Intern</b> 9.1 9.2 9.3 9.4 9.4 9.5 9.6 9.7	Register List         rupts         Features         Architecture         Interrupts and Exceptions - Operation         9.3.1         Interrupt/Exception Handling         9.3.2       Level and Pulse Interrupts         9.3.3       Exception Vector Table         Exception Sources         9.4.1       Reset Exception         9.4.2       Non-Maskable Interrupt Exception         9.4.3       HardFault Exception         9.4.4       Memory Management Fault Exception         9.4.5       Bus Fault Exception         9.4.6       Usage Fault Exception         9.4.7       Supervisor Call (SVCall) Exception         9.4.8       PendSupervisory (PendSV) Exception         9.4.9       System Tick (SysTick) Exception         9.4.9       System Tick (SysTick) Exception         Interrupt/Exception Priority       Enabling and Disabling Interrupts         Interrupt/Exception States       Interrupt/Exception States	72 73 73 74 75 75 75 76 76 76 76 77 77 77 77 77 77



	9.11 9.12		/Exception – Initialization/ Configuration List	
10.	DMA	Controll	er (DW)	90
	10.1	Features	3	
			ture	
			S	
		10.3.1	Channel Interrupts	
	10 4		ors	
		10.4.1	Address Configuration	
		10.4.2	Transfer Size	
		10.4.3	Descriptor Chaining	
	10 5		ntroller	
	10.0	10.5.1	Trigger Selection	
		10.5.2	Pending Triggers	
		10.5.2	Output Triggers	
		10.5.3	Status registers	
		10.5.4	•	
			DMA Performance	
11.			oller (DMAC)	101
	11.1		5	-
			ture	
	11.3		S	
		11.3.1	Channel Interrupts	
	11.4	•	ors	
		11.4.1	Address Configuration	
		11.4.2	Transfer Size	
		11.4.3	Descriptor Chaining	
	11.5		Controller	
		11.5.1	Trigger Selection	
		11.5.2	Channel Logic	
		11.5.3	Output Triggers	
12.	Crypt	ographi	c Function Block (Crypto)	110
	12.1		5	
	12.2	Architect	ture	
	12.3	Instructio	on Controller	
		12.3.1	Instructions	
		12.3.2	Instruction Operands	
		12.3.3	Load and Store FIFO Instructions	
		12.3.4	Register Buffer Instructions	
	12.4	Hash Alg	gorithms	
		12.4.1	SHA1 and SHA2	
		12.4.2	SHA3	
	12.5		TDES	
	12.0			
			Init	
	12.10			
		12.10.1	VU Register File	
		12.10.2	Stack	
		12.10.3	Memory Operands	



		12.10.4	Datapath	
		12.10.5	Status Register	
		12.10.6	Instructions	
		12.10.7	Instruction Set	
13.	Progr	am and	Debug Interface	153
	13.1	Features	S	
	13.2	Architect	ture	
		13.2.1	Debug Access Port (DAP)	
		13.2.2	ROM Tables	
		13.2.3	Trace	
		13.2.4	Embedded Cross Triggering	
	13.3	Serial W	/ire Debug (SWD) Interface	
		13.3.1	SWD Timing Details	
		13.3.2	ACK Details	
		13.3.3	Turnaround (Trn) Period Details	
	13.4	JTAG In	terface	
	13.5	Program	nming the PSoC 6 MCU	
		13.5.1	SWD Port Acquisition	
		13.5.2	SWD Programming Mode Entry	
		13.5.3	SWD Programming Routine Executions	
	13.6	Register	۶ ۶	
11	Nonv	olatile N	lemory	163
14.			-	
	14.1		emory	
		14.1.1 14.1.2	Features Configuration	
		14.1.2	Flash Geometry	
		14.1.3	Flash Controller	
		14.1.4	Read While Write (RWW) Support	
	11 2	-	emory Programming	
	14.2	14.2.1	Features	
		14.2.1	Architecture	
	1/2		Call Implementation	
	14.5	14.3.1	System Call via CM0+ or CM4	
		14.3.1	System Call via DAP	
		14.3.2	Exiting from a System Call	
		14.3.3	SRAM Usage	
	14.4		API Library	
			Calls	
	14.5	14.5.1	Cypress ID	
		14.5.2	Blow eFuse Bit	
		14.5.3	Read eFuse Byte	
		14.5.4	Write Row	
		14.5.5	Program Row	
		14.5.6	Erase All	
		14.5.7	Checksum	
		14.5.8	FmTransitionToLpUlp	
		14.5.9	Compute Hash	
		14.5.10	ConfigureRegionBulk	
		14.5.11	DirectExecute	
		14.5.12	Erase Sector	
		14.5.13	Soft Reset	



		14.5.14	Erase Row	
		14.5.15	Erase Subsector	
		14.5.16	GenerateHash	
		14.5.17	ReadUniqueID	
		14.5.18	CheckFactoryHash	
		14.5.19	TransitionToRMA	
		14.5.20	ReadFuseByteMargin	
		14.5.21	TransitionToSecure	
	14.6	System C	Call Status	
15.	Boot			192
	-			
	15.2		ot	
		15.2.1	Data Integrity Checks	
		15.2.2	Life-cycle Stages and Protection States	
		15.2.3	Secure Boot in ROM Boot	
		15.2.4	Protection Setting	
		15.2.5	SWD/JTAG Repurposing	
		15.2.6	Waking up from Hibernate	
		15.2.7	Disable Watchdog Timer	
		15.2.8	ROM Boot Flow Chart	
	15.3		ot	
		15.3.1	Overview	
		15.3.2	Features of Flash Boot	
		15.3.3	Using Flash Boot	
		15.3.4	Flash Boot Layout	
		15.3.5	Flash Boot Flow Chart	
16.		Memory	-	209
16.	16.1	Features	-	
16.	16.1	Features	-	
	16.1 16.2 <b>Devic</b>	Features Architecti	ureity	
	16.1 16.2 <b>Devic</b> 17.1	Features Architecti e Securi Features	ure	
	16.1 16.2 <b>Devic</b> 17.1	Features Architectu e Securi Features Architectu	ure	
	16.1 16.2 <b>Devic</b> 17.1	Features Architectu e Securi Features Architectu 17.2.1	ure i <b>ty</b> ure Life Cycle Stages and Protection States	
	16.1 16.2 <b>Devic</b> 17.1	Features Architecture Features Architecture 17.2.1 17.2.2	ure i <b>ty</b> ure Life Cycle Stages and Protection States Flash Security	209 209 <b>211</b> 
	16.1 16.2 <b>Devic</b> 17.1	Features Architectu e Securi Features Architectu 17.2.1	ure i <b>ty</b> ure Life Cycle Stages and Protection States	209 209 <b>211</b> 
17. Section	16.1 16.2 <b>Devic</b> 17.1 17.2 <b>C: Sys</b>	Features Architectu Features Architectu 17.2.1 17.2.2 17.2.3 Stem Res	ure i <b>ty</b> ure Life Cycle Stages and Protection States Flash Security	209 209 <b>211</b> 
17. Section	16.1 16.2 <b>Devic</b> 17.1 17.2	Features Architectu Features Architectu 17.2.1 17.2.2 17.2.3 Stem Res	ure i <b>ty</b> ure Life Cycle Stages and Protection States Flash Security Hardware-Based Encryption	.209 .209 <b>211</b> .211 .211 .211 .211 .212 .212 .212
17. Section	16.1 16.2 <b>Devic</b> 17.1 17.2 <b>C: Sys</b>	Features Architectu Features Architectu 17.2.1 17.2.2 17.2.3 Stem Res /stem	ure ure Life Cycle Stages and Protection States Flash Security Hardware-Based Encryption ources Subsystem (SRSS)	209 209 211 211 211 211 211 212 212 213 213 214
17. Section	16.1 16.2 <b>Devic</b> 17.1 17.2 <b>C: Sys</b> <b>I/O Sy</b> 18.1	Features Architectu Features Architectu 17.2.1 17.2.2 17.2.3 Stem Res /stem Features	ure ity ure Life Cycle Stages and Protection States Flash Security Hardware-Based Encryption ources Subsystem (SRSS)	209 209 211 211 211 211 211 212 212 213 213 214 214
17. Section	16.1 16.2 <b>Devic</b> 17.1 17.2 <b>C: Sys</b> <b>I/O Sy</b> 18.1	Features Architectu Features Architectu 17.2.1 17.2.2 17.2.3 Stem Res /stem Features Architectu	ure ity ure Life Cycle Stages and Protection States Flash Security Hardware-Based Encryption bources Subsystem (SRSS) ure	209 209 211 211 211 211 212 212 213 213 214 214 214
17. Section	16.1 16.2 <b>Devic</b> 17.1 17.2 <b>C: Sys</b> <b>I/O Sy</b> 18.1	Features Architectu Features Architectu 17.2.1 17.2.2 17.2.3 Stem Res /stem Features Architectu 18.2.1	ure Life Cycle Stages and Protection States Flash Security Hardware-Based Encryption <b>Fources Subsystem (SRSS)</b> ure	209 209 211 211 211 211 212 212 212 213 214 214 214 215 216
17. Section	16.1 16.2 <b>Devic</b> 17.1 17.2 <b>C: Sys</b> <b>I/O Sy</b> 18.1	Features. Architectu Features. Architectu 17.2.1 17.2.2 17.2.3 Stem Res /stem Features. Architectu 18.2.1 18.2.2	ure Life Cycle Stages and Protection States Flash Security Hardware-Based Encryption <b>Fources Subsystem (SRSS)</b> ure I/O Cell Architecture Digital Input Buffer	209 209 211 211 211 211 212 212 213 213 214 214 214 215 216 217
17. Section	16.1 16.2 <b>Devic</b> 17.1 17.2 <b>C: Sys</b> <b>I/O Sy</b> 18.1	Features. Architectu Features. Architectu 17.2.1 17.2.2 17.2.3 Stem Res /stem Features. Architectu 18.2.1 18.2.2 18.2.3	ure Life Cycle Stages and Protection States Flash Security Hardware-Based Encryption <b>:ources Subsystem (SRSS)</b> ure I/O Cell Architecture Digital Input Buffer Digital Output Driver	209 209 211 211 211 211 212 212 213 213 214 214 214 215 216 217 217
17. Section	16.1 16.2 <b>Devic</b> 17.1 17.2 <b>C: Sys</b> <b>I/O Sy</b> 18.1 18.2	Features Architectu Features Architectu 17.2.1 17.2.2 17.2.3 Stem Res /stem Features Architectu 18.2.1 18.2.2 18.2.3 High-Spe	ure Life Cycle Stages and Protection States Flash Security Hardware-Based Encryption <b>Fources Subsystem (SRSS)</b> ure I/O Cell Architecture Digital Input Buffer	209 209 211 211 211 211 212 212 213 213 214 214 214 214 214 214 215 216 217 217 217 220
17. Section	16.1 16.2 <b>Devic</b> 17.1 17.2 <b>C: Sys</b> <b>I/O Sy</b> 18.1 18.2 18.3 18.4	Features Architectu Features Architectu 17.2.1 17.2.2 17.2.3 Stem Res /stem Features Architectu 18.2.1 18.2.2 18.2.3 High-Spe I/O State	ure Life Cycle Stages and Protection States Flash Security Hardware-Based Encryption <b>Fources Subsystem (SRSS)</b> ure I/O Cell Architecture Digital Input Buffer Digital Output Driver eed I/O Matrix	209 209 211 211 211 211 212 212 213 213 214 214 214 214 214 215 216 217 217 217 220 222
17. Section	16.1 16.2 <b>Devic</b> 17.1 17.2 <b>C: Sys</b> <b>I/O Sy</b> 18.1 18.2 18.3 18.4 18.5	Features Architectu Features Architectu 17.2.1 17.2.2 17.2.3 Stem Res /stem Features Architectu 18.2.1 18.2.2 18.2.3 High-Spe I/O State Behavior	ure Life Cycle Stages and Protection States Flash Security Hardware-Based Encryption <b>Fources Subsystem (SRSS)</b> ure I/O Cell Architecture Digital Input Buffer Digital Output Driver eved I/O Matrix on Power Up in Low-Power Modes	209 209 211 211 211 211 212 212 213 213 214 214 214 214 214 215 216 217 217 217 217 220 222
17. Section	16.1 16.2 <b>Devic</b> 17.1 17.2 <b>C: Sys</b> <b>I/O Sy</b> 18.1 18.2 18.3 18.4 18.5 18.6	Features Architectu Features Architectu 17.2.1 17.2.2 17.2.3 Stem Res /stem Features Architectu 18.2.1 18.2.2 18.2.3 High-Spe I/O State Behavior Interrupt	ure Life Cycle Stages and Protection States Flash Security Hardware-Based Encryption <b>Fources Subsystem (SRSS)</b> ure I/O Cell Architecture Digital Input Buffer Digital Output Driver eed I/O Matrix on Power Up in Low-Power Modes	209 209 211 211 211 211 212 212 213 213 214 214 214 214 215 216 217 217 217 217 220 222 222
17. Section	16.1 16.2 <b>Devic</b> 17.1 17.2 <b>C: Sys</b> <b>I/O Sy</b> 18.1 18.2 18.3 18.4 18.5 18.6	Features Architectu Features Architectu 17.2.1 17.2.2 17.2.3 Stem Res /stem Features Architectu 18.2.1 18.2.2 18.2.3 High-Spe I/O State Behavior Interrupt	ure Life Cycle Stages and Protection States Flash Security Hardware-Based Encryption fources Subsystem (SRSS) ure I/O Cell Architecture Digital Input Buffer Digital Output Driver eed I/O Matrix on Power Up in Low-Power Modes	209 209 211 211 211 211 212 212 213 213 214 214 214 214 215 216 217 217 217 217 217 220 222 222 222
17. Section	16.1 16.2 <b>Devic</b> 17.1 17.2 <b>C: Sys</b> <b>I/O Sy</b> 18.1 18.2 18.3 18.4 18.5 18.6	Features Architectu Features Architectu 17.2.1 17.2.2 17.2.3 Stem Res /stem Features Architectu 18.2.1 18.2.2 18.2.3 High-Spe I/O State Behavior Interrupt Periphera	ure Life Cycle Stages and Protection States Flash Security Hardware-Based Encryption <b>Fources Subsystem (SRSS)</b> ure I/O Cell Architecture Digital Input Buffer Digital Output Driver eed I/O Matrix on Power Up in Low-Power Modes	209 209 211 211 211 211 212 212 213 213 214 214 214 215 216 216 217 217 217 217 220 222 222 222 222



		18.7.3 LCD Drive	224
		18.7.4 CapSense	224
	18.8	Smart I/O	224
		18.8.1 Overview	224
		18.8.2 Block Components	225
		18.8.3 Routing	232
		18.8.4 Operation	234
	18.9	Registers	235
19.	Reset	t System	236
	19.1	Features	236
	19.2	Architecture	236
		19.2.1 Power-on Reset	237
		19.2.2 Brownout Reset	237
		19.2.3 Watchdog Timer Reset	237
		19.2.4 Software Initiated Reset	238
		19.2.5 External Reset	238
		19.2.6 Logic Protection Fault Reset	238
		19.2.7 Clock-Supervision Logic Reset	238
		19.2.8 Hibernate Wakeup Reset	238
	19.3	Identifying Reset Sources	238
	19.4	Register List	239
20.	Clock	ting System	240
	20.1	Features	240
	20.2	Architecture	241
	20.3	Clock Sources	242
		20.3.1 Internal Main Oscillator (IMO)	242
		20.3.2 External Crystal Oscillator (ECO)	242
		20.3.3 External Clock (EXTCLK)	242
		20.3.4 Internal Low-speed Oscillator (ILO)	242
		20.3.5 Watch Crystal Oscillator (WCO)	243
	20.4	Clock Generation	243
		20.4.1 Phase-Locked Loop (PLL)	243
		20.4.2 Frequency Lock Loop (FLL)	244
	20.5	Clock Trees	249
		20.5.1 Path Clocks	
		20.5.2 High-Frequency Root Clocks	249
		20.5.3 Medium-Frequency Clock	250
		20.5.4 Low-Frequency Clock	250
		20.5.5 Timer Clock	250
		20.5.6 Group Clocks (clk_sys)	250
		20.5.7 Backup Clock (clk_bak)	250
	20.6	CLK_HF[0] Distribution	
		20.6.1 CLK_FAST	
		20.6.2 CLK_PERI	
		20.6.3 CLK_SLOW	
	20.7	Peripheral Clock Dividers	
		20.7.1 Fractional Clock Dividers	
		20.7.2 Peripheral Clock Divider Configuration	
	20.8	Clock Calibration Counters	254



21.	Backı	up System	255
	21.1	Features	255
	21.2	Architecture	256
	21.3	Power Supply	256
	21.4	0	
		21.4.1 WCO with External Clock/Sine Wave Input	
		21.4.2 Calibration	
	21.5	Reset	
	21.6	Real-Time Clock	
		<ul><li>21.6.1 Reading RTC User Registers</li><li>21.6.2 Writing to RTC User Registers</li></ul>	
	21.7	21.6.2 Writing to RTC User Registers Alarm Feature	
	21.7	PMIC Control	
	21.0	Backup Registers	
	-	) Register List	
00		с С	
22.		hdog Timer	262
	22.1	Features	
	22.2	Architecture	
	22.3	Free-running WDT	
		22.3.1 Overview	
		<ul><li>22.3.2 Watchdog Reset</li><li>22.3.3 Watchdog Interrupt</li></ul>	
	22 A	Multi-Counter WDTs	
	22.4	22.4.1 Overview	
		22.4.2 Enabling and Disabling WDT	
		22.4.3 Watchdog Cascade Options	
		22.4.4 MCDWT Reset	
		22.4.5 MCWDT Interrupt	271
	22.5	Reset Cause Detection	272
	22.6	Register List	272
23.	Powe	r Supply and Monitoring	273
	23.1	Features	273
	23.2	Architecture	
	23.3	Power Supply	
		23.3.1 Regulators Summary	
		23.3.2 Power Pins and Rails	
		23.3.3 Power Sequencing Requirements	
		23.3.4 Backup Domain	
		23.3.5 Power Supply Sources	277
	23.4	Voltage Monitoring	
		23.4.1 Power-On-Reset (POR)	
		23.4.2 Brownout-Detect (BOD)	
		23.4.3 Low-Voltage-Detect (LVD)	
	00 E	23.4.4 Over-Voltage Protection (OVP)	
	23.5	5	
24.	Devic	ce Power Modes	280
	24.1	Features	280
		Architecture	
		24.2.1 CPU Power Modes	282
		24.2.2 System Power Modes	282



		24.2.3	System Deep Sleep Mode	282
		24.2.4	System Hibernate Mode	
		24.2.5	Other Operation Modes	
	24.3		ode Transitions	
	-	24.3.1	Power-up Transitions	
		24.3.2	Power Mode Transitions	
		24.3.3	Wakeup Transitions	
	24.4	Summary		
	24.5	Register I	_ist	
25.	Trigge	er Multip	lexer Block	290
		-		290
			ıre	
	20.2	25.2.1	Trigger Multiplexer Group	
		25.2.2	One-to-one Trigger	
		25.2.3	Trigger Multiplexer Block	
		25.2.4	Software Triggers	
	25.3	Register I	_ist	
Section	D: Diq	ital Subs	vstem	296
	-		nications Block (SCB)	298
20.	26.1			
			Ire	
	20.2	26.2.1	Buffer Modes	
		26.2.2	Clocking Modes	
	26.3		ripheral Interface (SPI)	
		26.3.1	Features	
		26.3.2	General Description	
		26.3.3	SPI Modes of Operation	
		26.3.4	SPI Buffer Modes	
		26.3.5	Clocking and Oversampling	
		26.3.6	Enabling and Initializing SPI	
		26.3.7	I/O Pad Connection	
	06.4	26.3.8	SPI Registers	
	20.4	UART 26.4.1	Features	
		26.4.1	General Description	
		26.4.3	UART Modes of Operation	
		26.4.4	Clocking and Oversampling	
		26.4.5	Enabling and Initializing the UART	
		26.4.6	I/O Pad Connection	
		26.4.7	UART Registers	
	26.5	Inter Integ	grated Circuit (I2C)	
		26.5.1	Features	
		26.5.2	General Description	
		26.5.3	External Electrical Connections	
		26.5.4	Terms and Definitions	
		26.5.5	I2C Modes of Operation	
		26.5.6	I2C Buffer Modes	
		26.5.7	Clocking and Oversampling	
		26.5.8 26.5.9	Enabling and Initializing the I2C	
		26.5.9	I/O Pad Connections I2C Registers	
		20.0.10	1201109131513	



	26.6	SCB Inter	rrupts	
		26.6.1	SPI Interrupts	
		26.6.2	UART Interrupts	
		26.6.3	I2C Interrupts	
27.	Serial	Memory	y Interface (SMIF)	355
	27.1	Features.		
			ure	
		27.2.1	Tx and Rx FIFOs	
		27.2.2	Command Mode	
		27.2.3	XIP Mode	
		27.2.4	Cache	
		27.2.5	Arbitration	
		27.2.6	Deselect Delay	
		27.2.7	Cryptography	
	27.3		Device Signal Interface	
		27.3.1	Specifying Memory Devices	
		27.3.2	Connecting SPI Memory Devices	
		27.3.3	SPI Data Transfer	
		27.3.4	Example of Setting up SMIF	
	27.4			
	27.5	00	5	
	27.6	•	peration	
	27.7		nce	
28		D Contr		372
_•·	28.1		· /	
	20.1	28.1.1	Features	
		20.1.1	realures	
		2812	Features Not Supported	
	<u> </u>	28.1.2 Configura	Features Not Supported	
	28.2	Configura	ation	373 373
	28.2	Configura 28.2.1	ation Block Diagram	373 373 373
	28.2	Configura 28.2.1 28.2.2	ation Block Diagram Dual Clock Sources	
		Configura 28.2.1 28.2.2 28.2.3	ation Block Diagram Dual Clock Sources Interrupt Lines	
		Configura 28.2.1 28.2.2 28.2.3 Functiona	ation Block Diagram Dual Clock Sources Interrupt Lines al Description	
		Configura 28.2.1 28.2.2 28.2.3 Functiona 28.3.1	ation Block Diagram Dual Clock Sources Interrupt Lines al Description Operation Modes	
		Configura 28.2.1 28.2.2 28.2.3 Functiona 28.3.1 28.3.2	ation Block Diagram Dual Clock Sources Interrupt Lines al Description Operation Modes Timestamp Generation	
		Configura 28.2.1 28.2.2 28.2.3 Functiona 28.3.1 28.3.2 28.3.3	ation Block Diagram Dual Clock Sources Interrupt Lines al Description Operation Modes Timestamp Generation Timeout Counter	
		Configura 28.2.1 28.2.2 28.2.3 Functiona 28.3.1 28.3.2 28.3.3 28.3.4	ation Block Diagram Dual Clock Sources Interrupt Lines al Description Operation Modes Timestamp Generation Timeout Counter RX Handling	
		Configura 28.2.1 28.2.2 28.2.3 Functiona 28.3.1 28.3.2 28.3.3 28.3.4 28.3.5	ationBlock Diagram Dual Clock Sources Interrupt Lines al Description Operation Modes Timestamp Generation Timeout Counter RX Handling TX Handling	
		Configura 28.2.1 28.2.2 28.2.3 Functiona 28.3.1 28.3.2 28.3.3 28.3.4 28.3.5 28.3.6	ationBlock Diagram Dual Clock Sources Interrupt Lines al Description Operation Modes Timestamp Generation Timeout Counter RX Handling TX Handling FIFO Acknowledge Handling	373 373 373 373 373 373 374 374 374 374
	28.3	Configura 28.2.1 28.2.2 28.2.3 Functiona 28.3.1 28.3.2 28.3.3 28.3.4 28.3.5 28.3.6 28.3.7	ationBlock Diagram Dual Clock Sources Interrupt Lines al Description Operation Modes Timestamp Generation Timeout Counter RX Handling TX Handling FIFO Acknowledge Handling Configuring the CAN Bit Timing	373 373 373 373 373 373 374 374 374 374
		Configura 28.2.1 28.2.2 28.2.3 Functiona 28.3.1 28.3.2 28.3.3 28.3.4 28.3.5 28.3.6 28.3.7 Message	ationBlock Diagram Dual Clock Sources Interrupt Lines al Description Operation Modes Timestamp Generation Timeout Counter RX Handling TX Handling FIFO Acknowledge Handling Configuring the CAN Bit Timing RAM	373 373 373 373 373 373 374 374 374 374
	28.3	Configura 28.2.1 28.2.2 28.2.3 Functiona 28.3.1 28.3.2 28.3.3 28.3.4 28.3.5 28.3.6 28.3.7 Message 28.4.1	ation	373 373 373 373 373 373 374 374 374 374
	28.3	Configura 28.2.1 28.2.2 28.2.3 Functiona 28.3.1 28.3.2 28.3.3 28.3.4 28.3.5 28.3.6 28.3.7 Message 28.4.1 28.4.2	ation Block Diagram Dual Clock Sources Interrupt Lines al Description Operation Modes Timestamp Generation Timeout Counter RX Handling. TX Handling FIFO Acknowledge Handling Configuring the CAN Bit Timing RAM Message RAM Configuration RX Buffer and FIFO Element	373 373 373 373 373 373 374 374 374 374
	28.3	Configura 28.2.1 28.2.2 28.2.3 Functiona 28.3.1 28.3.2 28.3.3 28.3.4 28.3.5 28.3.6 28.3.7 Message 28.4.1 28.4.2 28.4.3	ation Block Diagram Dual Clock Sources Interrupt Lines al Description Operation Modes Timestamp Generation Timeout Counter RX Handling. TX Handling FIFO Acknowledge Handling Configuring the CAN Bit Timing RAM Message RAM Configuration RX Buffer and FIFO Element TX Buffer Element.	373 373 373 373 373 373 374 374 374 374
	28.3	Configura 28.2.1 28.2.2 28.2.3 Functiona 28.3.1 28.3.2 28.3.3 28.3.4 28.3.5 28.3.6 28.3.7 Message 28.4.1 28.4.2 28.4.3 28.4.4	ation Block Diagram. Dual Clock Sources Interrupt Lines al Description Operation Modes Timestamp Generation Timeout Counter RX Handling. TX Handling. FIFO Acknowledge Handling Configuring the CAN Bit Timing RAM Message RAM Configuration RX Buffer and FIFO Element TX Buffer Element. TX Event FIFO Element.	373 373 373 373 373 373 374 374 374 374
	28.3	Configura 28.2.1 28.2.2 28.2.3 Functiona 28.3.1 28.3.2 28.3.3 28.3.4 28.3.5 28.3.6 28.3.7 Message 28.4.1 28.4.2 28.4.3 28.4.4 28.4.5	ation Block Diagram. Dual Clock Sources Interrupt Lines al Description Operation Modes Timestamp Generation Timeout Counter RX Handling. TX Handling FIFO Acknowledge Handling Configuring the CAN Bit Timing RAM Message RAM Configuration RX Buffer and FIFO Element TX Buffer Element. TX Event FIFO Element Standard Message ID Filter Element	373 373 373 373 373 373 374 374 374 374
	28.3	Configura 28.2.1 28.2.2 28.2.3 Functiona 28.3.1 28.3.2 28.3.3 28.3.4 28.3.5 28.3.6 28.3.7 Message 28.4.1 28.4.2 28.4.3 28.4.4 28.4.5 28.4.6	ation Block Diagram Dual Clock Sources Interrupt Lines al Description Operation Modes Timestamp Generation Timeout Counter RX Handling TX Handling FIFO Acknowledge Handling Configuring the CAN Bit Timing RAM Message RAM Configuration RX Buffer and FIFO Element TX Buffer Element TX Event FIFO Element Standard Message ID Filter Element	373 373 373 373 373 373 374 374 374 374
	28.3	Configura 28.2.1 28.2.2 28.2.3 Functiona 28.3.1 28.3.2 28.3.3 28.3.4 28.3.5 28.3.6 28.3.7 Message 28.4.1 28.4.2 28.4.3 28.4.4 28.4.5 28.4.6 28.4.7	ation	373 373 373 373 373 373 374 374 374 374
	28.3	Configura 28.2.1 28.2.2 28.2.3 Functiona 28.3.1 28.3.2 28.3.3 28.3.4 28.3.5 28.3.6 28.3.7 Message 28.4.1 28.4.2 28.4.3 28.4.4 28.4.5 28.4.6 28.4.7 28.4.8	ation	373 373 373 373 373 373 374 374 374 374
	28.3	Configura 28.2.1 28.2.2 28.2.3 Functiona 28.3.1 28.3.2 28.3.3 28.3.4 28.3.5 28.3.6 28.3.7 Message 28.4.1 28.4.2 28.4.3 28.4.4 28.4.5 28.4.6 28.4.7 28.4.8 28.4.9	ation Block Diagram. Dual Clock Sources Interrupt Lines. al Description Operation Modes Timestamp Generation Timeout Counter RX Handling. TX Handling. TX Handling Standard Message Handling Configuring the CAN Bit Timing RAM Message RAM Configuration RX Buffer and FIFO Element TX Buffer and FIFO Element TX Event FIFO Element Standard Message ID Filter Element Extended Message ID Filter Element Trigger Memory Element MRAM OFF RAM Watchdog (RWD)	373 373 373 373 373 373 374 374 374 374
	28.3	Configura 28.2.1 28.2.2 28.2.3 Functiona 28.3.1 28.3.2 28.3.3 28.3.4 28.3.5 28.3.6 28.3.7 Message 28.4.1 28.4.2 28.4.3 28.4.4 28.4.5 28.4.6 28.4.7 28.4.8 28.4.9	ation	373 373 373 373 373 374 374 374 374 378 379 379 386 389 389 389 392 392 392 393 395 395 396 397 397 398 400 401 401



		28.5.2 TTCAN Configuration	402
		28.5.3 TTCAN Gap Control	407
		28.5.4 Stop Watch	408
		28.5.5 Local Time, Cycle Time, Global Time, and External Clock Synchronization	
		28.5.6 TTCAN Error Level	410
		28.5.7 TTCAN Message Handling	410
		28.5.8 TTCAN Interrupt and Error Handling	
		28.5.9 Level 0	
		28.5.10 Synchronization to External Time Schedule	
	28.6	Setup Procedures	415
		28.6.1 General Program Flow	
		28.6.2 Clock Stop Request	415
		28.6.3 MRAM OFF Operation	415
		28.6.4 MRAM ON Operation	415
		28.6.5 Procedures Specific to M_TTCAN Channel	416
	28.7	Registers	424
29	Timer	, Counter, PWM	427
23.			
	29.1	Features	
	29.2	Block Diagram	
		29.2.1 Enabling and Disabling Counters in TCPWM	
		29.2.2 Clocking	
		29.2.3 Trigger Inputs	
		29.2.4 Trigger Outputs	
		29.2.5 Internal Events	
		29.2.6 Interrupts	
		29.2.7 Debug Mode	
		29.2.8 PWM Outputs	
	00.0	29.2.9 Power Modes	
	29.3	Operation Modes	
		29.3.1 Timer Mode	
		29.3.2 Capture Mode	
		29.3.3 Quadrature Decoder Mode	
		29.3.4 Pulse Width Modulation (PWM) Mode	
		29.3.5 Pulse Width Modulation with Dead Time Mode	
		29.3.6 Pulse Width Modulation Pseudo-Random Mode (PWM PR)	
	00.4	29.3.7 Shift Register (SR)	
		Design Configuration Parameters	
	29.5	Recovery	
	29.6	Initialize	
	29.7 29.8		
	29.0	TCPWM Registers	400
30.	Unive	rsal Serial Bus (USB) Host	489
	30.1	Features	489
	30.2		
		30.2.1 USB Physical Layer (USB PHY)	
		30.2.2 Clock Control Block	
		30.2.3 Interrupt Control Block	
		30.2.4 Endpoint n (n=1, 2)	
		30.2.5 DMA Request (DREQ) Control	
	30.3		
		30.3.1 Detecting Device Connection	



		30.3.2 Obtaining Transfer Speed of the USB Device	491
		30.3.3 USB Bus Reset	
		30.3.4 USB Packets	
		30.3.5 Retry Function	
		30.3.6 Error Status	
		30.3.7 End of Packet (EOP)	
		30.3.8 Interrupt Sources	
		30.3.9 DMA Transfer Function	
		30.3.10 Suspend and Resume Operations	
	20.4	30.3.11 Device Disconnection	
		USB Host Registers	
31		ersal Serial Bus (USB) Device Mode	506
		Features	
	31.2	Architecture	
		5 ( )	
	21.2		
	31.3	Operation 31.3.1 USB Clocking Scheme	
		31.3.2 USB PHY	
		31.3.3 Endpoints	
		31.3.4 Transfer Types	
		31.3.5 Interrupt Sources	
		31.3.6 DMA Support	
	31.4	Logical Transfer Modes	
	0111	31.4.1 Manual Memory Management with No DMA Access	
		31.4.2 Manual Memory Management with DMA Access	
		31.4.3 Automatic DMA Mode	
		31.4.4 Control Endpoint Logical Transfer	
	31.5	USB Power Modes	
		USB Device Registers	
32	. LCD I	Direct Drive	522
		Features	-
	32.1		
	02.2	32.2.1 LCD Segment Drive Overview	
		32.2.2 Drive Modes	500
		32.2.3 Recommended Usage of Drive Modes	
		32.2.4 Digital Contrast Control	
	32.3	PSoC 6 MCU Segment LCD Direct Drive	
		32.3.1 High-Speed and Low-Speed Master Generators	
		32.3.2 Multiplexer and LCD Pin Logic	
		32.3.3 Display Data Registers	534
	32.4	Register List	534
Sectior	n E: An	alog Subsystem	535
33	8. CapS	ense	536
34	. Analo	og Reference Block	537
	34.1	Features	
	34.2	Architecture	538
		34.2.1 Bandgap Reference Block	539



		34.2.2 34.2.3 34.2.4 34.2.5	VREF Reference Voltage Selection Multiplexer Options Zero Dependency To Absolute Temperature Current Generator (IZTAT) Startup Modes Low-Power Modes	539 540
	34.3	Registers	3	
35.	Temp	erature \$	Sensor	541
	35.1	Features		541
	35.2	Architect	ure	541
	35.3		C Configuration for Measurement	
	35.4		1	
	35.5	•	δ	
36.	SAR			545
	36.2			
		36.2.1	SAR ADC Core	
		36.2.2	SAR Reference	
		36.2.3 36.2.4	SARMUX	
		36.2.4 36.2.5	SAR Sequencer (SARSEQ) Injection Channel	
		36.2.5	FIFO Buffer	
		36.2.7	Trigger	
		36.2.8	Timer	
		36.2.9	Low-power SAR ADC Operation	
		36.2.10	SAR Interrupts	
		36.2.11	SAR ADC Status	
	36.3	Registers	3	567
37.	Low-F	Power Co	omparator	570
	37.1	Features		570
			ure	<b>F</b> 74
	37.2	Architect	ui e	
	37.2	Architecto 37.2.1	Input Configuration	
	37.2			571
	37.2	37.2.1	Input Configuration Output and Interrupt Configuration Power Mode and Speed Configuration	571 572 573
	37.2	37.2.1 37.2.2 37.2.3 37.2.4	Input Configuration Output and Interrupt Configuration Power Mode and Speed Configuration Hysteresis	571 572 573 574
	37.2	37.2.1 37.2.2 37.2.3 37.2.4 37.2.5	Input Configuration Output and Interrupt Configuration Power Mode and Speed Configuration Hysteresis Wakeup from Low-Power Modes	571 572 573 574 574
	37.2	37.2.1 37.2.2 37.2.3 37.2.4 37.2.5 37.2.6	Input Configuration Output and Interrupt Configuration Power Mode and Speed Configuration Hysteresis Wakeup from Low-Power Modes Comparator Clock	571 572 573 574 574 575
		37.2.1 37.2.2 37.2.3 37.2.4 37.2.5 37.2.6 37.2.7	Input Configuration. Output and Interrupt Configuration Power Mode and Speed Configuration Hysteresis Wakeup from Low-Power Modes Comparator Clock Using Low-Power Comparators	571 572 573 574 574 575 575
	37.3	37.2.1 37.2.2 37.2.3 37.2.4 37.2.5 37.2.6 37.2.7 Register	Input Configuration. Output and Interrupt Configuration . Power Mode and Speed Configuration Hysteresis Wakeup from Low-Power Modes Comparator Clock Using Low-Power Comparators List	571 572 573 574 575 575 575
38.	37.3 Conti	37.2.1 37.2.2 37.2.3 37.2.4 37.2.5 37.2.6 37.2.7 Register	Input Configuration. Output and Interrupt Configuration Power Mode and Speed Configuration Hysteresis Wakeup from Low-Power Modes Comparator Clock Using Low-Power Comparators List	571 572 573 574 574 575 575 575 <b>576</b>
38.	37.3 <b>Conti</b> 38.1	37.2.1 37.2.2 37.2.3 37.2.4 37.2.5 37.2.6 37.2.7 Register <b>nuous T</b> Features	Input Configuration. Output and Interrupt Configuration Power Mode and Speed Configuration Hysteresis. Wakeup from Low-Power Modes. Comparator Clock Using Low-Power Comparators List	571 572 573 574 574 575 575 575 576 576
38.	37.3 Conti	37.2.1 37.2.2 37.2.3 37.2.4 37.2.5 37.2.6 37.2.7 Register <b>nuous T</b> Features Architecto	Input Configuration. Output and Interrupt Configuration . Power Mode and Speed Configuration Hysteresis	571 572 573 574 575 575 575 575 576 576 577
38.	37.3 <b>Conti</b> 38.1	37.2.1 37.2.2 37.2.3 37.2.4 37.2.5 37.2.6 37.2.7 Register <b>nuous T</b> Features Architector 38.2.1	Input Configuration. Output and Interrupt Configuration . Power Mode and Speed Configuration	571 572 573 574 575 575 575 576 576 576 577 578
38.	37.3 <b>Conti</b> 38.1	37.2.1 37.2.2 37.2.3 37.2.4 37.2.5 37.2.6 37.2.7 Register <b>nuous T</b> Features Architectu 38.2.1 38.2.2	Input Configuration. Output and Interrupt Configuration Power Mode and Speed Configuration Hysteresis Wakeup from Low-Power Modes Comparator Clock Using Low-Power Comparators List <b>ime DAC</b> ure CTDAC Core CTDAC Control Interface	571 572 573 574 575 575 575 576 576 576 577 578 578 578
38.	37.3 <b>Conti</b> 38.1	37.2.1 37.2.2 37.2.3 37.2.4 37.2.5 37.2.6 37.2.7 Register <b>nuous T</b> Features Architectr 38.2.1 38.2.2 38.2.3	Input Configuration. Output and Interrupt Configuration Power Mode and Speed Configuration Hysteresis Wakeup from Low-Power Modes Comparator Clock Using Low-Power Comparators List <b>ime DAC</b> ure. CTDAC Core CTDAC Core CTDAC Control Interface Deglitch Operation	571 572 573 574 574 575 575 575 576 576 576 578 578 578 583 586
38.	37.3 <b>Conti</b> 38.1 38.2	37.2.1 37.2.2 37.2.3 37.2.4 37.2.5 37.2.6 37.2.7 Register <b>nuous T</b> Features Architectu 38.2.1 38.2.2 38.2.3 38.2.4	Input Configuration. Output and Interrupt Configuration Power Mode and Speed Configuration Hysteresis Wakeup from Low-Power Modes Comparator Clock Using Low-Power Comparators List <b>ime DAC</b> ure. CTDAC Core CTDAC Core CTDAC Control Interface Deglitch Operation Using CTDAC	571 572 573 574 575 575 575 576 576 576 578 583 586 587
	37.3 <b>Conti</b> 38.1 38.2 38.3	37.2.1 37.2.2 37.2.3 37.2.4 37.2.5 37.2.6 37.2.7 Register <b>nuous T</b> Features Architectu 38.2.1 38.2.2 38.2.3 38.2.4 Register	Input Configuration. Output and Interrupt Configuration Power Mode and Speed Configuration Hysteresis Wakeup from Low-Power Modes Comparator Clock Using Low-Power Comparators List <b>ime DAC</b> ure. CTDAC Core CTDAC Core CTDAC Control Interface Deglitch Operation Using CTDAC List	571 572 573 574 574 575 575 575 576 576 576 578 578 583 588
	37.3 <b>Conti</b> 38.1 38.2 38.3 <b>Conti</b>	37.2.1 37.2.2 37.2.3 37.2.4 37.2.5 37.2.6 37.2.7 Register <b>nuous T</b> Features Architectu 38.2.1 38.2.2 38.2.3 38.2.4 Register	Input Configuration Output and Interrupt Configuration Power Mode and Speed Configuration Hysteresis Wakeup from Low-Power Modes Comparator Clock Using Low-Power Comparators List <b>ime DAC</b> ure CTDAC Core CTDAC Core CTDAC Control Interface Deglitch Operation Using CTDAC List <b>ime Block mini (CTBm)</b>	571 572 573 574 575 575 575 576 576 576 576 578 583 583 588 588 588 588 588
	37.3 <b>Conti</b> 38.1 38.2 38.3 <b>Conti</b> 39.1	37.2.1 37.2.2 37.2.3 37.2.4 37.2.5 37.2.6 37.2.7 Register <b>nuous T</b> Features Architecto 38.2.1 38.2.2 38.2.3 38.2.4 Register <b>nuous T</b> Features	Input Configuration. Output and Interrupt Configuration . Power Mode and Speed Configuration . Hysteresis	571 572 573 574 575 575 575 576 576 576 576 578 583 583 588 588 588 588 588
	37.3 <b>Conti</b> 38.1 38.2 38.3 <b>Conti</b> 39.1	37.2.1 37.2.2 37.2.3 37.2.4 37.2.5 37.2.6 37.2.7 Register <b>nuous T</b> Features Architecto 38.2.1 38.2.2 38.2.3 38.2.4 Register <b>nuous T</b> Features	Input Configuration Output and Interrupt Configuration Power Mode and Speed Configuration Hysteresis Wakeup from Low-Power Modes Comparator Clock Using Low-Power Comparators List <b>ime DAC</b> ure CTDAC Core CTDAC Core CTDAC Control Interface Deglitch Operation Using CTDAC List <b>ime Block mini (CTBm)</b>	571 572 573 574 575 575 575 576 576 576 576 576 578 583 583 588 588 588 589 590



	39.2.2	Deep Sleep Operation	
	39.2.3	Charge Pump	
	39.2.4	Reference Currents	
	39.2.5	Compensation Trim Bits	
	39.2.6	Switching Matrix	
	39.2.7	Sample and Hold	
	39.2.8	Comparator Mode	
	39.2.9	Using CTBm Opamp	
39	0.3 Register	List	
40. Ana	alog Routi	ng	597
40	.1 Features	5	
40		ture	
	40.2.1	AMUXBUS Splitting	
40	.3 Register	List	
-	5		

# Section A: Overview



This section encompasses the following chapters:

- Introduction chapter on page 19
- Getting Started chapter on page 24
- Document Organization and Conventions chapter on page 25

## **Document Revision History**

Revision	Issue Date	Description of Change		
**	05/22/2020	Initial version of PSoC 256K TRM		
*A	07/02/2020	Added the SRAM Controller chapter.		
A	07/03/2020	Updates throughout the document to address review comments.		
		Added injection channel information to the SAR ADC chapter.		
		Updated block diagram in CTBm, AREF, and Analog Routing chapters.		
*В	09/11/2020	Minor edits to TCPWM chapter on register names, configuration steps, and waveform images.		
		Minor updates to Device Power Modes chapter to fix "Resources Available in Different Power Modes" table.		
		Added information on single core device.		
		Renamed the title to include single core device.		
		Updated output power modes of Table 39-1.		
*C	06/17/2021	Corrected minor errors in Analog Reference Block chapter on page 537 and Clocking System chapter on page 240.		
		Corrected the number of backup retention reg bytes to 64 in "Backup Registers" on page 261		
		Updates to SAR ADC chapter on page 545 and Continuous Time Block mini (CTBm) chapter on page 589		
*D	09/22/2021	09/22/2021 Updated memory map address range for SRAM and User Application Flash in Table 4-2.		
*E	03/03/2022 Updated Table 29-2 and removed note for Capture1 (stop1/kill1) trigger inputs from Table 29-28 Counter, PWM.			
*F	01/09/2023	09/2023 Added SARSEQ routing limitation in the SARMUX section.		
10	05/09/2023	Fixed typo: Sflash to SFlash.		
*G		Updated PSoC 6 Programming Specification weblink.		
		Updated Table 15-3, Table 15-4, and Table 16-1.		
*H	09/06/2023	Updated SWD/JTAG Repurposing, Configure SWD/JTAG Pins (12), and Life Cycle Stages and Protec- tion States sections.		
*	12/05/2023	Added a footnote in CPU Subsystem (CPUSS).		
I	12/00/2023	Added USB peripheral mode in Table 24-5.		

## 1. Introduction



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The PSoC<sup>™</sup> MCU is a high-performance, ultra-low-power, and secure MCU platform, purpose-built for IoT applications. The CY8C6xx4 product family (CY8C61x4 and CY8C62x4), based on the PSoC 6 MCU platform, is a combination of a dual-core microcontroller with built-in programmable peripherals. It incorporates integrated low-power flash technology, high-performance analog-to-digital conversion, low-power comparators, touch sensing, serial memory interface with encryption, and standard communication and timing peripherals.

### 1.1 Features

#### 32-bit Dual CPU Subsystem

- 150-MHz Arm<sup>®</sup> Cortex<sup>®</sup>-M4F (CM4) CPU with single-cycle multiply, floating point, and memory protection unit (MPU)
- 100-MHz Cortex-M0+ (CM0+) CPU with single-cycle multiply and MPU
- User-selectable core logic operation at either 1.1 V or 0.9 V
- Active CPU current slope with 1.1-V core operation
- Active CPU current slope with 0.9-V core operation
- Three DMA controllers

#### **Memory Subsystem**

- 256-KB application flash and 32-KB supervisory flash (SFlash); read-while-write (RWW) support. Two 8-KB flash caches, one for each CPU.
- 128-KB SRAM with programmable power control and retention granularity
- One-time-programmable (OTP) 1-Kb eFuse array

#### Low-Power 1.7-V to 3.6-V Operation

- Six power modes for fine-grained power management
- On-chip DC-DC Buck converter
- Backup domain and real-time clock

#### **Flexible Clocking Options**

- On-chip crystal oscillators
- Phase-locked loop (PLL) for multiplying clock frequency
- Internal main oscillator (IMO)
- Ultra-low-power internal low-speed oscillator (ILO)



Frequency locked loop (FLL) for multiplying IMO frequency

#### Quad-SPI (QSPI)/Serial Memory Interface (SMIF)

- Execute-In-Place (XIP) from external Quad SPI Flash
- On-the-fly encryption and decryption
- Supports single, dual, quad, dual-quad, and octal interfaces

#### Segment LCD drive

- LCD segment direct block support up to 63 segments and up to 8 commons.
- Operates in System Deep Sleep mode

#### **Serial Communication**

- Seven run-time configurable serial communication blocks (SCBs)
  - □ Six SCBs: configurable as SPI, I<sup>2</sup>C, or UARTs
  - □ One Deep Sleep SCB: configurable as SPI or I<sup>2</sup>C

#### CAN FD

One CAN FD block

#### Universal Serial Bus (USB)

- Full-speed device
- Eight End Points with DMA transfer capability
- Start Of Frame (SOF) locking for crystal-less operation

#### **Timing and Pulse-Width Modulation**

- Twelve timer/counter pulse-width modulators (TCPWMs)
- Center-aligned, Edge, and Pseudo-random modes
- Comparator-based triggering of Kill signals

#### **Programmable Analog**

- Two 12-bit 1-Msps SAR ADCs with synchronized sampling, differential and single-ended modes, and 16-channel sequencer with result averaging
- One 12-bit voltage mode DAC
- Two low-power comparators available in Deep Sleep and Hibernate modes
- Two opamps
- Always-on low frequency Deep Sleep operation
- Built-in temp sensor connected to ADC

#### Up to 62 Programmable GPIOs

- One Smart I/O port (6 I/Os) enables Boolean operations on GPIO pins; available during system Deep Sleep
- Programmable drive modes, strengths, and slew rates

#### **Capacitive Sensing**

- CapSense Sigma-Delta (CSD) provides best-in-class SNR, liquid tolerance, and proximity sensing
- Enables dynamic usage of both self and mutual sensing
- Automatic hardware tuning (SmartSense<sup>™</sup>)

#### Security Built into Platform Architecture

- ROM-based root of trust via uninterruptible Secure Boot
- Step-wise authentication of execution images



- Secure execution of code in execute-only mode for protected routines
- All Debug and Test ingress paths can be disabled
- Up to eight Protection Contexts

#### **Cryptography Accelerators**

- Hardware acceleration for symmetric and asymmetric cryptographic methods and hash functions
- True Random Number Generator (TRNG) function



## 1.2 PSoC 61 and PSoC 62 MCU Series Differences


There is only one difference between the PSoC 61 (CY8C61x4) and the PSoC 62 (CY8C62x4) series MCUs.

- In the PSoC 62 series, both the CPUs (Cortex-M4F and Cortex M0+) are available for applications.
- In the PSoC 61 series, only the Cortex-M4F CPU is available for applications. The Cortex M0+ is reserved for system functions. When not executing the system functions, the CM0+ will be in CPU Deep Sleep mode.

## 1.3 Architecture

Figure 1-1 shows the major components of the PSoC 6 MCU architecture.

Figure 1-1. PSoC 6 MCU Architecture Block Diagram





The block diagram shows the device subsystems and gives a simplified view of their interconnections. The color-code shows the lowest power mode where the particular block is still functional (for example, LP comparator is functional in Deep Sleep and Hibernate modes).

**Note:** In the PSoC 61 series (CY8C61x4), only the Arm Cortex-M4F CPU is available for applications. The Cortex M0+ is reserved for system functions, and is not available for applications. When not executing the system functions, the CM0+ will be in CPU Deep Sleep mode.





## 2.1 PSoC 6 MCU Resources

This chapter provides the complete list of PSoC 6 MCU resources that helps you get started with the device and design your applications with them. If you are new to PSoC, Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device and quickly and effectively integrate it into your design.

The following is an abbreviated list of PSoC 6 MCU resources:

- Overview: PSoC Portfolio, PSoC 6 MCU webpage
- Product Selectors: See the PSoC 6 MCU Product Selector Guide to choose a part that suits your application. In addition, ModusToolbox includes a similar device selection tool to select devices for ModusToolbox projects.
- Datasheets describe and provide electrical specifications for each device family.
- Application Notes and Code Examples cover a broad range of topics, from basic to advanced level. Many of the application notes include code examples, which can be opened from ModusToolbox.
- Technical Reference Manuals (TRMs) provide detailed descriptions of the architecture and registers in each device family.
- CapSense Design Guide: Learn how to design capacitive touch-sensing applications with PSoC devices.
- Development Tools
  - ModusToolbox is a free integrated design environment (IDE). It enables you to design hardware and firmware systems concurrently with PSoC devices.
  - PSoC 6 Kits offer an easy-to-use, inexpensive platform that enables prototyping of wide variety of designs including IoT applications requiring Wi-Fi/Bluetooth/Bluetooth Low Energy using the PSoC 6 MCU at its center.
- Additional Resources: Visit the PSoC 6 MCU webpage for additional resources such as IBIS, BSDL models, CAD Library Files, and Programming Specifications.
- Technical Support
  - Forum: See if your question is already answered by fellow developers of the PSoC 6 community.
  - □ Cypress support: Visit our support page or contact a local sales representative.

## 3. Document Organization and Conventions



#### This document includes the following sections:

- Section B: CPU Subsystem on page 29
- Section C: System Resources Subsystem (SRSS) on page 213
- Section D: Digital Subsystem on page 296
- Section E: Analog Subsystem on page 535

## 3.1 Major Sections

For ease of use, information is organized into sections and chapters that are divided according to device functionality.

- Section Presents the top-level architecture, how to get started, and conventions and overview information of the product.
- Chapter Presents the chapters specific to an individual aspect of the section topic. These are the detailed implementation and use information for some aspect of the integrated circuit.
- Glossary Defines the specialized terminology used in this technical reference manual (TRM). Glossary terms are
  presented in bold, italic font throughout.
- Registers Technical Reference Manual Supplies all device register details summarized in the technical reference manual. This is an additional document.

## 3.2 Documentation Conventions

This document uses only four distinguishing font types, besides those found in the headings.

- The first is the use of *italics* when referencing a document title or file name.
- The second is the use of **bold italics** when referencing a term described in the Glossary of this document.
- The third is the use of Times New Roman font, distinguishing equation examples.
- The fourth is the use of Courier New font, distinguishing code examples.

#### 3.2.1 Register Conventions

Register conventions are detailed in the registers TRM.

#### 3.2.2 Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or 3Ah) and hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b or 01000011b'). Numbers not indicated by an 'h' or 'b' are decimal.



## 3.2.3 Units of Measure

This table lists the units of measure used in this document.

Table 3-1. Units of Measure

Abbreviation	Unit of Measure
bps	bits per second
°C	degrees Celsius
dB	decibels
dBm	decibels-milliwatts
fF	femtofarads
G	Giga
Hz	Hertz
k	kilo, 1000
к	kilo, 2^10
КВ	1024 bytes, or approximately one thousand bytes
Kbit	1024 bits
kHz	kilohertz (32.000)
kΩ	kilohms
MHz	megahertz
MΩ	megaohms
μA	microamperes
μF	microfarads
μs	microseconds
μV	microvolts
μVrms	microvolts root-mean-square
mA	milliamperes
ms	milliseconds
mV	millivolts
nA	nanoamperes
ns	nanoseconds
nV	nanovolts
Ω	ohms
pF	picofarads
рр	peak-to-peak
ppm	parts per million
SPS	samples per second
σ	sigma: one standard deviation
V	volts

### 3.2.4 Acronyms and Initializations

This table lists the acronyms and initializations used in this document

Table 3-2. Acronyms and Initializations

Acronym	Definition	
ABUS	analog output bus	
AC	alternating current	
ADC	analog-to-digital converter	
ADV	advertising	
AES	Advanced Encryption Standard	
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus, an Arm data transfer bus	
API	application programming interface	
APOR	analog power-on reset	
BC	broadcast clock	
BCD	binary coded decimal	
BESL	best effort service latency	
BOD	brownout detect	
BOM	bill of materials	
BR	bit rate	
BRA	bus request acknowledge	
BRQ	bus request	
CAN	controller area network	
CI	carry in	
CIC	cascaded integrator comb	
CMAC	cipher-based message authentication code	
CMP	compare	
со	carry out	
СОМ	LCD common signal	
СРНА	clock phase	
CPOL	clock polarity	
CPU	central processing unit	
CPUSS	CPU subsystem	
CRC	cyclic redundancy check	
CSD	CapSense sigma delta	
CSX	CapSense cross-point	
СТ	cipher text	
СТІ	cross triggering interface	
СТМ	cross triggering matrix	
ESR	equivalent series resistance	
DAC	digital-to-analog converter	
DAP	debug access port	
DC	direct current	
i	i	
DES	Data Encryption Standard	



Acronym	Definition		
DI	digital or data input		
DL	drive level		
DMA	direct memory access		
DMIPS	Dhrystone million instructions per second		
DNL	differential nonlinearity		
DO	digital or data output		
DSP	digital signal processing		
DSM	Deep Sleep mode		
DU	data unit		
DW	data wire		
ECO	external crystal oscillator		
EEPROM	electrically erasable programmable read only memory		
EMIF	external memory interface		
ETM	embedded trace macrocell		
FB	feedback		
FIFO	first in first out		
FPU	floating point unit		
FSR	full scale range		
GAP	generic access profile		
GATT	generic attribute profile		
GFSK	Gaussian frequency-shift keying		
GPIO	general-purpose I/O		
HCI	host-controller interface		
HFCLK	high-frequency clock		
HMAC	hashed message authentication code		
HPF	high-pass filter		
HSIOM	high-speed I/O matrix		
l <sup>2</sup> C	inter-integrated circuit		
l <sup>2</sup> S	inter-IC sound		
IDE	integrated development environment		
ILO	internal low-speed oscillator		
ITO	indium tin oxide		
IMO	internal main oscillator		
INL	integral nonlinearity		
I/O	input/output		
IOR	I/O read		
IOW	I/O write		
IPC	inter-processor communication		
IPTAT	proportional to absolute temperature		
IRES	initial power on reset		
IRA	interrupt request acknowledge		
IRK	identity resolution key		

Table 3-2	Acron	ms and	Initializations	(continued)
	7.010119	mo una	Innualizationio	(containaca)

 Table 3-2. Acronyms and Initializations (continued)

Acronym	Definition	
IRQ	interrupt request	
ISA	instruction set architecture	
ISR	interrupt service routine	
ITM	instrumentation trace macrocell	
IVR	interrupt vector read	
IZTAT	zero dependency to absolute temperature	
JWT	JSON web token	
L2CAP	logical link control and adaptation protocol	
LCD	liquid crystal display	
LFCLK	low-frequency clock	
LFSR	linear feedback shift register	
LIN	local interconnect network	
LJ	left justified	
LL	link layer	
LNA	low-noise amplifier	
LP	system low-power mode	
LPCOMP	Low-Power comparator	
LPM	link power management	
LR	link register	
LRb	last received bit	
LRB	last received byte	
LSb	least significant bit	
LSB	least significant byte	
LUT	lookup table	
MAC	message authentication code	
MISO	master-in-slave-out	
MMIO	memory mapped input/output	
MOSI	master-out-slave-in	
MPU	memory protection unit	
MSb	most significant bit	
MSB	most significant byte	
MSP	main stack pointer	
MTB	micro trace buffer	
NI	next instant	
NMI	non-maskable interrupt	
NVIC	nested vectored interrupt controller	
OE	output enable	
OSR	over-sampling ratio	
OVP	over-voltage protection	
PA	power amplifier	
PC	program counter	
PCB	printed circuit board	
PCH	program counter high	



Acronym	Definition		
PCL	program counter low		
PD	power down		
PDU	protocol data unit		
PGA	programmable gain amplifier		
PHY	physical layer		
PLD	programmable logic device		
PM	power management		
PMA	PSoC memory arbiter		
POR	power-on reset		
PPOR	precision power-on reset		
PPU	peripheral protection units		
PRNG	pseudo random number generator		
PRS	pseudo random sequence		
PSA	Platform Security Architecture		
PSoC	Programmable System-on-Chip		
PSP	process stack pointer		
PSR	program status register		
PSRR	power supply rejection ratio		
PSSDC	power system sleep duty cycle		
PWM	pulse width modulator		
RAM	random-access memory		
RETI	return from interrupt		
RF	radio frequency		
RNG	random number generator		
ROM	read only memory		
ROT	root of trust		
RPA	resolvable private address		
RMS	root mean square		
RW	read/write		
SAR	successive approximation register		
SARSEQ	SAR sequencer		
SEG	LCD segment signal		
SE0	single-ended zero		
SC	switched capacitor		
SCB	serial communication block		
SHA-256	Secure Hash Algorithm		
SIE	serial interface engine		
SIMO	single input multiple output		
SIO	special I/O		
SNR	signal-to-noise ratio		
SMPU	shared memory protection units		
SOF	start of frame		
SOI	start of instruction		

Table 3-2.	Acronyms	and	Initializations	(continued)
------------	----------	-----	-----------------	-------------

Table 3-2. Acronyms and Initializations (continued)

Acronym	Definition
SP	stack pointer
SPD	sequential phase detector
SPI	serial peripheral interconnect
SPIM	serial peripheral interconnect master
SPIS	serial peripheral interconnect slave
SRAM	static random-access memory
SROM	supervisory read only memory
SRSS	system resources subsystem
SSADC	single slope ADC
SSC	supervisory system call
SVCall	supervisor call
SYSCLK	system clock
SWD	single wire debug
SWV	serial wire viewer
TAR	turn-around time
тс	terminal count
TCPWM	timer, counter, PWM
TD	transaction descriptors
TDM	time division multiplexed
TFF	toggle flip-flop
TIA	trans-impedance amplifier
TPIU	trace port interface unit
TRM	technical reference manual
TRNG	True random number generator
UART	universal asynchronous receiver/transmitter
ULB	system ultra low-power mode
USB	universal serial bus
USBIO	USB I/O
VTOR	vector table offset register
WCO	watch crystal oscillator
WDT	watchdog timer
WDR	watchdog reset
WIC	wakeup interrupt controller
XRES	external reset
XRES_N	external reset, active low

# Section B: CPU Subsystem



This section encompasses the following chapters:

- CPU Subsystem (CPUSS) chapter on page 31
- SRAM Controller chapter on page 38
- Protection Units chapter on page 40
- Inter-Processor Communication chapter on page 58
- Fault Monitoring chapter on page 66
- Interrupts chapter on page 73
- DMA Controller (DW) chapter on page 90
- DMAC Controller (DMAC) chapter on page 101
- Cryptographic Function Block (Crypto) chapter on page 110
- Program and Debug Interface chapter on page 153
- Nonvolatile Memory chapter on page 163
- Boot Code chapter on page 192
- eFuse Memory chapter on page 209
- Device Security chapter on page 211



## **Top Level Architecture**




Figure 3-1. CPU System Block Diagram

Backup Domain

## 4. CPU Subsystem (CPUSS)



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The CPU subsystem is based on dual 32-bit Arm Cortex CPUs, as Figure 4-1 shows. The Cortex-M4 is the main CPU. It is designed for short interrupt response time, high code density, and high 32-bit throughput while maintaining a strict cost and power consumption budget. A secondary Cortex-M0+ CPU implements security, safety, and protection features.

This section provides only an overview of the Arm Cortex CPUs in PSoC 6 MCUs. For details, see the Arm documentation sets for Cortex-M4 and Cortex-M0+.

Some PSoC 6 MCU parts have only one CPU. See the PSoC 61 datasheet/PSoC 62 datasheet for details.

## 4.1 Features

The PSoC 6 MCU Arm Cortex CPUs have the following features:

- Cortex-M4 has a floating-point unit (FPU) that supports single-cycle digital signal processing (DSP) instructions, and a memory protection unit (MPU). Cortex-M0+ has an MPU.
- Both CPUs have 8-KB instruction caches with four-way set associativity.
- Maximum clock frequency of 150 MHz for the Cortex-M4 and 100 MHz for the Cortex-M0+<sup>1</sup>.
- The Cortex-M4 implements a version of the Thumb instruction set based on Thumb-2 technology (defined in the Armv7-M Architecture Reference Manual). The Cortex-M0+ supports the Armv6-M Thumb instruction set (defined in the Armv6-M Architecture Reference Manual). See "Instruction Set" on page 37.
- Both CPUs have nested vectored interrupt controllers (NVIC) for rapid and deterministic interrupt response. For details, see the Interrupts chapter on page 73
- Both CPUs have extensive debug support. For details, see the Program and Debug Interface chapter on page 153.
  - □ SWJ: combined serial wire debug (SWD) and Joint Test Action Group (JTAG) ports
  - □ Serial wire viewer (SWV): provides real-time trace information through the serial wire output (SWO) interface
  - Breakpoints
  - Watchpoints
  - □ Trace: Cortex-M4: embedded trace macrocell (ETM). Cortex-M0+: 4-KB micro trace buffer (MTB)
- Inter-processor communication (IPC) hardware see the Inter-Processor Communication chapter on page 58.

<sup>1.</sup> For CM4 speeds above 100 MHz, CM0+ and bus peripherals are limited to half the speed of CM4. Therefore, for CM4 running at 150 MHz, CM0+ and peripherals are limited to 75 MHz in system low-power (LP) mode. In system ultra-low-power (ULP) mode, CPU speeds are limited to 50 MHz and 25 MHz respectively. See Device Power Modes chapter on page 280.





## 4.2 Architecture




Figure 4-1. CPU Subsystem Block Diagram

Each CPU is a 32-bit processor with its own 32-bit datapath and a 32-bit memory interface. Each CPU has its own set of 32bit registers. They support a wide variety of instructions in the Thumb instruction set. They support two operating modes (see "Operating Modes and Privilege Levels" on page 36).

The Cortex-M4 instruction set includes:

- Signed and unsigned,  $32 \times 32 \rightarrow 32$ -bit and  $32 \times 32 \rightarrow 64$ -bit, multiply and multiply-accumulate, all single-cycle
- Signed and unsigned 32-bit divides that take two to 12 cycles
- DSP instructions, including single instruction multiple data (SIMD) instructions
- Complex memory-load and store access
- Complex bit manipulation; see the bitfield instructions in Table 4-6

The Cortex-M4 FPU has its own set of registers and instructions. It is compliant with the ANSI/IEEE Std 754-2008, IEEE Standard for Binary Floating-Point Arithmetic.

The Cortex-M0+ has a single cycle  $32x32 \rightarrow 32$ -bit signed multiplication instruction.



### 4.2.1 Address and Memory Maps

Both CPUs have a fixed address map, with shared access to memory and peripherals. The 32-bit (4 GB) address space is divided into the regions shown in Table 4-1. Note that code can be executed from the code and SRAM regions.

Table 4-1. Address Map for Cortex-M4 and Cortex-M0+

Address Range Region Name		Use	
0x0000 0000 – 0x1FFF FFFF	Code	Program code region. You can also put data here. It includes the exception vector table, which starts at address 0.	
0x2000 0000 – 0x3FFF FFFF	SRAM	Data region. This region is not supported in PSoC 6.	
0x4000 0000 – 0x5FFF FFFF	Peripheral	All peripheral registers. Code cannot be executed from this region. Note that the Cortex-M4 bit-band in this region is not supported in PSoC 6.	
0x6000 0000 – 0x9FFF FFFF	External RAM	Not used	
0xA000 0000 – 0xDFFF FFFF	External Device	Not used	
0xE000 0000 – 0xE00F FFFF	Private Peripheral Bus (PPB)	Provides access to peripheral registers within the CPU core.	
0xE010 0000 – 0xFFFF FFFF	Device	Device-specific system registers.	

The device memory map shown in Table 4-2 applies to both CPUs. That is, the CPUs share access to all PSoC 6 MCU memory and peripheral registers.

Address Range	Name	Comments
0x0000 0000 – 0x0000 FFFF	SROM	64 KB
0x0800 0000 – 0x0801 FFFF	SRAM	Up to 128 KB
0x1000 0000 – 0x1003 FFFF	User Application Flash	Up to 256 KB
0x1600 0000 – 0x1600 7FFF	Supervisory Flash (SFlash)	32K for secure access
0x1800 0000 – 0x1FFF FFFF	External memory	128 Mbyte execute-in-place (XIP) region

SRAM is located in the code region for both CPUs (see Table 4-1). This facilitates executing code out of SRAM. There is no physical memory located in the CPUs' SRAM region.

**Note:** The CPUSS\_CM0\_VECTOR\_TABLE\_BASE and CPUSS\_CM4\_VECTOR\_TABLE\_BASE registers determine the location of the vector table for each CPU. A number of LS bits in each register are set to 0. As a result, there are restrictions on the location of vector tables – they must be on a 256-byte boundary for CM0+ and a 1024-byte boundary for CM4.

#### 4.2.1.1 Wait State Lookup Tables

The wait state lookup tables show the wait states for Flash, SRAM, and ROM based on the Clk\_HF0 frequency and the current power mode. SRAM and ROM have two domains for the wait states – fast clock domain (Clk\_Fast) and slow clock domain (Clk\_Slow); both domains are based off Clk\_HF0. The following tables show the wait states for the slow clock domain. All wait states for the fast clock domain are zero. For more information on clocking see the Clocking System chapter on page 240.

	Ultra-Low Power	Clk_HF0 (MHz)				
	Mode	$Clk_HF0 \leq 25$	25 < Clk_HF0 ≤ 100	100 < Clk_HF0		
ROM/SRAM	True	0	1	1		
	False	0	0	1		

	Ultra-Low Power Mode	CIk_HF0 (MHz)				
Flash	True	$Clk\_HF0 \le 16$		$16 < Clk_HF0 \leq 33$		33 < Clk_HF0
		0		1		2
	False	$Clk_HF0 \le 29$	$29 < Clk\_HF0 \leq 58$	$58 < Clk_HF0 \le 87$	$87 < Clk\_HF0 \leq 120$	$120 < Clk\_HF0 \leq 150$
		0	1	2	3	4



#### 4.3 Registers

Both CPUs have sixteen 32-bit registers, as Table 4-3 shows. See the Arm documentation for details.

- R0 to R12 General-purpose registers. R0 to R7 can be accessed by all instructions; the other registers can be accessed by a subset of the instructions.
- R13 Stack pointer (SP). There are two stack pointers, with only one available at a time. In thread mode, the CONTROL register indicates the stack pointer to use - Main Stack Pointer (MSP) or Process Stack Pointer (PSP).
- R14 Link register. Stores the return program counter during function calls.
- R15 – Program counter. This register can be written to control program flow.

Name	Type <sup>a</sup>	Reset Value	Description
R0 – R12	RW	Undefined	R0–R12 are 32-bit general-purpose registers for data operations.
MSP (R13)	RW	[0x0000 0000]	The stack pointer (SP) is register R13. In thread mode, bit[1] of the CONTROL register indicates the stack pointer to use: 0 = Main stack pointer (MSP). This is the reset value.
PSP (R13)			1 = Process stack pointer (PSP). On reset, the processor loads the MSP with the value from the vector address.
LR (R14)	RW	See note <sup>b</sup>	The link register (LR) is register R14. It stores the return information for subroutines, function calls, and exceptions.
PC (R15)	RW	[0x0000 0004]	The program counter (PC) is register R15. It contains the current program address. On reset, the processor loads the PC with the value from the vector address plus 0x0000 0004. Bit[0] of the value is loaded into the EPSR T-bit (see Table 4-4) at reset; it must always be 1.
PSR	RW	Undefined	The program status register (PSR) combines: Application Program Status Register (APSR). Execution Program Status Register (EPSR). Interrupt Program Status Register (IPSR).
APSR	RW	Undefined	The APSR contains the current state of the condition flags from previous instruction executions.
EPSR	RO	0x0100 0000	On reset, the EPSR Thumb state bit is loaded with the value bit[0] of the register [0x0000 0004]. It must always be 1. In Cortex-M4, other bits in this register control the state of interrupt-continuable instructions and the if-then (IT) instruction.
IPSR	RO	0	The IPSR contains the current exception number.
PRIMASK	RW	0	The PRIMASK register prevents activation of all exceptions with configurable priority.
CONTROL	RW	0	<ul> <li>The CONTROL register controls:</li> <li>The privilege level in Thread mode; see 4.4 Operating Modes and Privilege Levels.</li> <li>The currently active stack pointer, MSP or PSP.</li> <li>Cortex-M4 only: whether to preserve the floating-point state when processing an exception.</li> </ul>
FAULTMASK	RW	0	Cortex-M4 only. Bit 0 = 1 prevents the activation of all exceptions except NMI.
BASEPRI	RW	0	Cortex-M4 only. When set to a nonzero value, prevents processing any exception with a priority greater than or equal to the value.

Table 4-3. Cortex-M4 and Cortex-M0+ Registers

a. Describes access type during program execution in thread mode and handler mode. Debug access can differ.
 b. LR reset value is 0xFFFF FFFF in Cortex-M4, undefined in Cortex-M0+.



The Cortex-M4 floating-point unit (FPU) also has the following registers:

- Thirty-two 32-bit single-precision registers, S0 to S31. These registers can also be addressed as sixteen 64-bit doubleprecision registers, D0 to D15.
- Five FPU control and status registers:
  - CPACR Coprocessor Access Control Register
  - D FPCCR Floating-point Context Control Register
  - □ FPCAR Floating-point Context Address Register
  - □ FPSCR Floating-point Status Control Register
  - □ FPDSCR Floating-point Default Status Control Register

For more information on how these registers are used, see the Arm Cortex-M4 documentation.

Use the MSR and MRS instructions to access the PSR, PRIMASK, CONTROL, FAULTMASK, and BASEPRI registers. Table 4-4 and Table 4-5 show how the PSR bits are assigned.

Bit	PSR Register	Name	Usage	
31	APSR	N	Negative flag	
30	APSR	Z	Zero flag	
29	APSR	С	Carry or borrow flag	
28	APSR	V	Dverflow flag	
27	APSR	Q	DSP overflow and saturation flag	
26 – 25	EPSR	IC/IT	Control interrupt-continuable and IT instructions	
24	EPSR	т	Thumb state bit. Must always be 1. Attempting to execute instructions when the T bit is 0 results in a HardFault exception.	
23 – 20	_	_	Reserved	
19 – 16	APSR	GE	Greater than or equal flags, for the SEL instruction	
15 – 10	EPSR	IC/TI	Control interrupt-continuable and IT instructions	
9	-	-	Reserved	
8 – 0	IPSR	ISR_NUMBER	Exception number of current ISR: 0 = thread mode 1 = reserved 2 = NMI 3 = HardFault 4 = MemManage 5 = BusFault 6 = UsageFault 7 - 10 = reserved 11 = SVCall 12 = reserved for debug 13 = reserved 14 = PendSV 15 = SysTick (see "System Tick (SysTick) Exception" on page 79) 16 = IRQ0  255 = IRQ240	

Table 4-4. Cortex-M4 PSR Bit Assignments



Bit	PSR Register	Name	Usage	
31	APSR	N	Negative flag	
30	APSR	Z	Zero flag	
29	APSR	С	Carry or borrow flag	
28	APSR	V	Overflow flag	
27 – 25	-	-	Reserved	
24	EPSR	т	Thumb state bit. Must always be 1. Attempting to execute instructions when the T bit is 0 results in a HardFault exception.	
23 – 6	_	-	Reserved	
5 – 0	IPSR	Exception Number	Exception number of current ISR: 0 = thread mode 1 = reserved 2 = NMI 3 = HardFault 4 - 10 = reserved 11 = SVCall 12, 13 = reserved 14 = PendSV 15 = SysTick 16 = IRQ0  47 = IRQ31	

Table 4-5. Cortex-M0+ PSR Bit Assignments

# 4.4 Operating Modes and Privilege Levels

Both CPUs support two operating modes and two privilege levels:

- Operating Modes:
  - □ Thread Mode used to execute application software. The processor enters Thread mode when it comes out of reset.
  - Handler Mode used to handle exceptions. The processor returns to Thread mode when it has finished all exception processing.
- Privilege Levels:
  - Unprivileged the software has limited access to the MSR and MRS instructions, and cannot use the CPSID and CPSIE instructions. It cannot access the system timer, NVIC, or system control block. It may have restricted access to memory or peripherals.
  - Privileged the software can use all the instructions and has access to all resources.

In Thread mode, the CONTROL register controls whether software execution is privileged or unprivileged. In Handler mode, software execution is always privileged.

Only privileged software can write to the CONTROL register to change the privilege level. Unprivileged software can use the SVC instruction to transfer control to privileged software.

In Handler mode, the MSP is always used. The exception entry and return mechanisms automatically update the CONTROL register, which may change whether MSP/PSP is used.

In Thread mode, use the MSR instruction to set the stack pointer bit in the CONTROL register. When changing the stack pointer, use an ISB instruction immediately after the MSR instruction. This ensures that instructions after the ISB execute using the new stack pointer.



# 4.5 Instruction Set

Both CPUs implement subsets of the Thumb instruction set, as Table 4-6 shows. The table does not show the large number of variants and conditions of the instructions. For details, see one of the Arm Cortex Generic User Guides or Technical Reference Manuals.

An instruction operand can be a register, a constant, or another instruction-specific parameter. Instructions act on the operands and often store the result in a destination register. Many instructions have restrictions on using the PC or SP for the operands or destination register. See the Arm documentation for details.

Functional Group Cortex-M4 Co		Cortex-M0+	Brief List of Instruction Mnemonics	
Memory access 🖌 🖌		~	LDR, STR, ADR, PUSH, POP	
General data processing	sing 🗸 🗸		Cortex-M0+: ADD, ADC, AND, ASR, BICS, CMN, CMP, EOR, LSL, LSR, MOV, MVNS, ORR, REV, ROR, RSB, SBC, SUB, SXT, UXT, TST Cortex-M4 has all of the above plus: CLZ, ORN, RRX, SADD, SAS, SSA, SSUB, TEQ, UADD, UAS, USA, USUB	
Multiply and divide	~	MUL only	MLA, MLS, MUL, SDIV, SMLA, SMLS, SMMLA, SMMLS, SMUA, SMUL, SMUS, UDIV, UMAAL, UMLAL, UMULL	
Saturating	v –		SSAT, USAT, QADD, QSUB, QASX, QSAX, QDADD, QDSUB, UQADD, UQASX, UQSAX, UQSUB	
Packing and unpacking	~	_	PKH, SXT, SXTA, UXT, UXTA	
Bitfield	✓ –		BFC, BFI, SBFX, UBFX	
Branch and control 🗸		V	Cortex-M0+: B{cc}, BL, BLX, BX Cortex-M4 has all of the above plus: CBNZ, CBZ, IT, TB	
Miscellaneous 🗸 🗸		~	CPSID, CPSIE, DMB, DSB, ISB, MRS, MSR, NOP, SEV, SVC, WFE, WFI Cortex-M4 has all of the above plus BKPT	
Floating-point		_	VABS, VADD, VCMP, VCVT, VDIV, VFMA, VFNMA, VFMS, VFNMS, VLD, VLMA, VLMS, VMOV, VMRS, VMSR, VMUL, VNEG, VNMLA, VNMLS, VNMUL, VPOP, VPUSH, VSQRT, VST, VSUB	

Table 4-6. Instruction Set Summary - Cortex-M4 and Cortex-M0+

# 5. SRAM Controller



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

This chapter explains the PSoC 6 MCU SRAM Controller, its features, architecture, and wait states. The SRAM controller enables the CPU to read and write parts of the PSoC 6 SRAM.

## 5.1 Features

The CPUSS has up to three identical SRAM controllers; see the PSoC 61 datasheet/PSoC 62 datasheet for details.

The SRAM controller has the following features:

- Consists of two AHB-Lite interfaces:
  - An AHB-Lite bus interface on clk\_fast that connects to the fast bus infrastructure
  - □ An AHB-Lite bus interface on clk\_slow that connects to the slow bus infrastructure
- Supports programmable number of clk\_hf wait states
- Supports 8-, 16-, and 32-bit accesses

# 5.2 Architecture

The design has two AHB-Lite interfaces that connect to the AHB-Lite infrastructure. Each AHB-Lite interface is connected to a synchronization component that translates between the interface clock (either clk\_fast or clk\_slow) and the high-frequency clock (clk\_hf).

Arbitration is performed on the AHB-Lite transfers from the two ports (AHB-Lite interface). Arbitration uses device-wide bus master specific arbitration priorities. Therefore, although two AHB-Lite interfaces are provided, only one AHB-Lite transfer is accepted by the port arbitration component.

The AHB-Lite transfers are the origin for all SRAM accesses; that is, the write buffer and SRAM repair requests result from AHB-Lite transfers. The SRAM controller differentiates between the following three types of AHB-Lite transfers:

- AHB-Lite read transfers
- 32-bit AHB-Lite write transfers
- 8-bit and 16-bit AHB-Lite write transfers (also referred to as partial AHB-Lite write transfers)

Each type is described in more detail here.

**AHB-Lite read transfers.** An AHB-Lite read transfer is translated into an SRAM read access. If the read address matches in the write buffer, the SRAM has stale data and the write data provides the requested read data (this functionality is provided by the read merge component).



**32-bit AHB-Lite write transfers.** A 32-bit AHB-Lite write transfer is translated into an SRAM write access. If the write address matches in the write buffer, the matching write buffer entries have stale data and these entries are invalidated.

Partial AHB-Lite write transfers. A partial AHB-Lite write transfer is translated into an SRAM read access and an SRAM write access. The SRAM read access is the direct result of the partial write transfer and the SRAM write access is the result of a write buffer request. A partial write transfer requires an SRAM read access to retrieve the "missing" data bytes from the SRAM. If the read address matches in the write buffer, the SRAM has stale data and the write data provides the requested read data (this functionality is provided by the read merge component). The requested read data is merged with the partial write data to provide a complete 32-bit data word (this functionality is provided by the write merge component). The address and the merged write data are written to the write buffer. A future write buffer request results in an SRAM write access with the merged write data.

Only the partial AHB-Lite write transfers use the write buffer.

**Write buffer.** The write buffer is a temporary holding station for future SRAM write accesses.

The buffer allows SRAM write accesses to be postponed. This allows for more performance critical AHB-Lite requests to "overtake" write buffer requests. Memory consistency is guaranteed by matching the SRAM access address with the write buffer entries' addresses: a "matching" SRAM read access uses the read merge component and a matching SRAM write access invalidates the matching write buffer entries.

When the write buffer is full, an entry needs to be freed to accommodate future partial AHB-Lite write transfers. Therefore, a full write buffer raises the priority of the write buffer request path.

The write buffer is constructed as a FIFO with four entries (the order in which entries are written is the same as the order in which entries are read). Each entry consists of:

- A valid field
- An invalidated field
- A word address
- A 32-bit data word

Note that the merged write data written to the write buffer is always a 32-bit data word. Therefore, no byte mask is required.

When the write buffer is written (an entry is added): the entry valid field is set to '1' and the invalidated field is set to '0'.

When the write buffer is read (an entry is removed): the entry valid field is set to '0'. If the entry invalidate field is '1', the write buffer request path is selected for an SRAM write access. If the entry valid field is '0', no SRAM access is performed.

On an SRAM read access, a matching entry provides write buffer merge data for the read merge component.

On an SRAM write access resulting from a 32-bit AHB-Lite write transfer, a matching entry invalidated field is set to '1'.

The state of the write buffer is reflected by RAMi\_STATUS.WB\_EMPTY. The write buffer is not retained in Deep Sleep power mode. Therefore, when transitioning to system Deep Sleep power mode, the write buffer should be empty. Note that this requirement is typically met, because a transition to Deep Sleep power mode also requires that there are no outstanding AHB-Lite transfers. If there are no outstanding AHB-Lite transfers, the write buffer gets SRAM access.

# 5.3 Wait States

The programmable wait states represent the number of clk\_hf cycles for a read path through the SRAM memory to flipflops in either the fast domain (CM4 CPU) or slow domain (such as CM0+ CPU, DataWire, and DMA controller).

As the wait states are represented in clk\_hf cycles, the wait states do not have to be reprogrammed when the fast clock domain frequency (clk\_fast) or slow clock domain frequency (clk\_slow) is changed. However, it may be necessary to reprogram the wait states when the high-frequency clock domain (clk\_hf) is changed. This means the required number of wait states is a function of the clk\_hf frequency.

The fast clock domain is timing closed at a higher frequency than the slow clock domain. Therefore, the read path through the SRAM memory to flipflops in the fast domain is faster than the read path through the SRAM memory to flipflops in the slow domain. In other words, the required number of "fast" wait states (RAMi\_CTL.FAST\_WS) should be less than or equal to the required number of "slow" wait states (RAMi\_CTL.SLOW\_WS).

The SRAM controller also has internal SRAM read paths. These paths are to flipflops in the SRAM controller in the high-frequency clock domain (clk\_hf). For these SRAM accesses (for example, an SRAM read access to support a partial AHB-Lite write transfer), the fast wait states are used. This is because the maximum fast domain frequency (clk\_fast) equals the high-frequency domain frequency (clk\_hf).

# 6. Protection Units



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

Protection units are implemented in the PSoC 6 MCU to enforce security based on different operations. A protection unit allows or restricts bus transfers. The rules are enforced based on specific properties of a transfer. The rules that determine protection are implemented in protection structures (a register structure). A protection structure defines the protected address space and the protection attributes. The hardware that evaluates these protection structures, to restrict or permit access, is the protection unit. The PSoC device has different types of protection units such as MPU, SMPU, and PPU. Each have a distinct set of protection structures, which helps define different protection regions and their attributes.

# 6.1 Architecture

Figure 6-1 shows a conceptual view of implementation of the PSoC protection system.




Figure 6-1. Conceptual View of PSoC Protection System



The functioning of a secure system is based on the following:

- Bus masters: This term refers to the bus masters in the architecture. In a PSoC 6 device, an example of a bus master is a Cortex-M core, DMA, or a test controller.
- Protection units: Protection units are the hardware engines that enforce the protection defined by protection structures. There are three types of protection units, acting at different levels of memory access with different precedence and priority of protection – MPU, SMPU, and PPU.
- Protection structure: A protection structure is a register structure in memory that sets up the rules based on which each protection unit will evaluate a transfer. Each protection unit associates itself to multiple protection structures. The protection structure associated with a protection unit are evaluated in the order starting with the protection structure with the largest index. For example, if there are 16 protection structures associated with a protection unit, then the evaluation of a transfer starts from protection structure 15 and counts down. Physically a protection structure is a register structure in the memory map that defines a protection rule. Each protection structure constitutes the following:
  - Defines a memory region on which the rule is applied. It designates what the bus transfer needs to be evaluated against this protection structure.
    - Base address
    - Size of memory block
  - A set of protection attributes
    - R/W/X
    - User/privilege
    - Secure/non Secure
    - Protection context
- Protection attributes: These are properties based on which a transfer is evaluated. There are multiple protection attributes. The set of protection attributes available for a protection structure depends on the protection unit it is associated with. Protection attributes appear in two places:
  - Protection structures: Protection attributes associated with a protection structure set the rules for access based on these attributes.
  - Bus master's protection attribute: Each bus master has its own access attributes, which define the bus master's access privileges. Some of these attributes, such as secure/non-secure, are set for a master. Other attributes such as protection context and user/ privilege attribute are dynamic attributes, which change based on bus master's context and state.

In summary, a PSoC 6 device has protection units that act as a gate for any access to the PSoC memory map. The rules for protection are set by the protection structures. Each bus master is qualified by its own protection attribute. For every bus transfer, the protection unit compares the bus master's protection attribute and accessed address against the rules set in the protection structures and decides on providing or denying access.

# 6.2 PSoC 6 Protection Architecture

When there is a memory (SRAM/flash/peripheral) access by a bus master, the access is evaluated by a protection unit against the protection attributes set in protection structures for the memory location being accessed. If the bus master's protection attributes satisfy the protection attributes set in the protection structures, then access is allowed by the protection unit. If there is an access restriction, a fault condition is triggered and a bus error occurs. Thus protection units secure bus transfer address range either in memory locations (SRAM/flash) or peripheral registers. From an architectural perspective, there is no difference between memory protection and peripheral protection. However, from an implementation perspective, separate memory and peripheral protection is provided.

Two types of protection units, memory protection units (MPU) and shared memory protection units (SMPU), are provided in the CPU subsystem (CPUSS) to protect memory locations. A separate protection unit type is provided for peripheral protection (PPU) in the PERI:

- A bus master may have a dedicated MPU. In a CPU bus master, the MPU is typically implemented as part of the CPU and is under control of the OS/kernel. In a non-CPU bus master, the MPU is typically implemented as part of the bus infrastructure and under control of the OS/kernel of the CPU that "owns or uses" the bus master. If a CPU switches tasks or if a non-CPU switches ownership, the MPU settings are typically updated by OS/kernel software. The different MPU types are:
  - □ An MPU that is implemented as part of the CPU. This type is found in the Arm CM0+ and CM4 CPUs.
  - An MPU that is implemented as part of the bus infrastructure. This type is found in bus masters such as crypto and test controller. The definition of this MPU type follows the Arm MPU definition (in terms of memory region and access attribute definition) to ensure a consistent software interface.
- SMPUs are intended for implementing protection in a situation with multiple bus masters. These protection units implement a concept called Protection Context. A protection context is a pseudo state of a bus master, which can be used to determine access attributes across multiple masters. The protection context is a protection attribute not specific to a bus master. The SMPUs can distinguish between different protection contexts; they can also distinguish secure from non-secure accesses.



This allows for an effective protection in a multi-core scenario.

- PPUs are protection units provided in the PERI register space for peripheral protection. The PPU attributes are similar to the SMPU, except that they are intended for protecting the peripheral space. Refer to the registers TRM for details. The PPUs are intended to distinguish between different protection contexts and to distinguish secure from non-secure accesses and user mode accesses from privileged mode accesses. There are two types of PPU structures.
  - Fixed PPUs implement protection for fixed address regions that typically correspond to a specific peripheral
  - Programmable PPUs allows the user to program the address region to be protected

The platform's DMA controller does not have an MPU. Instead, a DMA controller channel inherits the access control attributes of the bus transfer that programmed the channel.

The definition of SMPU and PPU follows the MPU definition and adds the capability to distinguish accesses from different protection contexts (the MPU does not include support for a protection context). If security is required, the SMPU and possibly PPUs MMIO registers must be controlled by a secure CPU that enforces system-wide protection.

Figure 6-2 gives an overview of the location of MPUs, SMPUs, and PPUs in the system. Note that a peripheral group PPU needs to provide access control only to the peripherals within a peripheral group (group of peripherals with a shared bus infrastructure).

As mentioned, the MPU, SMPU, and PPU protection functionality follows the Arm MPU definition:

- Multiple protection structures are supported.
- Each structure specifies an address range in the unified memory architecture and access attributes. An address range can be as small as 32 bytes.

A protection violation is caused by a mismatch between a bus master's access attributes and the protection structure and access attributes for the memory region configured in the protection structure.

A bus transfer that violates a protection structure results in a bus error.

For AXI transfers, the complete address range is matched. If a transfer references multiple 32-byte regions (the smallest protection structure address range is 32 bytes), multiple cycles are required for matching – one cycle per 32-byte region.

Protection violations are captured in the fault report structure to allow for failure analysis. The fault report structures can generate an interrupt to indicate the occurrence of a fault. This is useful if the violating bus master cannot resolve the bus error by itself, but requires another CPU bus master to resolve the bus error on its behalf.

For buffered mode а of transfer (CPUSS BUFF CTL[WRITE BUFF]), the behavior during protection violation is different. When CPUSS BUFF CTL[WRITE BUFF] is set to '1', the write transfers on the bus are buffered. So the transfer is first acknowledged when the buffer receives the transfer. A protection violation will be only evaluated when the actual write happens at the destination register. This leads to the write transfer not generating a bus error for buffered mode. However, a fault will be registered as soon as the transfer tries to write the destination location. Therefore, for buffered writes, the user must verify the fault structure to make sure no violations have occurred.


A protection violation results in a bus error and the bus transfer will not reach its target. An MPU or SMPU violation that targets a peripheral will not reach the associated protection evaluation (PPU). In other words, MPU and SMPU have a higher priority over PPU.

Protection unit addresses the following:

- Security requirements. This includes prevention of malicious attacks to access secure memory or peripherals. For example, a non-secure master should not be able to access key information in a secure memory region.
- Safety requirements. This includes detection of accidental (non-malicious) software errors and random hardware errors. Enabling failure analysis is important so the root cause of a safety violation can be investigated. For example, analyzing a flash memory failure on a device that is returned from the field should be possible.

To address security requirements, the Cortex M0+ is used as a 'secure CPU'. This CPU is considered a trusted entity. Any access by the CPU tagged as "secure" will be called "secure access".





#### Figure 6-2. PSoC 6 Protection Architecture

The different types of protection units cater to different use cases for protection.

Table 6-1.	Protection	Use Cases
------------	------------	-----------

Protection Unit Type	Use
Arm MPU	Used to protect memory between tasks within in a single Arm core. A task in one of the Arm cores can protect its memory from access by another task in the same core.
MPU Same as the Arm MPU, but for other bus masters such as the test controller or crypto, which built-in MPU in their block IP.	
SMPU	Used to protect memory addresses that are shared between multiple bus masters.
Fixed PPU protection structures	These protect specific peripheral memory space. The protection structures have a preprogrammed memory region and can be used only to protect the peripheral it was intended for.
Programmable PPU protection structures	These protect the peripheral space but the memory region is not fixed. So users can easily program it to protect any space in the peripheral memory region.

# 6.3 Register Architecture

The protection architecture has different conceptual pieces and different sets of registers correspond to each of these concepts.

## 6.3.1 Protection Structure and Attributes

The MPU, SMPU, and PPU protection structure definition follows the Arm definition. Each protection structure is defined by:

- An address region
- Access control attributes

A protection structure is always aligned on a 32-byte boundary in the memory space. Two registers define a protection structure: ADDR (address register) and ATT (attribute register). This structure alignment and organization allow straightforward protection of the protection structures by the protection scheme. This is discussed later in this chapter.

Address region: The address region is defined by:

- The base address of a region as specified by ADDR.ADDR.
- The size of a region as specified by ATT.REGION\_SIZE.
- Individual disables for eight subregions within the region, as specified by ADDR.SUBREGION\_DISABLE.



The REGION\_SIZE field specifies the size of a region. The region size is a power of 2 in the range of [256 B, 4 GB]. The base address ADDR specifies the start of the region, which must be aligned to the region size. A region is partitioned into eight equally sized sub-regions. The SUBREGION\_DISABLE field specifies individual enables for the sub-regions within a region. For example, a REGION\_SIZE of "0x08" specifies a region size of 512 bytes. If the start address is 0x1000:5400 (512-byte aligned), the region ranges from 0x1000:5400 to 0x1000:55ff. This region is partitioned into the following eight 64-byte subregions:

subregion 0 from 0x1000:5400 to 0x1000:543f

subregion 1 from 0x1000:5440 to 0x1000:547f

...

subregion 7 from 0x1000:55c0 to 0x1000:55ff.

If the SUBREGION\_DISABLE is 0x82 (bitfields 1 and 7 are '1'), subregions 1 and 7 are disabled; subregions 0, 2, 3, 4, 5, and 6 are enabled.

In addition, an ATT.ENABLED field specifies whether the region is enabled. Only enabled regions participate in the protection "matching" process. Matching identifies if a bus transfer address is contained within an enabled subregion (SUBREGION\_DISABLE) of an enabled region (ENABLED).

**Protection attributes:** The protection attributes specify access control to the region (shared by all subregions within the region). Access control is performed by comparing against a bus master's protection attributes of the bus master performing the transfer. The following access control fields are supported:

- Control for read accesses in user mode (ATT.UR field).
- Control for write accesses in user mode (ATT.UW field).
- Control for execute accesses in user mode (ATT.UX field).
- Control for read accesses in privileged mode (ATT.PR field).
- Control for write accesses in privileged mode (ATT.PW field).
- Control for execute accesses in privileged mode (ATT.PX field).
- Control for secure access (ATT.NS field).
- Control for individual protection contexts (ATT.PC\_MASK[15:0], with MASK[0] always constant at 1). This protection context control field is present only for the SMPU and PPU.

The execute and read access control attributes are orthogonal. Execute transfers are typically read transfers. To allow execute and read transfers in user mode, both ATT.UR and ATT.UX must be set to '1'. To allow data and read transfers in user mode, only ATT.UR must be set to '1'. In addition, the ATT.PC\_MATCH control field is supported, which controls "matching" and "access evaluation" processes. This control field is present only for the SMPU and PPU protection structures.

For example, only protection context 2 can access a specific address range. These accesses are restricted to read and write secure accesses in privileged mode. The access control fields are programmed as follows:

- ATT.UR is 0: read accesses in user mode not allowed.
- ATT.UW is 0: write accesses in user mode not allowed.
- ATT.UX is 0: execute accesses in user mode not allowed.
- ATT.PR is 1: read accesses in privileged mode allowed.
- ATT.PW is 1: write accesses in privileged mode allowed.
- ATT.PX is 0: execute accesses in privileged mode not allowed.
- ATT.NS is 0: secure access required.
- ATT.PC\_MASK is 0x0005: protection context 1 and 3 accesses enabled (all other protection contexts are disabled).
- ATT.PC\_MATCH is 0: the PC\_MASK field is used for access evaluation. Three separate access evaluation subprocesses are distinguished:
  - □ A subprocess that evaluates the access based on read/write, execute, and user/privileged access attributes.
  - □ A subprocess that evaluates the access based on the secure/non-secure attribute.
  - A subprocess that evaluates the access based on the protection context index (used only by the SMPU and PPU when ATT.PC\_MATCH is 0).



If all access evaluations are successful, access is allowed. If any process evaluation is unsuccessful, access is not allowed. Matching the bus transfer address and access evaluation of the bus transfer (based on access attributes) are two independent processes:

- Matching process. For each protection structure, the process identifies whether a transfer address is contained within the address range. This identifies the "matching" regions.
- Access evaluation process. For each protection structure, the process evaluates the bus transfer access attributes against the access control attributes.

A protection unit typically has multiple protection structures and evaluates the protection structures in decreasing order. The first matching structure provides the access control attributes for the evaluation of the transfer's access attributes. In other words, higher-indexed structures take precedence over lower-indexed structures.

Notes:

- If no protection structure provides a match, the access is allowed.
- If multiple protection structures provide a match, the access control attributes for the access evaluation are provided by the protection structure with the highest index.

An example of using the PC\_MATCH feature is as follows. Two SMPU structures are configured to protect the same address range:

■ Case 1: SMPU#2: PC = 3, PC\_MATCH = 0 SMPU#1: PC = 2, PC\_MATCH = 0

To access the master of protection context 2, SMPU#2 has the highest index and address match, but attributes do not match; therefore, access is restricted. The SMPU#1 is not evaluated because the PC MATCH is 0.

■ Case 2: SMPU#2: PC = 3, PC\_MATCH = 1 SMPU#1: PC = 2, PC\_MATCH = 0

The SMPU#2 address matches but PC does not match and is skipped because PC\_MATCH is 1. SMPU#1 is evaluated and the address and attributes match; therefore, access is allowed.

As mentioned, the protection unit evaluates the protection structures in decreasing order. From a security requirements perspective, this is of importance: a non-secure protection context must not be able to add protection structures that have a higher index than the protection structures that provide secure access. The protection structure with a higher index can be programmed to allow non-secure accesses. Therefore, in a secure system, the higher programmable protection structures are protected to only allow restricted accesses



# 6.4 Bus Master Protection Attributes

The protection structures set up the rules for different memory regions and their access attributes. The bus master's own protection attributes are used by the protection units to regulate access, based on rules set by the protection structures. Not all bus masters provide all protection attributes that are associated with a bus transfer. Some examples are:

- None of the bus masters has a native protection context attribute. This must be set dynamically based on the task being executed by the bus master.
- The Arm Cortex M4 and Arm Cortex M0+ CPUs provide a user/privilege attribute, but do not provide a secure/non-secure attribute natively. This must be set at a system level.

To ensure system-wide restricted access, missing attributes are provided by register fields. These fields may be set during the boot process or by the secure CPU.

- The SMPU MS\_CTL.PC\_MASK[] and MPU MS\_CTL.PC[] register fields provide protection context functionality.
- The SMPU MS\_CTL.P register field provides the user/privileged attribute for those masters that do not provide their own attribute.
- The SMPU MS\_CTL.NS register provides the secure/non-secure attribute for those masters that do not provide their own attribute.
- Masters that do not provide an execute attribute have the execute attribute set to '0'.

The DMA controller channels inherit the access control attributes of the bus transfers that configured the DMA channel.

- All the bus masters in the system have SMPU and MPU MS\_CTL registers associated with them.
- The MPU MS\_CTL.PC\_SAVED field (and associated protection context 0 functionality, which is discussed later in the chapter) is only present for the CM0+ master.
- The SMPU MS\_CTL.P, MS\_CTL.NS, and MS\_CTL.PC\_MASK fields are not present for the DMA. The bus transfer attributes are provided through "inheritance": the bus transfer attributes are from the master that owns the DMA channel that initiated the bus transfer.
- The MPU MS\_CTL register is not present for the DMA masters. The protection context (PC) bus transfer attribute is provided through inheritance.

# 6.5 **Protection Context**

Each bus master has a MPU MS\_CTL.PC[3:0] protection context field. This protection context is used as the protection context attribute for all bus transfers that are initiated by the master. The SMPUs and PPUs allow or restrict bus transfers based on the protection context attribute.

Multiple masters can share a protection context. For example, a CPU and a crypto controlled by the CPU may share a protection context (the CPU and crypto PC[] fields are the same). Therefore, the CPU and crypto share the SMPU and PPU access restrictions.

A bus master protection context is changed by reprogramming the master's PC[] field. Changing a protection context is required for CPU bus masters that may transition between multiple tasks, each catering to different protection contexts. As the protection context allows or restricts bus transfers, changes to the protection context should be controlled and should not compromise security. Furthermore, changes to the protection context should incur limited CPU overhead to allow for frequent protection context changes. Consider a case in which a CPU executes two software stacks with different protection contexts. To this end, each bus master has an SMPU MS\_CTL.PC\_MASK[15:0] protection context mask field that identifies what protection contexts can be programmed for the bus master:

- The protection context field MS\_CTL.PC[3:0]. This register is controlled by the associated bus master and has the same access restrictions as the bus master's MPU registers.
- The protection context mask field MS\_CTL.PC\_MASK[15:0]. This register is controlled by the secure CPU and has the same access restrictions as the SMPU registers.

The PC\_MASK[] field is a "hot-one" field that specifies whether the PC[] field can be programmed with a specific protection context. Consider an attempt to program PC[] to '3':

- If PC\_MASK[3] is '1', PC[] is set to "3".
- If PC\_MASK[3] is '0', PC[] is not changed.



# 6.6 Protection Contexts 0, 1, 2, 3

The PSoC 6 MCU supports protection contexts to isolate software execution for security and safety purposes. Protection contexts are used to restrict access to memory and peripheral resources.

Out of a maximum of 16 protections contexts (PCs), four PCs are treated special: the entry to special PCs 0, 1, 2, and 3 is hardware-controlled. For each PC i, a programmable exception handler address is provided (CM0\_PCi\_HANDLER.ADDR [31:0]). A CPU exception handler fetch, which returns a handler address that matches the programmed CM0\_PCi\_HANDLER.ADDR[31:0] address value, causes the CM0+ PC to be changed to PC i by hardware. However, if the current PC is already 0, 1, 2, or 3, the current PC is not changed (an attempt to change the PC results in an AHB-Lite bus error). This ensures that CPU execution in PC 0, 1, 2, or 3 cannot be interrupted/preempted by CPU execution in another PC 0, 1, 2, or 3. In other words, CPU execution in PC 0, 1, 2, or 3 requires cooperative multi-tasking between the different PCs. This means that hand-overs between different PCs are software-scheduled/controlled. A security implementation requires PC software to clean/zeroize information that it wants to keep confidential from other PC software.

The following pseudo code gives a description of the hardware control over the CM0+ current PC "pc":

```
(CM0_PC_CTL.VALID[0] & (addr == CM0_PC0_HANDLER. ADDR)) {match_new, pc_new} = {1, 0};
if
else if (CM0_PC_CTL.VALID[1] & (addr == CM0_PC1_HANDLER.ADDR)) {match_new, pc_new} = {1, 1};
else if (CM0_PC_CTL.VALID[2] & (addr == CM0_PC2_HANDLER.ADDR)) {match_new, pc_new} = {1, 2};
else if (CM0_PC_CTL.VALID[3] & (addr == CM0_PC3_HANDLER.ADDR)) {match_new, pc_new} = {1, 3};
else
                                                                 match_new
                                                                                     = 0;
if ("exception handler fetch")
begin
   if (match_new)
  begin
     if
              (pc == pc_new)
                                      ;
      else if (CM0_PC_CTL.VALID[pc]) "AHB-Lite bus error";
                                                                 pc};
      else
                                      \{pc, pc\_saved\} = \{pc\_new,
                                                                           // "push"
   end
   else
  begin
                                      {pc, pc_saved} = {pc_saved, pc_saved};
                                                                              // "pop"
   end
```

end

Note that each of the protection special PCs 0, 1, 2, and 3 have a dedicated CM0\_PC\_CTL.VALID[i] field to specify that the PC's exception handler address is provided through CM0\_PCi\_HANDLER.ADDR[31:0]. If a PC's exception handler address is not provided, the PC is treated as an ordinary PC (PCs 4, 5, ..., 15). Note that the current PC "pc" and a saved PC "pc\_saved" implement a two-entry stack. Hardware pushes the current PC to the stack upon entry of a special exception handler. Hardware then pushes the saved PC from the stack upon entry of an ordinary exception handler. An attempt to enter a special exception handler with a different PC results in an AHB-Lite bus error (which causes the CPU to enter the bus fault exception handler). This scenario should not occur in a carefully designed cooperative multi-tasking software implementation.

Of the four special PCs, PC 0 is treated differently:

- It is the default PC value after a Deep Sleep reset.
- It has unrestricted access; that is, it is not affected by the CPUSS and PERI protection schemes. Therefore, the Cypress boot code software always starts execution in PC 0. The boot code software initializes the protection structures and initializes the CM0\_PCi\_HANDLER registers. The boot code is considered "trusted" software and its unrestricted access in PC 0 is not considered a protection concern. After initialization of the protection information, the access to the protection information itself is typically restricted for all other PCs (the boot code software deploys the restrictions) and the protection information provides specific restricted access to the other special PCs and ordinary PCs (1, 2, ..., 15). As part of the boot process configuration, the following things happen:
  - The boot process sets MPUn.MS\_CTL.PC\_SAVED to a context that is not a special. context. This is required to prevent accidental/malicious incorrect entry into a special context.
  - □ If the system configuration does not use PC=0 after boot is complete, the boot process disables all future use of PC=0 by making ineffective CPUSS.CM0\_PC0\_HANDLER by clearing CPUSS.CM0\_PC\_CTL.VALID[0]. Furthermore, the



protection region CPUSS.BOOT is assigned to be accessible from PC=0 only, which ensures these settings can no longer be changed after boot.

- □ The boot process then changes the current PC by changing MPUn.MS\_CTL.PC to a protection context that is not a special context. This is done for all currently active masters (which typically is only the CM0+).
- When the above is complete, the system executes a regular (not special) context and can enter into special contexts only through the use of interrupts using the special handler addresses.

# 6.7 **Protection Structure**


## 6.7.1 Protection Violation

If an MPU, SMPU, or PPU detects a not-allowed transfer, the bus transfer results in a bus error. The bus transfer does not reach its target memory location or peripheral register. In addition, information on the violating bus transfer is communicated to the fault report structure.

#### 6.7.2 MPU

The MPUs are situated in the CPUSS and are associated to a single master. An MPU distinguishes user and privileged accesses from a single bus master. However, the capability exists to perform access control on the secure/non-secure attribute.

As an MPU is associated to a single master, the MPU protection structures do not provide protection context control attributes.






## 6.7.3 SMPU

The SMPU is situated in the CPUSS and is shared by all bus masters. The SMPU distinguishes between different protection contexts and distinguishes secure from non-secure accesses. However, the capability exists to perform access control on the user/privileged mode attribute.





#### Figure 6-4. SMPU Functionality

Note that a single set of SMPU region structures provides the same protection information to all SMPUs in the systems.

#### 6.7.4 PPU

The PPUs are situated in the PERI block and are associated with a peripheral group (a group of peripherals with a shared AHB-Lite bus infrastructure). A PPU is shared by all bus masters. The PPU distinguishes between different protection contexts; it also distinguishes secure from non-secure accesses and user mode from privileged mode accesses.




Figure 6-5. PPU Functionality

There are two types of PPU structures: fixed and programmable.

The fixed PPU structures protect fixed areas of memory and hence a specific predetermined peripheral region. In other words, the ADDR, SUBREGION\_DISABLE, and REGION\_SIZE fields are fixed for a specific device. Refer to the



registers TRM for a definition of fixed PPUs and the address regions they protect. Their protection attributes can be configured for each protection context.

Protection Structure	Base Address of Protected Region	Size of Protected Region	Protected Block
PERI_MS_PPU_FX0	0x4000000	8 KB	Peripheral Clock
PERI_MS_PPU_FX1	0x40004010	4 B	Peripheral Group Structure 0
PERI_MS_PPU_FX2	0x40004030	4 B	Peripheral Group Structure 1
PERI_MS_PPU_FX3	0x40004050	4 B	Peripheral Group Structure 2
PERI_MS_PPU_FX4	0x40004060	32 B	Peripheral Group Structure 3
PERI_MS_PPU_FX5	0x40004080	32 B	Peripheral Group Structure 4
PERI_MS_PPU_FX6	0x400040A0	32 B	Peripheral Group Structure 5
PERI_MS_PPU_FX7	0x400040C0	32 B	Peripheral Group Structure 6
PERI_MS_PPU_FX8	0x40004120	32 B	Peripheral Group Structure 9
PERI_MS_PPU_FX9	0x40008000	32 KB	Peripheral Trigger Group
PERI_MS_PPU_FX16	0x40200000	1 KB	CPUSS
PERI_MS_PPU_FX17	0x40201000	4 KB	CPUSS_CM0
PERI_MS_PPU_FX18	0x40202000	512 B	CPUSS_CM0
PERI_MS_PPU_FX19	0x40208000	1 KB	CPUSS_CM0_SYSTEM_INT
PERI_MS_PPU_FX20	0x4020A000	1 KB	CPUSS_CM4_SYSTEM_INT
PERI_MS_PPU_FX21	0x40210000	256 B	Fault Structure 0
PERI_MS_PPU_FX22	0x40210100	256 B	Fault Structure 1
PERI_MS_PPU_FX23	0x40220000	32 B	IPC Structure 0
PERI_MS_PPU_FX24	0x40220020	32 B	IPC Structure 1
PERI_MS_PPU_FX25	0x40220040	32 B	IPC Structure 2
PERI_MS_PPU_FX26	0x40220060	32 B	IPC Structure 3
PERI_MS_PPU_FX27	0x40220080	32 B	IPC Structure 4
PERI_MS_PPU_FX28	0x402200A0	32 B	IPC Structure 5
PERI_MS_PPU_FX29	0x402200C0	32 B	IPC Structure 6
PERI_MS_PPU_FX30	0x402200E0	32 B	IPC Structure 7
PERI_MS_PPU_FX31	0x40220100	32 B	IPC Structure 8
PERI_MS_PPU_FX32	0x40220120	32 B	IPC Structure 9
PERI_MS_PPU_FX33	0x40220140	32 B	IPC Structure 10
PERI_MS_PPU_FX34	0x40220160	32 B	IPC Structure 11
PERI_MS_PPU_FX35	0x40220180	32 B	IPC Structure 12
PERI_MS_PPU_FX36	0x402201A0	32 B	IPC Structure 13
PERI_MS_PPU_FX37	0x402201C0	32 B	IPC Structure 14
PERI_MS_PPU_FX38	0x402201E0	32 B	IPC Structure 15
PERI_MS_PPU_FX39	0x40221000	16 B	IPC Interrupt Structure 0
PERI_MS_PPU_FX40	0x40221020	16 B	IPC Interrupt Structure 1
PERI_MS_PPU_FX41	0x40221040	16 B	IPC Interrupt Structure 2
PERI_MS_PPU_FX42	0x40221060	16 B	IPC Interrupt Structure 3
PERI_MS_PPU_FX43	0x40221080	16 B	IPC Interrupt Structure 4
PERI_MS_PPU_FX44	0x402210A0	16 B	IPC Interrupt Structure 5
PERI_MS_PPU_FX45	0x402210C0	16 B	IPC Interrupt Structure 6
PERI_MS_PPU_FX46	0x402210E0	16 B	IPC Interrupt Structure 7
PERI_MS_PPU_FX47	0x40221100	16 B	IPC Interrupt Structure 8
PERI_MS_PPU_FX48	0x40221120	16 B	IPC Interrupt Structure 9
PERI_MS_PPU_FX49	0x40221140	16 B	IPC Interrupt Structure 10



Protection Structure	Base Address of Protected Region	Size of Protected Region	Protected Block
PERI_MS_PPU_FX50	0x40221160	16 B	IPC Interrupt Structure 11
PERI_MS_PPU_FX51	0x40221180	16 B	IPC Interrupt Structure 12
PERI_MS_PPU_FX52	0x402211A0	16 B	IPC Interrupt Structure 13
PERI_MS_PPU_FX53	0x402211C0	16 B	IPC Interrupt Structure 14
PERI_MS_PPU_FX54	0x402211E0	16 B	IPC Interrupt Structure 15
PERI_MS_PPU_FX55	0x40230000	64 B	Protection Unit SMPU
PERI_MS_PPU_FX56	0x40234000	4 B	Protection Unit MPU0
PERI_MS_PPU_FX57	0x40237800	4 B	Protection Unit MPU14
PERI_MS_PPU_FX58	0x40237C00	1 KB	Protection Unit MPU15
PERI_MS_PPU_FX59	0x40240000	8 B	FLASHC
PERI_MS_PPU_FX60	0x40240008	4 B	FLASHC
PERI_MS_PPU_FX61	0x40240200	256 B	FLASHC
PERI_MS_PPU_FX62	0x40240400	128 B	FLASHC CM0+ cache
PERI_MS_PPU_FX63	0x40240480	128 B	FLASHC CM4 cache
PERI_MS_PPU_FX64	0x40240500	4 B	FLASHC Crypto Buffer
PERI_MS_PPU_FX65	0x40240580	4 B	FLASHC DW0 Buffer
PERI_MS_PPU_FX66	0x40240600	4 B	FLASHC DW1 Buffer
PERI_MS_PPU_FX67	0x40240680	4 B	FLASHC DMAC Buffer
PERI_MS_PPU_FX68	0x4024F000	4 KB	FLASHC Flash Macro
PERI_MS_PPU_FX69	0x40260000	256 B	SRSS
PERI_MS_PPU_FX70	0x40260100	16 B	Test Mode Control
PERI_MS_PPU_FX71	0x40260180	16 B	Watchdog Counter Control
PERI_MS_PPU_FX72	0x40260200	128 B	Multi-Counter Watchdog Timer
PERI_MS_PPU_FX73	0x40260300	256 B	Clock
PERI_MS_PPU_FX74	0x40260400	1 KB	Clock
PERI_MS_PPU_FX75	0x40260800	8 B	Reset Cause
PERI_MS_PPU_FX76	0x40267000	4 KB	Power and Clock Test Registers
PERI_MS_PPU_FX77	0x4026FF00	128 B	Power and Clock Test Registers
PERI_MS_PPU_FX78	0x40270000	64 KB	Backup Control
PERI_MS_PPU_FX79	0x40280000	128 B	DMA Controller (DW) 0
PERI_MS_PPU_FX80	0x40290000	128 B	DMA Controller (DW) 1
PERI_MS_PPU_FX81	0x40280100	128 B	DMA Controller (DW) 0 CRC
PERI_MS_PPU_FX82	0x40290100	128 B	DMA Controller (DW) 1 CRC
PERI_MS_PPU_FX83	0x40288000	64 B	DMA Controller (DW) 0 Channel Structure 0
PERI_MS_PPU_FX84	0x40288040	64 B	DMA Controller (DW) 0 Channel Structure 1
PERI_MS_PPU_FX85	0x40288080	64 B	DMA Controller (DW) 0 Channel Structure 2
PERI_MS_PPU_FX86	0x402880C0	64 B	DMA Controller (DW) 0 Channel Structure 3
PERI_MS_PPU_FX87	0x40288100	64 B	DMA Controller (DW) 0 Channel Structure 4
PERI_MS_PPU_FX88	0x40288140	64 B	DMA Controller (DW) 0 Channel Structure 5
PERI_MS_PPU_FX89	0x40288180	64 B	DMA Controller (DW) 0 Channel Structure 6
PERI_MS_PPU_FX90	0x402881C0	64 B	DMA Controller (DW) 0 Channel Structure 7
PERI_MS_PPU_FX91	0x40288200	64 B	DMA Controller (DW) 0 Channel Structure 8
PERI_MS_PPU_FX92	0x40288240	64 B	DMA Controller (DW) 0 Channel Structure 9
PERI_MS_PPU_FX93	0x40288280	64 B	DMA Controller (DW) 0 Channel Structure 10
PERI_MS_PPU_FX94	0x402882C0	64 B	DMA Controller (DW) 0 Channel Structure 11
PERI_MS_PPU_FX95	0x40288300	64 B	DMA Controller (DW) 0 Channel Structure 12



Protection Structure	Base Address of Protected Region	Size of Protected Region	Protected Block	
PERI_MS_PPU_FX96	0x40288340	64 B	DMA Controller (DW) 0 Channel Structure 13	
PERI_MS_PPU_FX97	0x40288380	64 B	DMA Controller (DW) 0 Channel Structure 14	
PERI_MS_PPU_FX98	0x402883C0	64 B	DMA Controller (DW) 0 Channel Structure 15	
PERI_MS_PPU_FX99	0x40288400	64 B	DMA Controller (DW) 0 Channel Structure 16	
PERI_MS_PPU_FX100	0x40288440	64 B	DMA Controller (DW) 0 Channel Structure 17	
PERI_MS_PPU_FX101	0x40288480	64 B	DMA Controller (DW) 0 Channel Structure 18	
PERI_MS_PPU_FX102	0x402884C0	64 B	DMA Controller (DW) 0 Channel Structure 19	
PERI_MS_PPU_FX103	0x40288500	64 B	DMA Controller (DW) 0 Channel Structure 20	
PERI_MS_PPU_FX104	0x40288540	64 B	DMA Controller (DW) 0 Channel Structure 21	
PERI_MS_PPU_FX105	0x40288580	64 B	DMA Controller (DW) 0 Channel Structure 22	
PERI_MS_PPU_FX106	0x402885C0	64 B	DMA Controller (DW) 0 Channel Structure 23	
PERI_MS_PPU_FX107	0x40288600	64 B	DMA Controller (DW) 0 Channel Structure 24	
PERI_MS_PPU_FX108	0x40288640	64 B	DMA Controller (DW) 0 Channel Structure 25	
PERI_MS_PPU_FX109	0x40288680	64 B	DMA Controller (DW) 0 Channel Structure 26	
PERI_MS_PPU_FX110	0x402886C0	64 B	DMA Controller (DW) 0 Channel Structure 27	
PERI_MS_PPU_FX111	0x40288700	64 B	DMA Controller (DW) 0 Channel Structure 28	
PERI_MS_PPU_FX112	0x40288740	64 B	DMA Controller (DW) 0 Channel Structure 29	
PERI_MS_PPU_FX113	0x40298000	64 B	DMA Controller (DW) 1 Channel Structure 0	
PERI_MS_PPU_FX114	0x40298040	64 B	DMA Controller (DW) 1 Channel Structure 1	
PERI_MS_PPU_FX115	0x40298080	64 B	DMA Controller (DW) 1 Channel Structure 2	
PERI_MS_PPU_FX116	0x402980C0	64 B	DMA Controller (DW) 1 Channel Structure 3	
PERI_MS_PPU_FX117	0x40298100	64 B	DMA Controller (DW) 1 Channel Structure 4	
PERI_MS_PPU_FX118	0x40298140	64 B	DMA Controller (DW) 1 Channel Structure 5	
PERI_MS_PPU_FX119	0x40298180	64 B	DMA Controller (DW) 1 Channel Structure 6	
PERI_MS_PPU_FX120	0x402981C0	64 B	DMA Controller (DW) 1 Channel Structure 7	
PERI_MS_PPU_FX121	0x40298200	64 B	DMA Controller (DW) 1 Channel Structure 8	
PERI_MS_PPU_FX122	0x40298240	64 B	DMA Controller (DW) 1 Channel Structure 9	
PERI_MS_PPU_FX123	0x40298280	64 B	DMA Controller (DW) 1 Channel Structure 10	
PERI_MS_PPU_FX124	0x402982C0	64 B	DMA Controller (DW) 1 Channel Structure 11	
PERI_MS_PPU_FX125	0x40298300	64 B	DMA Controller (DW) 1 Channel Structure 12	
PERI_MS_PPU_FX126	0x40298340	64 B	DMA Controller (DW) 1 Channel Structure 13	
PERI_MS_PPU_FX127	0x40298380	64 B	DMA Controller (DW) 1 Channel Structure 14	
PERI_MS_PPU_FX128	0x402983C0	64 B	DMA Controller (DW) 1 Channel Structure 15	
PERI_MS_PPU_FX129	0x40298400	64 B	DMA Controller (DW) 1 Channel Structure 16	
PERI_MS_PPU_FX130	0x40298440	64 B	DMA Controller (DW) 1 Channel Structure 17	
PERI_MS_PPU_FX131	0x40298480	64 B	DMA Controller (DW) 1 Channel Structure 18	
PERI_MS_PPU_FX132	0x402984C0	64 B	DMA Controller (DW) 1 Channel Structure 19	
PERI_MS_PPU_FX133	0x40298500	64 B	DMA Controller (DW) 1 Channel Structure 20	
PERI_MS_PPU_FX134	0x40298540	64 B	DMA Controller (DW) 1 Channel Structure 21	
PERI_MS_PPU_FX135	0x40298580	64 B	DMA Controller (DW) 1 Channel Structure 22	
PERI_MS_PPU_FX136	0x402985C0	64 B	DMA Controller (DW) 1 Channel Structure 23	
PERI_MS_PPU_FX137	0x40298600	64 B	DMA Controller (DW) 1 Channel Structure 24	
PERI_MS_PPU_FX138	0x40298640	64 B	DMA Controller (DW) 1 Channel Structure 25	
PERI_MS_PPU_FX139	0x40298680	64 B	DMA Controller (DW) 1 Channel Structure 26	
PERI_MS_PPU_FX140	0x402986C0	64 B	DMA Controller (DW) 1 Channel Structure 27	
PERI_MS_PPU_FX141	0x40298700	64 B	DMA Controller (DW) 1 Channel Structure 28	



Protection Structure	Base Address of Protected Region	Size of Protected Region	Protected Block
PERI_MS_PPU_FX142	0x40298740	64 B	DMA Controller (DW) 1 Channel Structure 29
PERI_MS_PPU_FX143	0x40298780	64 B	DMA Controller (DW) 1 Channel Structure 30
PERI_MS_PPU_FX144	0x402987C0	64 B	DMA Controller (DW) 1 Channel Structure 31
PERI_MS_PPU_FX145	0x402A0000	16 B	DMAC Controller
PERI_MS_PPU_FX146	0x402A1000	256 B	DMAC Controller Channel 0
PERI_MS_PPU_FX147	0x402A1100	256 B	DMAC Controller Channel 1
PERI_MS_PPU_FX148	0x402C0000	128 B	eFuse
PERI_MS_PPU_FX149	0x402C0800	512 B	eFuse Data
PERI_MS_PPU_FX150	0x40300000	8 B	HSIOM Port 0
PERI_MS_PPU_FX151	0x40300010	8 B	HSIOM Port 1
PERI_MS_PPU_FX152	0x40300020	8 B	HSIOM Port 2
PERI_MS_PPU_FX153	0x40300030	8 B	HSIOM Port 3
PERI_MS_PPU_FX154	0x40300040	8 B	HSIOM Port 4
PERI_MS_PPU_FX155	0x40300050	8 B	HSIOM Port 5
PERI_MS_PPU_FX156	0x40300060	8 B	HSIOM Port 6
PERI_MS_PPU_FX157	0x40300070	8 B	HSIOM Port 7
PERI_MS_PPU_FX158	0x40300080	8 B	HSIOM Port 8
PERI_MS_PPU_FX159	0x40300090	8 B	HSIOM Port 9
PERI_MS_PPU_FX160	0x403000A0	8 B	HSIOM Port 10
PERI_MS_PPU_FX161	0x403000B0	8 B	HSIOM Port 11
PERI_MS_PPU_FX162	0x403000C0	8 B	HSIOM Port 12
PERI_MS_PPU_FX163	0x403000D0	8 B	HSIOM Port 13
PERI_MS_PPU_FX164	0x403000E0	8 B	HSIOM Port 14
PERI_MS_PPU_FX165	0x40302000	32 B	HSIOM AMUX
PERI_MS_PPU_FX167	0x40310000	64 B	GPIO Port 0
PERI_MS_PPU_FX168	0x40310080	64 B	GPIO Port 1
PERI_MS_PPU_FX169	0x40310100	64 B	GPIO Port 2
PERI_MS_PPU_FX170	0x40310180	64 B	GPIO Port 3
PERI_MS_PPU_FX171	0x40310200	64 B	GPIO Port 4
PERI_MS_PPU_FX172	0x40310280	64 B	GPIO Port 5
PERI_MS_PPU_FX173	0x40310300	64 B	GPIO Port 6
PERI_MS_PPU_FX174	0x40310380	64 B	GPIO Port 7
PERI_MS_PPU_FX175	0x40310400	64 B	GPIO Port 8
PERI_MS_PPU_FX176	0x40310480	64 B	GPIO Port 9
PERI_MS_PPU_FX177	0x40310500	64 B	GPIO Port 10
PERI_MS_PPU_FX178	0x40310580	64 B	GPIO Port 11
PERI_MS_PPU_FX179	0x40310600	64 B	GPIO Port 12
PERI_MS_PPU_FX180	0x40310680	64 B	GPIO Port 13
PERI_MS_PPU_FX181	0x40310700	64 B	GPIO Port 14
PERI_MS_PPU_FX182	0x40310040	16 B	GPIO Port 0 Interrupt
PERI_MS_PPU_FX183	0x403100C0	16 B	GPIO Port 1 Interrupt
PERI_MS_PPU_FX184	0x40310140	16 B	GPIO Port 2 Interrupt
PERI_MS_PPU_FX185	0x403101C0	16 B	GPIO Port 3 Interrupt
PERI_MS_PPU_FX186	0x40310240	8 B	GPIO Port 4 Interrupt
PERI_MS_PPU_FX187	0x403102C0	16 B	GPIO Port 5 Interrupt
PERI_MS_PPU_FX188	0x40310340	16 B	GPIO Port 6 Interrupt



Protection Structure	Base Address of Protected Region	Size of Protected Region	Protected Block
PERI_MS_PPU_FX189	0x403103C0	16 B	GPIO Port 7 Interrupt
PERI_MS_PPU_FX190	0x40310440	16 B	GPIO Port 8 Interrupt
PERI_MS_PPU_FX191	0x403104C0	16 B	GPIO Port 9 Interrupt
PERI_MS_PPU_FX192	0x40310540	16 B	GPIO Port 10 Interrupt
PERI_MS_PPU_FX193	0x403105C0	16 B	GPIO Port 11 Interrupt
PERI_MS_PPU_FX194	0x40310640	16 B	GPIO Port 12 Interrupt
PERI_MS_PPU_FX195	0x403106C0	8 B	GPIO Port 13 Interrupt
PERI_MS_PPU_FX196	0x40310740	8 B	GPIO Port 14 Interrupt
PERI_MS_PPU_FX197	0x40314000	64 B	GPIO Port Interrupt Cause
PERI_MS_PPU_FX198	0x40315000	8 B	GPIO Self Test Control
PERI_MS_PPU_FX199	0x40320900	256 B	SMART I/O
PERI_MS_PPU_FX200	0x40350000	64 KB	LPCOMP
PERI_MS_PPU_FX201	0x40360000	4 KB	CSD
PERI_MS_PPU_FX202	0x40380000	128 B	TCPWM0 Group0 Counter0 Control
PERI_MS_PPU_FX203	0x40380080	128 B	TCPWM0 Group0 Counter1 Control
PERI_MS_PPU_FX204	0x40380100	128 B	TCPWM0 Group0 Counter2 Control
PERI_MS_PPU_FX205	0x40380180	128 B	TCPWM0 Group0 Counter3 Control
PERI_MS_PPU_FX206	0x40388000	128 B	TCPWM0 Group1 Counter0 Control
PERI_MS_PPU_FX207	0x40388080	128 B	TCPWM0 Group1 Counter1 Control
PERI_MS_PPU_FX208	0x40388100	128 B	TCPWM0 Group1 Counter2 Control
PERI_MS_PPU_FX209	0x40388180	128 B	TCPWM0 Group1 Counter3 Control
PERI_MS_PPU_FX210	0x40388200	128 B	TCPWM0 Group1 Counter4 Control
PERI_MS_PPU_FX211	0x40388280	128 B	TCPWM0 Group1 Counter5 Control
PERI_MS_PPU_FX212	0x40388300	128 B	TCPWM0 Group1 Counter6 Control
PERI_MS_PPU_FX213	0x40388380	128 B	TCPWM0 Group1 Counter7 Control
PERI_MS_PPU_FX214	0x403B0000	64 KB	LCD
PERI_MS_PPU_FX215	0x403F0000	64 KB	USB
PERI_MS_PPU_FX216	0x40420000	64 KB	SMIF
PERI_MS_PPU_FX217	0x40520000	512 B	CANFD
PERI_MS_PPU_FX218	0x40521000	64 B	CANFD
PERI_MS_PPU_FX219	0x40530000	64 KB	Message RAM
PERI_MS_PPU_FX220	0x40600000	64 KB	SCB 0
PERI_MS_PPU_FX221	0x40610000	64 KB	SCB 1
PERI_MS_PPU_FX222	0x40620000	64 KB	SCB 2
PERI_MS_PPU_FX223	0x40640000	64 KB	SCB 4
PERI_MS_PPU_FX224	0x40650000	64 KB	SCB 5
PERI_MS_PPU_FX225	0x40660000	64 KB	SCB 6

■ The programmable PPU structures can have configurable address regions. Similar to fixed-PPU structures, the protection attributes of programmable PPU structures can be configured for each protection context. Programmable PPU structures are similar to SMPU structures but are intended to be used with the peripheral register space. These protection structures are typically used to protect registers in a specific block, which are not covered by the resolution of fixed PPU structures.

Note that the memory regions of the fixed master structures, fixed slave structures, and programmable master structures are fixed by hardware and are mutually exclusive; that is, they do not overlap. The memory regions of the programmable slave structure are software-programmable and can potentially overlap. Therefore, it is important to assign priority to the protection structure matching process. The order in which these are evaluated are as follows:



- The fixed master structures are evaluated in decreasing order.
- □ The fixed slave structures are evaluated in decreasing order.
- The programmable master structures are evaluated in decreasing order.
- The programmable slave structures are evaluated in decreasing order.

The programmable slave structures are evaluated last. These structures are software-programmable and can potentially overlap (overlapping should not allow software to circumvent the protection as provided by the fixed protection structure pairs).

Each peripheral group has a dedicated PPU. The protection information is provided by peripheral group MMIO registers. A peripheral group PPU uses fixed protection structure pairs for two purposes.

- Fixed protection structure pairs protect peripherals (one pair for each peripheral). The master structure protects the MMIO registers of the pair (the memory region encompasses the MMIO registers of the pair's master structure and slave structure). The slave structure protects the peripheral (the memory region encompasses the peripheral address region).
- Fixed protection structure pairs protect specific peripheral subregions (one pair for each subregion). The master structure protects the MMIO registers of the pair. The slave structure protects the peripheral subregion. These pairs can be used to protect, for example, individual DW channels in the DW peripheral or individual IPC structures in the IPC peripheral.

Note that the memory regions of the fixed peripheral master structures, fixed peripheral slave structures, and fixed peripheral subregion master structures are fixed by hardware and are mutually exclusive; that is, they do not overlap. The memory regions of the fixed peripheral subregion slave structures are fixed by hardware and typically are a subset of a peripheral address region, and therefore overlap with a fixed peripheral slave structure. Therefore, it is important to assign priority to how the protection structure matching process:

- The fixed peripheral subregion master structures are evaluated in decreasing order.
- □ The fixed peripheral subregion slave structures are evaluated in decreasing order.
- □ The fixed peripheral master structures are evaluated in decreasing order.
- The fixed peripheral slave structures are evaluated in decreasing order.

It is important to evaluate the fixed peripheral subregion master structures first. This allows software to assign different protection for a subregion of a peripheral.

# 6.7.5 Protection of Protection Structures

The MPU, SMPU, and PPU-based protection architecture is consistent and provides the flexibility to implement different system-wide protection schemes. Protection structures can be set once at boot time or can be changed dynamically during device execution. For example, a CPU RTOS can change the CPU's MPU settings; a secure CPU can change the SMPU and PPUs settings. But such a system will be left insecure if there is no way to protect the protection structures themselves. There must be a way to restrict access to the protection structures.

The protection of protection structures is achieved using another protection structure. For this reason, protection structures are defined in pairs of master and slave. We refer to the slave and master protection structures as a protection pair. Note that the address range of the master protection structure is known, that is, it is constant.

The first (slave) protection structure protects the resource and the second (master) protection structure protects the protection (address range of the second protection structure includes both the master and slave protection structures).

The protection architecture is flexible enough to allow for variations:

- Exclusive peripheral ownership can be shared by more than two protection contexts.
- The ability to change ownership is under control of a single protection context, and exclusive or non-exclusive peripheral ownership is shared by multiple protection contexts.

Note that in secure systems, typically a single secure CPU is used. In these systems, the ability to change ownership is assigned to the secure CPU at boot time and not dynamically changed. Therefore, you must assign the secure CPU its own, dedicated protection context.

Both PPU and SMPU is intended to distinguish between different protection contexts and to distinguish secure from non-secure accesses. Therefore, both PPU and SMPU protection use protection structure pairs. In the SMPU, the slave protection structure provides SMPU protection information and the master protection structure provides PPU protection information (the master and slave protection structures are registers).

The PERI\_GR2\_SL\_CTL register is not protected from application access. Writing to this register to disable group 2 slaves stops the clock and asserts all protection unit resets (active and deep sleep). This in turn leads to clearance of all MMIO registers and reset of protection configuration. All SMPUs and MPUs are disabled and the Protection Context (PC) of all masters is reset to 0. PC0 is not subject to access permission control; hence, every bus master (all CPUs, DAP, and so on) can access any address. In a secured system, to avoid this condition the PERI\_GR2\_SL\_CTL register should be protected from writes for PC > 0.



## 6.7.6 Protection Structure Types

Different protection structure types are used because some resources, such as peripheral registers, have a fixed address range. Protection of protection structures requires pairs of neighboring protection structures.

Three types of protection structures with a consistent register interface are described here:

- Programmable protection structures. These are 32-byte protection structures with a programmable address range. These structures are used by the MPUs.
- Fixed protection structure pairs. These are 64-byte master/slave protection structure pairs, consisting of two 32-byte protection structures. These structures are used by the PPUs. Both structures have a fixed, constant address region. The master structure has the UX and PX attributes as constant '0' (execution is never allowed) and the UR and PR attributes as constant '1' (reading is always allowed). The slave structure has the UX and PX attributes as constant '1'.
- Programmable protection structure pairs. These are 64byte master/slave protection structure pairs, consisting of two 32-byte protection structures. These structures are used by the PPU and SMPU. The master structure has a fixed, constant address region. The slave structure

has a programmable address region. The master structure has the UX and PX attributes as constant '0' (execution is never allowed) and the UR and PR attributes as constant '1' (reading is always allowed). The PPU slave structure has the UX and PX attributes as constant '1'. The SMPU slave structure has programmable UX and PX attributes.

Note that the master protection structure in a protection structure pair is required only to address security requirements. The distinction between the three protection structure types is an implementation optimization. From an architectural perspective, all PPU protection structures are the same, with the exception that for some protection structures the address range is fixed and not programmable.


As mentioned earlier, a protection unit evaluates the protection regions in decreasing protection structure index order. The protection structures are evaluated in the following order:


- Fixed protection structures for specific peripherals or peripheral register address ranges.
- Programmable protection structures.


In other words, fixed structures take precedence over programmable structures.



#### Figure 6-6. PPU and SMPU Pairs







ATT0,1,2&3

Programmable PC Attribute

Constant REGION SIZE

ი <del>.</del>



**Note:** By default, both CPUs (CM0+ and CM4) are in protection context 0 when they come out of reset. In protection context 0, the master is able to access all memory regardless of its protection settings. The master's protection context will need to be changed from protection context 0 to make any protection structure configuration effective. Multiple protection structures may be preconfigured as part of the boot code, which sets up a secure environment at boot time. See the Boot Code chapter on page 192 for details of these configurations.

0

# 7. Inter-Processor Communication




This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

Inter-processor communication (IPC) provides the functionality for multiple processors to communicate and synchronize their activities. IPC hardware is implemented using two register structures.

- IPC Channel: Communication and synchronization between processors is achieved using this structure.
- IPC Interrupt: Each interrupt structure configures an interrupt line, which can be triggered by a 'notify' or 'release' event of any IPC channel.

The Channel and Interrupt structures are independent and have no correlation to each other as shown in Figure 7-1. This allows for building varying models of interface shown in Typical Usage Models on page 63.



#### Figure 7-1. IPC Register Architecture



# 7.1 Features

The features of IPC are as follows:

- Implements locks for mutual exclusion between processors
- Allows sending messages between processors
- Supports up to 16 channels for communication
- Supports up to 16 interrupts, which can be triggered using notify or release events from the channels

# 7.2 Architecture

## 7.2.1 IPC Channel

An IPC channel is implemented as six hardware registers, as shown in Figure 7-2. The IPC channel registers are accessible to all the processors in the system.

 IPC\_STRUCTx\_ACQUIRE: This register determines the lock feature of the IPC. The IPC channel is acquired by reading this register. If the SUCCESS field returns a '1', the read acquired the lock.

If the SUCCESS field returns a '0', the read did not acquire the lock.

Note that a single read access performs two functions:


- □ The attempt to acquire a lock.
- □ Return the result of the acquisition attempt (SUCCESS field).

The atomicity of these two functions is essential in a CPU with multiple tasks that can preempt each other.

The register also has bitfields that provide information about the processor that acquired it. When acquired, this register is released by writing any value into the IPC\_STRUCTx\_RELEASE register. If the register was already in an acquired state another attempt to read the register will not be able to acquire it.

- IPC\_STRUCTx\_NOTIFY: This register is used to generate an IPC notify event. Each bit in this register corresponds to an IPC interrupt structure. The notify event generated from an IPC channel can trigger any or multiple interrupt structures.
- IPC\_STRUCTX\_RELEASE: Any write to this register will release the IPC channel. This register also has a bit that corresponds to each IPC interrupt structure. The release event generated from an IPC channel can trigger any or multiple interrupt structures. To only release the IPC channel and not generate an interrupt, you can write a zero into the IPC release register.
- IPC\_STRUCTx\_DATA0 and IPC\_STRUCTx\_DATA1: These are two 32-bit register meant to hold data. These registers can be considered as the shared data memory for the channel. Typically, these registers will hold messages that need to be communicated between processors. If the messages are larger than the combined 64-bit size, place pointers in one or both of these registers.
- IPC\_STRUCTx\_LOCK\_STATUS: This register provides the instantaneous lock status for the IPC channel. The register provides details if the channel is acquired. If acquired, it provides the processor's ID, protection context, and other details. The reading of lock status provides only an instantaneous status, which can be changed in the next cycle based on the activity of other processors on the channel.





#### Figure 7-2. IPC Channel Structure

## 7.2.2 IPC Interrupt


Each IPC interrupt line in the system has a corresponding IPC interrupt structure. An IPC interrupt can be triggered by a notify or a release event from any of the IPC channels in the system. You can choose to mask any of the sources of these events using the IPC interrupt registers. Figure 7-3 shows the registers in an IPC Interrupt structure.

IPC\_INTR\_STRUCTx\_INTR: This register provides the instantaneous status of the interrupt sources. Note that there are 16 notify and 16 release event bits in this register. These are the notify and release events corresponding to the 16 IPC channels. When a notify event is triggered in the IPC channel 0, the corresponding Notify0 bit is activated in the interrupt registers. A write of '1' to a bit will clear the interrupt.

IPC\_INTR\_STRUCTx\_INTR\_MASK: The bit in this register masks the interrupt sources. Only the interrupt sources with their masks enabled can trigger the interrupt.

IPC\_INTR\_STRUCTx\_INTR\_SET: A write of '1' into this register will set the interrupt.

IPC\_INTR\_STRUCTx\_INTR\_MASKED: This register provides the instantaneous value of the interrupts after they are masked. The value in this register is (IPC\_INTR\_STRUCTx\_INTR AND IPC\_INTR\_STRUCTx\_INTR\_MASK).




#### Figure 7-3. IPC Interrupt Structure

## 7.2.3 IPC Channels and Interrupts

The IPC block has a set of IPC interrupts associated with it. Each IPC interrupt register structure corresponds to an IPC interrupt line. This interrupt can trigger an interrupt on any of the processors in the system. The interrupt routing for processors are dependent on the device architecture.

Each IPC channel has a release and notify register, which can drive events on any of the IPC interrupts. An illustration of this relation between the IPC channels and the IPC interrupt structure is shown in Figure 7-4.





#### Figure 7-4. IPC Channels and Interrupts

# 7.3 Implementing Locks

The IPC channels can be used to implement locks. Locks are typically used in multi-core systems to implement some form of mutually exclusive access to a shared resource. When multiple processors share a resource, the processors are capable of acquiring and releasing the IPC channel. So the processor can assume an IPC channel as a lock. The semantics of this code is that access to the shared resource is gated by the processor's ownership of the channel. So the processors will need to acquire the IPC channel before they access the shared resource.

A failure to acquire the IPC channel signifies a lock on the shared resource because another processor has control of it. Note that the IPC channel will not enforce which processor acquires or releases the channel. All processors can acquire or release the IPC channel and the semantics of the code must make sure that the processor that acquires the channel is the one that releases it.

# 7.4 Message Passing

IPC channels can be used to communicate messages between processors. In this use case, the channel is used in conjunction with the interrupt structures. The IPC channel is used to lock the access to the data registers. The IPC channel is acquired by the sender and used to populate the message. The receiver reads the message and then releases the channel. Thus, between the sender putting data into the channel and receiver reading it, the channel is locked for all other task access. The sender uses a notify event on the receiver's IPC interrupt to denote a send operation. The receiver acts on this interrupt and reads the data from the data registers. After the reception is complete, the receiver releases the channel and can also generate a release event to the senders IPC interrupt. Note that the action of locking the channel does not, in hardware, restrict access to the data registers. This is a semantic that should be enforced by software.

Figure 7-5 portrays an example of a sender (Processor A) sending data to a receiver (Processor B). IPC interrupt A is




configured to interrupt Processor A. IPC interrupt B is configured to interrupt Processor B.

- 1. The sender will attempt to acquire the IPC channel by reading the IPC\_STRUCTx\_ACQUIRE register. If the channel was acquired, the sender has ownership of the channel for data transmission. This also changes the status of the channel and its corresponding IPC\_STRUCTx\_LOCK\_STATUS register. If the channel was not acquired, the processor should wait until the channel is free for acquisition. This can be done by polling the IPC channel's IPC\_STRUCTx\_LOCK\_STATUS register.
- 2. After the IPC channel is acquired, the sender has control of the channel for communication and places the 64-bit message data in the IPC\_STRUCTx\_DATA0 and IPC\_STRUCTx\_DATA1 registers.
- Now that the message is placed in the IPC channel, the sender generates a notify event on the receiver's interrupt line. It does this by setting the corresponding bit in the IPC channel's IPC\_STRUCTx\_NOTIFY register. This event creates a notify event at IPC interrupt B (IPC\_INTR\_STRUCTx\_INTR). If the IPC channel's

notify event was enabled by setting the mask bit (IPC\_INTR\_STRUCTx\_INTR\_MASK [31:23]) in the IPC interrupt B, this will generate an interrupt in the receiver.

- 4. When it receives IPC interrupt B, the receiver can poll the IPC\_INTR\_STRUCTx\_INTR\_MASKED register to understand which IPC channel had triggered the notify event. Based on this, the receiver identifies the channel to read and reads from the IPC channel's IPC\_STRUCTx\_DATA0 and IPC\_STRUCTx\_DATA1 registers. The receiver has now received the data sent by the sender. It needs to release the channel so that other processors/processes can use it.
- The receiver releases the channel. It also optionally generates a release event on the sender's IPC interrupt A. This will generate a release event interrupt on the sender if the corresponding channel release event was masked.

On receiving the release interrupt, the sender can act on the event based on the application requirement. It can either try to reacquire the channel for further transmission or go on to other tasks because the transmission is complete.




In the previous example, the size of the data being transmitted was just 64 bits. Larger messages can be sent as pointers. The sender can allocate a larger message structure in memory and pass the pointers in the data registers. Figure 7-6 shows the usage. Note that the user code must implement the synchronization of the message read process.

- The implementation can stall the channel until the receiver has used up all the data in the message packet and the message packet can be rewritten. This is wasteful because it will stall other inter-process communications as the number of IPC channels is limited.
- The receiver can release the channel as soon as it receives the pointer to the message packet. It implements the synchronization logic in the message packet as a flag, which the sender sets on write complete and receiver clears on a read complete.







# 7.5 Typical Usage Models

The unique channel and interrupt architecture of the PSoC 6 IPC allows for a range of usage models for multicore communication. Some of these are listed here as an example. Note that the communication models possible based on the IPC architecture are not restricted to the ones listed in this document. Also note that, this document only provides a high-level usage model and does not go into details of data management in the communication. This will need to be determined based on the specific application use case.

# 7.5.1 Full Duplex Communication

In this usage model, an IPC channel is used according to the direction of communication between cores. For managing events an IPC interrupt is used per core. In a dual core system this will translate to what is shown in Figure 7-7.

In this example, the IPC channel X is dedicated to data communication from Core 0 to Core 1 and IPC channel Y is for data communication from Core 1 to core 0. The IPC interrupt X will signal events on Core 1. Hence its interrupt output is connected to Core 1's system interrupts. The events are triggered by writing into the IPC interrupts register structure over the system bus. Similarly, IPC interrupt Y is dedicated to Core 0.





Figure 7-7. Full Duplex IPC for Dual Core Communication



# 7.5.2 Half Duplex with Independent Event Handling

In this case only one IPC channel is used to set up the transfer between the two cores. This means that only one side controls data transfer at a time. The channels Lock register must be used to avoid contention of the one shared IPC channel. Two independent events are supported due to the two IPC interrupt structures being used. This model is shown in Figure 7-8.





# 7.5.3 Half Duplex with Shared Event Handling

In this model both the IPC channel and interrupt are shared between the two cores. Since the interrupt is also shared, the access to the interrupt registers must be managed using the IPC lock of the channel. As shown in Figure 7-9, the IPC interrupt will be set up to trigger interrupts in both cores. Hence the individual core interrupts should have logic in its ISR to check which core is in control of the IPC and determine if the message and event was for that core.






Figure 7-9. Half Duplex with Shared Event Handling

**Note:** Some IPC channel and interrupt structures are reserved as part of the SROM code. Refer to the SROM architecture and API in Flash Memory Programming on page 166 for a list IPC channels and interrupts being used by this API.

# 8. Fault Monitoring



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

Fault monitoring allows you to monitor various faults generated within the device and take actions based on the fault reported. The fault structures present in the PSoC 6 MCU monitor access violation faults at protection units (MPU, SMPU, or PPU) and flash controller bus error/fault. In addition to reporting faults, the fault structures in PSoC 6 MCUs provide a mechanism to log data from the fault sources and optionally perform soft reset.

The PSoC 6 MCU family supports two centralized fault report/monitoring structures that monitor faults generated within the device. Each fault report structure can monitor and report faults from up to 96 sources.


# 8.1 Features

Each PSoC 6 MCU fault report structure supports:

- Monitoring protection unit access violation faults and flash controller bus errors
- Four 32-bit data registers to record fault information
- Soft reset on fault detection while retaining the fault information
- Interrupt on fault detection
- Trigger output to DMA for fault data transfer
- Fault detected output to a pin for external fault handling



# 8.2 Architecture



#### Figure 8-1. Fault Report Structure

The PSoC 6 MCU family uses centralized fault report structures. This centralized nature allows for a system wide handling of faults simplifying firmware development. Only a single fault interrupt handler is required to monitor multiple faults. The fault report structure provides the fault source and additional fault specific information through a single set of registers; no iterative search for the fault source and fault information is required.

The fault structure can be configured to capture one or more faults as listed in Table 8-2. When a fault structure is configured to capture a specific fault, an occurrence of that fault will be recorded as a pending fault. If the fault structure has finished processing all other faults or if there are no other pending faults, the fault data will be captured into the fault structure registers. In addition, a successful capture can trigger an interrupt and be processed by either Cortex-M4 or Cortex-M0+ depending on the application requirement.

It should be noted that each fault structure is capable of capturing only one fault at a time and as long as that fault is not serviced, subsequent faults will not be captured by the fault structure. In addition to capturing faults, the fault structure can optionally perform a soft reset while retaining the fault information. This reset results in RESET\_ACT\_FAULT reset cause in the SRSS\_RES\_CAUSE register.

## 8.2.1 Fault Report

The PSoC 6 MCU family supports two fault report structures. Each fault report structure has a dedicated set of control and status registers. Each fault report structure captures a single fault. The captured fault information includes:

- Fault validity bit that indicates a fault is captured (VALID bit [31] of the FAULT\_STRUCTx\_STATUS register). This bit is set whenever a fault is captured. The bit should be cleared after processing the fault information. New faults are captured only when this bit is '0'.
- Fault index, as shown in Table 8-2, identifies the fault source (IDX bits [6:0] of FAULT\_STRUCTx\_STATUS)
- Additional fault information describing fault specifics (FAULT\_STRUCTx\_DATA0 through FAULT\_STRUCTx\_DATA3 registers). This additional information is fault source specific. For example, an MPU protection violation provides



information on the violating bus address, the bus master identifier, and bus access control information in only two FAULT\_DATA registers. The details of the fault information for various faults is explained in Table 8-1.

#### Table 8-1. Fault Information

Fault Source	Fault Information		
	DATA0[31:0]: Violating address.		
	DATA1[0]: User read.		
	DATA1[1]: User write.		
	DATA1[2]: User execute.		
	DATA1[3]: Privileged read.		
MPU/SMPU violation	DATA1[4]: Privileged write.		
	DATA1[5]: Privileged execute.		
	DATA1[6]: Non-secure.		
	DATA1[11:8]: Master identifier.		
	DATA1[15:12]: Protection context identifier.		
	DATA1[31]: '0' MPU violation; '1': SMPU violation.		
	DATA0[31:0]: Violating address.		
	DATA1[0]: User read.		
	DATA1[1]: User write.		
	DATA1[2]: User execute.		
	DATA1[3]: Privileged read.		
Master interface PPU violation	DATA1[4]: Privileged write.		
	DATA1[5]: Privileged execute.		
	DATA1[6]: Non-secure.		
	DATA1[11:8]: Master identifier.		
	DATA1[15:12]: Protection context identifier.		
	DATA1[31]: '0': PPU violation, '1': peripheral bus error.		
	DATA0[31:0]: Violating address.		
	DATA1[0]: User read.		
	DATA1[1]: User write.		
	DATA1[2]: User execute.		
	DATA1[3]: Privileged read.		
Peripheral group PPU violation	DATA1[4]: Privileged write.		
	DATA1[5]: Privileged execute.		
	DATA1[6]: Non-secure.		
	DATA1[11:8]: Master identifier.		
	DATA1[15:12]: Protection context identifier.		
	DATA1[31:30]: '0': PPU violation, '1': timeout detected, '2': peripheral bus error.		
	FAULT_DATA0[31:0]: Violating address.		
	FAULT_DATA1[31]: '0': FLASH macro interface bus error; '1': memory hole.		
Flash controller bus error	FAULT_DATA1[15:12]: Protection context identifier.		
	FAULT_DATA1[11:8]: Master identifier.		



## 8.2.2 Signaling Interface


In addition to captured fault information, each fault report structure supports a signaling interface to notify the system about the captured fault. The interface of fault report structure 'x' supports the following:

- Α fault interrupt (interrupt fault[x]). Use the FAULT STRUCTX INTR, FAULT STRUCTX INTR SET, FAULT STRUCTX INTR MASK and FAULT STRUCTX INTR MASKED registers to monitor, set, and mask the FAULT STRUCTURE[x]'s interrupt. Only a single interrupt cause is available, which indicates that a fault is detected. The fault report registers can be read in the interrupt handler to deduce the fault. The FAULT bit [0] of the FAULT STRUCTX INTR MASK register provides a mask/enable for the interrupt. The FAULT bit [0] of the FAULT STRUCTx INTR register is set to '1' when a fault is captured. Setting this bit in firmware clears the interrupt.
- A DMA trigger (tr\_fault[x]). The fault structure generates a DMA trigger when VALID bit [31] of the FAULT\_STRUCTx\_STATUS register is set. To enable the trigger, set the TR\_EN bit [0] of the FAULT\_STRUCTx\_CTL register. The trigger can be connected to a DMA controller, which can transfer captured fault information from the fault report structure to memory and can clear the VALID bit [31] of the

FAULT\_STRUCTx\_STATUS register. See the Trigger Multiplexer Block chapter on page 290 for more details.

- A chip output signal (fault\_out[x]). The fault structure generates an output signal, which is set when VALID bit [31] of the FAULT\_STRUCTx\_STATUS register is set. This signal can be routed out of the device through the HSIOM (refer to the PSoC 61 datasheet/PSoC 62 datasheet). The output signal is enabled by setting the OUT\_EN bit [1] of the FAULT\_STRUCTx\_CTL register. The output signal can be used to communicate non-recoverable faults to off-chip components (possibly resulting in a reset of the chip).
- A fault reset request signal (fault reset req[x]). The fault structure generates a soft reset when VALID bit [31] of the FAULT STRUCTx STATUS register is set. The reset capability is enabled by setting RESET REQ EN bit [2] of FAULT STRUCTx CTL. The reset request performs a soft reset. This reset is captured as RESET ACT FAULT in the SRSS RES CAUSE fault information register. The in FAULT STRUCTX STATUS and FAULT STRUCTx DATA registers is retained through this reset.

Because the device has a single fault\_reset\_req signal, the individual fault\_reset\_req[x] signals from the fault structures are combined into a single fault\_reset\_req signal as shown in Figure 8-2.



## 8.2.3 Monitoring

A central structure, which is shared by all fault report structures, keeps track of all pending faults in the system. The FAULT STRUCTx PENDINGx registers reflect what fault sources are pending and provide a single pending bit for up to 96 fault sources. The registers are mirrored in all the fault report structures; that is, they read the same value in all fault structures. The bit indexing in the registers follow the fault index captured in Table 8-2. For instance, bit [0] of FAULT\_STRUCTx\_PENDING0 captures a CM0+ MPU/ SMPU violation and bit [1] of FAULT STRUCTx PENDING1 captures a peripheral group#1 PPU violation.

The pending faults are faults that are not yet captured by a fault structure. When a pending fault is captured by a fault structure, the associated pending bit is cleared to '0'.

Each fault report structure is selective in the faults it captures. The FAULT\_STRUCTx\_MASK0,

FAULT\_STRUCTX\_MASK1, FAULT\_STRUCTX\_MASK2 registers of a fault structure decide the pending faults that it captures. These faults are referred to as "enabled" faults. The FAULT\_STRUCTX\_MASK registers are unique to each fault structure. This allows for the following:

- One fault report structure is used to capture recoverable faults and one fault report structure is used to capture non-recoverable faults. The former can be used to generate a fault interrupt and the latter can be used to activate a chip output signal and/or activate a reset request.
- Two fault report structures are used to capture the same faults. The first fault is captured by the structure with the lower index (for example, fault structure 0) and the second fault is captured by the structure with the higher index (for example, fault structure 1). Note that both structures cannot capture the same fault at the same time. As soon as a fault is captured, the pending bit is cleared and the other structure will not be aware of the



fault. Fault structure 0 has precedence over fault structure 1.

The fault structure captures "enabled" faults only when VALID bit [31] of FAULT STRUCTx STATUS register is '0'. When a fault is captured, hardware sets the VALID bit [31] of the FAULT STRUCTx STATUS register. In addition, hardware clears the associated pending bit to '0'. When a fault structure is processed, firmware or a DMA transfer VALID should clear the bit [31] of the FAULT STRUCTx STATUS register. Note that fault capturing does not consider FAULT bit [0] of FAULT STRUCTx INTR register and firmware should clear the bit after servicing the interrupt, if the interrupt is enabled.

## 8.2.4 Low-power Mode Operation

The fault report structure functionality is available in Active and Sleep (and their LP counterparts) power modes only. The interfaces between the fault sources and fault report structures are reset in the Deep Sleep power mode. Because the fault report structure is an active functionality, pending faults (in the FAULT\_STRUCTx\_PENDING registers) are not retained when transitioning to Deep Sleep power mode. The fault structure's registers can be partitioned based on the reset domain and their retention capability as follows:

- Active reset domain: FAULT\_STRUCTx\_PENDING, FAULT\_STRUCTx\_INTR, FAULT\_STRUCTx\_INTR\_SET, and FAULT\_STRUCTx\_INTR\_MASKED registers. These registers are not retained in Deep Sleep power mode.
- Deep Sleep reset domain: FAULT\_STRUCTx\_CTL, FAULT\_STRUCTx\_MASK, and FAULT\_STRUCTx\_INTR\_MASK registers. These registers are retained in Deep Sleep power mode but any system reset will reset these registers to the default state.
- Hard reset domain: FAULT\_STRUCTx\_STATUS and FAULT\_STRUCTx\_DATA registers. These registers are retained through soft resets (detectable in SRSS\_RES\_CAUSE registers). However, hard resets such as XRES/POR/BOD will reset the registers.

## 8.2.5 Using a Fault Structure

Follow these steps to configure and use a fault structure:

- 1. Identify the faults from Table 8-2 to be monitored in the system.
- 2. For firmware fault handling through interrupts
  - a. Set the FAULT bit [0] of the FAULT\_STRUCTx\_IN-TR\_MASK register.
  - b. Set the FAULT bit [0] of the FAULT\_STRUCTx\_INTR register to clear any pending interrupt.

- c. Enable the FAULTx interrupt to the CPU by configuring the appropriate ISER register. Refer to the Interrupts chapter on page 73.
- 3. For fault handling through DMA
  - a. Set the TR\_EN bit [0] of the FAULT\_STRUCTx\_CTL register.
  - b. Route the tr\_fault[x] signal to the trigger input DMA controller. Refer to the Trigger Multiplexer Block chapter on page 290.
  - c. Configure and enable the DMA controller to transfer FAULT\_STRUCTx\_STATUS and FAULT\_STRUCTx-DATA registers to memory and write back '0' to FAULT\_STRUCTx\_STATUS register after the transfer is complete. Refer to the DMA Controller (DW) chapter on page 90.
- 4. For fault handling outside the device
  - a. Set the OUT\_EN bit [1] of FAULT\_STRUCTx\_CTL register.
  - Route the fault\_out[x] signal to a pin through HSIOM. Refer to the PSoC 61 datasheet/PSoC 62 datasheet.
  - c. Use the signal externally for processing the fault generate external reset, power cycle, or log fault information.
- 5. Set the RESET\_REQ\_EN bit [2] of the FAULT\_-STRUCTx\_CTL register, if a soft reset is required on any fault detection in the structure.
- 6. Clear VALID bit [31] of the FAULT\_STRUCTx\_STATUS register to clear any fault captured.
- Set the fault index bits in the FAULT\_STRUCTx\_MASK registers for faults that need to be captured by the fault structure as explained in 8.2.3 Monitoring.

## 8.2.6 CPU Exceptions Versus Fault Monitoring

Some faults captured in Table 8-2 also result in bus errors or CPU exceptions (Cortex-M4 Bus/Usage/Memory/Hard faults). The faults can be communicated in two ways:

- As a bus error to the master of the faulting bus transfer. This will result in Bus, Usage, Memory, or Hard fault exceptions in the CPU.
- As a fault in a fault report structure. This fault can be communicated as a fault interrupt to any processor in the system. This allows fault handling on a processor that is not the master of the faulting bus transfer. It is useful for faults that cause the master of the faulting transfer to become unresponsive or unreliable.



# 8.3 Fault Sources

The fault sources can vary between device families. Table 8-2 provides the list of fault sources available in PSoC 6 MCUs.

Fault Index	Source	Description
0	cpuss.mpu_vio[0]	CM0+ MPU/SMPU violation
1	cpuss.mpu_vio[1]	CRYPTO MPU/SMPU violation
2	cpuss.mpu_vio[2]	DW0 MPU/SMPU violation
3	cpuss.mpu_vio[3]	DW1 MPU/SMPU violation
4	cpuss.mpu_vio[4]	DMAC MPU/SMPU violation
5	cpuss.mpu_vio[5]	SDHC0 MPU/SMPU violation
6		
7 to 15	Reserved	
16	cpuss.mpu_vio[16]	CM4 MPU/SMPU violation (System bus)
17	cpuss.mpu_vio[17]	CM4 code error
18	cpuss.mpu_vio[18]	CM4 code flash controller errors
19 to 27	Reserved	
28	peri.ms_vio[0]	CM0+ Peripheral Master Interface PPU violation
29	peri.ms_vio[1]	CM4 Peripheral Master Interface PPU violation
30	peri.ms_vio[2]	DW0 Peripheral Master Interface PPU violation
31	peri.ms_vio[3]	DW1 Peripheral Master Interface PPU violation
32	peri.group_vio[0]	Peripheral group #0 (Peripheral Clock dividers, Trigger Mux etc) PPU violation Register address range: 0x40000000 to 0x40100000
33	peri.group_vio[1]	Peripheral group #1 (Crypto block) PPU violation Register address range: 0x40100000 to 0x40200000
34	peri.group_vio[2]	Peripheral group #2 (CPUSS, SRSS, EFUSE) PPU violation Register address range: 0x40200000 to 0x40300000
35	peri.group_vio[3]	Peripheral group #3 (IOSS, LPCOMP, CSD, TCPWM, LCD, Bluetooth LE) PPU violation Register address range: 0x40300000 to 0x40400000
36	peri.group_vio[4]	Peripheral group #4 (SMIF) PPU violation Register address range: 0x40400000 to 0x40500000
37		
38	peri.group_vio[6]	Peripheral group #6 (SCB) PPU violation Register address range: 0x40600000 to 0x40700000
39	Reserved	
40	Reserved	
41	peri.group_vio[9]	Peripheral group #9 (PASS) PPU violation Register address range: 0x41000000 to 0x42000000
42		
43 to 47	Reserved	
48	cpuss.flashc_main_bus_err	Flash controller bus error
49 to 95	Reserved	

Table 8-2. Fault Sources





# 8.4 Register List

Name	Description	
FAULT_STRUCTx_CTL	Fault control register for enabling DMA trigger, fault output, and fault reset signals	
FAULT_STRUCTx_STATUS	Fault status register that stores the validity and fault index of the currently captured fault	
FAULT_STRUCTx_DATA0	Fault data register 0 that stores fault information associated with the currently captured fault	
FAULT_STRUCTx_DATA1	Fault data register 1 that stores fault information associated with the currently captured fault	
FAULT_STRUCTx_DATA2	Fault data register 2 that stores fault information associated with the currently captured fault	
FAULT_STRUCTx_DATA3	Fault data register 3 that stores fault information associated with the currently captured fault	
FAULT_STRUCTx_PENDING0	Fault pending register 0 that stores pending (not captured) faults with fault index from 0 to 31	
FAULT_STRUCTx_PENDING1	Fault pending register 1 that stores pending (not captured) faults with fault index from 32 to 63	
FAULT_STRUCTx_PENDING2	Fault pending register 2 that stores pending (not captured) faults with fault index from 64 to 95	
FAULT_STRUCTx_MASK0	Fault mask register 0 that enables the capture of pending faults with fault index from 0 to 31 by the fault structure	
FAULT_STRUCTx_MASK1	Fault mask register 1 that enables the capture of pending faults with fault index from 32 to 63 by fault structure	
FAULT_STRUCTx_MASK2	Fault mask register 2 that enables the capture of pending faults with fault index from 64 to 95 by the fault structure	
FAULT_STRUCTx_INTR	Fault interrupt register that stores the unmasked status of the fault structure's interrupt	
FAULT_STRUCTx_INTR_SET	Fault interrupt set register used to set the fault structure's interrupt through firmware	
FAULT_STRUCTx_INTR_MASK	Fault interrupt mask register that masks fault interrupt	
FAULT_STRUCTx_INTR_MASKED	Fault interrupt register that stores the masked status of the fault structure's interrupt	

# 9. Interrupts



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The PSoC 6 MCU family supports interrupts and CPU exceptions on both Cortex-M4 and Cortex-M0+ cores. Any condition that halts normal execution of instructions is treated as an exception by the CPU. Thus an interrupt request is treated as an exception. However, in the context of this chapter, interrupts refer to those events generated by peripherals external to the CPU such as timers, serial communication block, and port pin signals; exceptions refer to those events that are generated by the CPU such as memory access faults and internal system timer events. Both interrupts and exceptions result in the current program flow being stopped and the exception handler or interrupt service routine (ISR) being executed by the CPU. Both Cortex-M4 and Cortex-M0+ cores provide their own unified exception vector table for both interrupt handlers/ISR and exception handlers.


## 9.1 Features

The PSoC 6 MCU supports the following interrupt features:

- Supports up to 175 system interrupts
  - □ 175 Arm Cortex-M4 interrupts
  - Eight Arm Cortex-M0+ external interrupts and eight Arm Cortex-M0+ internal (software only) interrupts. The CPU supports up to 32 interrupts, but only 16 interrupts are used by PSoC 6 interrupt infrastructure. The eight external CPU interrupts support deep sleep (WIC) functionality
  - □ Four system interrupts can be mapped to each of the CPU non-maskable interrupt (NMI)
  - □ Up to 45 interrupt sources capable of waking the device from Deep Sleep power mode
- Nested vectored interrupt controller (NVIC) integrated with each CPU core, yielding low interrupt latency
- Wakeup interrupt controller (WIC) enabling interrupt detection (CPU wakeup) in Deep Sleep power mode
- Vector table may be placed in either flash or SRAM
- Configurable priority levels (eight levels for Cortex-M4 and four levels for Cortex-M0+) for each interrupt
- Level-triggered and pulse-triggered interrupt signals



# 9.2 Architecture



#### Figure 9-1. PSoC 6 MCU Interrupts Block Diagram



Figure 9-1 shows the PSoC 6 MCU interrupt architecture. The PSoC 6 MCU has 175 system interrupts that are generated by various peripherals. These interrupt signals are processed by the NVIC of the individual core. In the Cortex-M4 core, the system interrupt source 'n' is directly connected to IRQn. The Cortex-M0+ interrupt architecture uses eight CPU interrupts IRQ[7:0] out of the 32 available IRQn lines of the core. In the Cortex-M0+ core, the system interrupt source connection to a particular IRQn of the core is configurable and any of the 175 system interrupts can be mapped to any of the IRQ[7:0]. This ensures that all the system interrupts can be mapped onto any CPU interrupt simultaneously. Refer to Interrupt Sources on page 79 for more details about the system interrupt to CPU interrupt mapping. The NVIC takes care of enabling/disabling individual interrupt IRQs, priority resolution, and communication with the CPU core. The other exceptions such as NMI and hard faults are not shown in Figure 9-1 because they are part of CPU core generated events, unlike interrupts, which are generated by peripherals external to the CPU.

In addition to the NVIC, the PSoC 6 MCU supports wakeup interrupt controllers (WIC) for each CPU and a shared interrupt synchronization block that synchronizes the interrupts to CLK HF domain (adds two CLK HF cycles delay for synchronization). The WIC provides detection of Deep Sleep interrupts in the Deep Sleep CPU power mode. Each CPU can individually be in Deep Sleep mode; the device is said to be in Deep Sleep mode only when both the CPUs are in Deep Sleep mode. Refer to the Device Power Modes chapter on page 280 for details. The Cortex-M4 WIC block supports up to 45 interrupts that can wake up the CPU from Deep Sleep power mode. The Cortex-M0+ WIC block supports all eight interrupts. The device exits Deep Sleep mode (System Wakeup signal in Figure 9-1) as soon as one CPU wakes up. The synchronization blocks synchronize the interrupts to the CPU clock frequency as the peripheral interrupts can be asynchronous to the CPU clock frequency.

# 9.3 Interrupts and Exceptions -Operation


## 9.3.1 Interrupt/Exception Handling

The following sequence of events occurs when an interrupt or exception event is triggered:

 Assuming that all the interrupt and exception signals are initially low (idle or inactive state) and the processor is executing the main code, a rising edge on any one of the signals is registered by the NVIC, if the interrupt or exception is enabled to be serviced by the CPU. The signal is now in a pending state waiting to be serviced by the CPU.

- 2. On detecting the signal from the NVIC, the CPU stores its current context by pushing the contents of the CPU registers onto the stack.
- 3. The CPU also receives the exception number of the triggered interrupt from the NVIC. All interrupts and exceptions have a unique exception number, as given in Table 9-1. By using this exception number, the CPU fetches the address of the specific exception handler from the vector table.
- 4. The CPU then branches to this address and executes the exception handler that follows.
- 5. Upon completion of the exception handler, the CPU registers are restored to their original state using stack pop operations; the CPU resumes the main code execution.

Figure 9-2. Interrupt Handling When Triggered



When the NVIC receives an interrupt request while another interrupt is being serviced or receives multiple interrupt requests at the same time, it evaluates the priority of all these interrupts, sending the exception number of the highest priority interrupt to the CPU. Thus, a higher priority interrupt can block the execution of a lower priority ISR at any time.

Exceptions are handled in the same way that interrupts are handled. Each exception event has a unique exception number, which is used by the CPU to execute the appropriate exception handler.



## 9.3.2 Level and Pulse Interrupts

Both CM0+ and CM4 NVICs support level and pulse signals on the interrupt lines (IRQn). The classification of an interrupt as level or pulse is based on the interrupt source.

Figure 9-3. Level Interrupts




Figure 9-4. Pulse Interrupts




Figure 9-3 and Figure 9-4 show the working of level and pulse interrupts, respectively. Assuming the interrupt signal

## 9.3.3 Exception Vector Table

is initially inactive (logic low), the following sequence of events explains the handling of level and pulse interrupts:

- 1. On a rising edge event of the interrupt signal, the NVIC registers the interrupt request. The interrupt is now in the pending state, which means the interrupt requests have not yet been serviced by the CPU.
- The NVIC then sends the exception number along with the interrupt request signal to the CPU. When the CPU starts executing the ISR, the pending state of the interrupt is cleared.
- 3. For pulse interrupts, when the ISR is being executed by the CPU, one or more rising edges of the interrupt signal are logged as a single pending request. The pending interrupt is serviced again after the current ISR execution is complete (see Figure 9-4 for pulse interrupts).
- 4. For level interrupts, if the interrupt signal is still high after completing the ISR, it will be pending and the ISR is executed again. Figure 9-3 illustrates this for level triggered interrupts, where the ISR is executed as long as the interrupt signal is high.

The exception vector tables (Table 9-1 and Table 9-2) store the entry point addresses for all exception handlers in Cortex-M0+ and Cortex-M4 cores. The CPU fetches the appropriate address based on the exception number.

Exception Number	Exception	Exception Priority	Vector Address
-	Initial Stack Pointer Value	Not applicable (NA)	Start_Address = 0x0000 or CM0P_SCS_VTOR <sup>a</sup>
1	Reset	-3, the highest priority	Start_Address + 0x04
2	Non Maskable Interrupt (NMI)	-2	Start_Address + 0x08
3	HardFault	-1	Start_Address + 0x0C
4-10	Reserved	NA	Start_Address + 0x10 to Start_Address + 0x28
11	Supervisory Call (SVCall)	Configurable (0 – 3)	Start_Address + 0x2C
12-13	Reserved	NA	Start_Address + 0x30 to Start_Address + 0x34
14	PendSupervisory (PendSV)	Configurable (0 – 3)	Start_Address + 0x38
15	System Timer (SysTick)	Configurable (0 – 3)	Start_Address + 0x3C
16	External Interrupt (IRQ0)	Configurable (0 – 3)	Start_Address + 0x40
		Configurable (0 – 3)	
31	External Interrupt (IRQ15)	Configurable (0 – 3)	Start_Address + 0x7C

Table 9-1. M0+ Exception Vector Table

a. Start Address = 0x0000 on reset and is later modified by firmware by updating the CM0P\_SCS\_VTOR register.

Table 9-2.	Cortex-M4	Exception	Vector	Table
------------	-----------	-----------	--------	-------

Exception Number	Exception	Exception Priority	Vector Address
-	Initial stack pointer value	-	Start_Address = 0x0000 or CM4_SCS_VTOR <sup>a</sup>
1	Reset	–3, highest priority	Start _Address + 0x0004
2	Non Maskable Interrupt (NMI)	-2	Start _Address + 0x0008
3	Hard fault	–1	Start _Address + 0x000C
4	Memory management fault	Configurable (0 – 7)	Start _Address + 0x0010
5	Bus fault	Configurable (0 – 7)	Start _Address + 0x0014



Exception Number	Exception	Exception Priority	Vector Address
6	Usage fault	Configurable (0 – 7)	Start _Address + 0x0018
7–10	Reserved	-	-
11	Supervisory call (SVCall)	Configurable (0 – 7)	Start _Address + 0x002C
12–13	Reserved	-	-
14	Pend Supervisory (PendSV)	Configurable (0 – 7)	Start _Address + 0x0038
15	System Tick timer (SysTick)	Configurable (0 – 7)	Start _Address + 0x003C
16	External interrupt (IRQ0)	Configurable (0 – 7)	Start _Address + 0x0040
188	External interrupt (IRQ172)	Configurable (0 – 7)	Start _Address + 0x02F0
189	External interrupt (IRQ173)	Configurable (0 – 7)	Start _Address + 0x02F4

Table 9-2. Cortex-M4 Exception Vector Table (continued)

a. Start Address = 0x0000 on reset and is later modified by firmware by updating CM4\_SCS\_VTOR register.

In Table 9-1 and Table 9-2, the first word (4 bytes) is not marked as exception number zero. This is because the first word in the exception table is used to initialize the main stack pointer (MSP) value on device reset; it is not considered as an exception. In the PSoC 6 MCU, both the vector tables can be configured to be located either in flash memory or SRAM. The vector table offset register (VTOR) present as part of Cortex-M0+ and Cortex-M4 system control space registers configures the vector table offset from the base address (0x0000). The CM0P\_SCS\_VTOR register sets the vector offset address for the CM0+ core and CM4 SCS VTOR sets the offset for the M4 core. The VTOR value determines whether the vector table is in flash memory (0x10000000 to 0x10100000) or SRAM. Note that the VTOR registers can be updated only in privilege CPU mode. The advantage of moving the vector table to SRAM is that the exception handler addresses can be dynamically changed by modifying the SRAM vector table contents. However, the nonvolatile flash memory vector table must be modified by a flash memory write. Note that the exception table must be 256 byte-aligned for Cortex-M0+ and 1024 byte-aligned for Cortex-M4.

The exception sources (exception numbers 1 to 15) are explained in 9.4 Exception Sources. The exceptions marked as Reserved in Table 9-1 are not used, although they have addresses reserved for them in the vector table. The interrupt sources (exception numbers 16 to 189) are explained in 9.5 Interrupt Sources.

# 9.4 Exception Sources

This section explains the different exception sources listed in Table 9-1 and Table 9-2 (exception numbers 1 to 15).

## 9.4.1 Reset Exception

Device reset is treated as an exception in PSoC 6 MCUs. Reset exception is always enabled with a fixed priority of -3, the highest priority exception in both the cores. When the device boots up, only the Cortex-M0+ core is available. The CM0+ core executes the ROM boot code and can enable

Cortex-M4 core from the application code. The reset exception of the CM0+ core is tied to the device reset or startup. When the Cortex-M0+ core releases the Cortex-M4 reset, the M4 reset exception is executed. A device reset can occur due to multiple reasons, such as power-on-reset (POR), external reset signal on XRES pin, or watchdog reset. When the device is reset, the initial boot code for configuring the device is executed by the Cortex-M0+ out of supervisory read-only memory (SROM). The boot code and other data in SROM memory are programmed by Cypress, and are not read/write accessible to external users. After completing the SROM boot sequence, the Cortex-M0+ code execution jumps to flash memory. Flash memory address 0x10000004 (Exception#1 in Table 9-1) stores the location of the startup code in flash memory. The CPU starts executing code out of this address. Note that the reset exception address in the SRAM vector table will never be used because the device comes out of reset with the flash vector table selected. The register configuration to select the SRAM vector table can be done only as part of the startup code in flash after the reset is de-asserted. Note that the reset exception flow for Cortex-M4 is the same as Cortex-M0+. However, Cortex-M4 execution begins only after CM0+ core de-asserts the M4 reset.


## 9.4.2 Non-Maskable Interrupt Exception

Non-maskable interrupt (NMI) is the highest priority exception next to reset. It is always enabled with a fixed priority of -2. Both the cores have their own NMI exception. There are three ways to trigger an NMI exception in a CPU core:

■ NMI exception from a system interrupt: Both Cortex-M0+ and Cortex-M4 provide an option to trigger an NMI exception from up to four of the 175 system interrupts. The NMI exception triggered due to the interrupt will execute the NMI handler pointed to by the active exception vector table. The CPUSS\_CM4\_NMI\_CTLx and CPUSS\_CM0P\_NMI\_CTLx registers select the interrupt source that triggers the NMI from hardware. The registers have a default value of 1023; that is, if the



register is set to 1023, then that particular register does not map any interrupt source to the NMI. There are four such registers and each can map one interrupt vector to the NMI. NMI is triggered when any of the four interrupts are triggered; that is, the interrupts are logically ORed. See Figure 9-5.



- NMI exception by setting NMIPENDSET bit (user NMI exception): An NMI exception can be triggered in software by setting the NMIPENDSET bit in the interrupt control state registers (CM0P\_SCS\_ICSR and CM4\_SCS\_ICSR). Setting this bit will execute the NMI handler pointed to by the active vector table in the respective CPU cores.
- System Call NMI exception: This exception is used for nonvolatile programming and other system call operations such as flash write operation and flash checksum operation. Inter processor communication (IPC) mechanism is used to implement a system call in PSoC 6 MCUs. A dedicated IPC mailbox is associated with each core (M0+ and M4) and the debug access port (DAP) to trigger a system call. The CPU or DAP acquires this dedicated mailbox, writes the system call opcode and argument to the mailbox, and notifies a dedicated IPC structure. Typically, the argument is a pointer to a structure in SRAM. This results in an NMI interrupt in the CM0+ core. Note that all the system calls are serviced by Cortex-M0+ core. A Cortex-M0+ NMI exception triggered by this method executes the NMI exception handler code that resides in SROM. Note that the NMI exception handler address is automatically initialized to the system call API located in SROM by the boot code. The value should be retained during vector table relocations; otherwise, no system call will be executed. The NMI handler code in SROM is not read/ write accessible because it contains nonvolatile programming routines that cannot be modified by the user. The result of the system call is passed through the same IPC mechanism. For details, refer to the Inter-Processor Communication chapter on page 58.

#### 9.4.3 HardFault Exception

Both CM0+ and CM4 cores support HardFault exception. HardFault is an always-enabled exception that occurs because of an error during normal or exception processing. HardFault has a fixed priority of -1, meaning it has higher priority than any exception with configurable priority. A HardFault exception is a catch-all exception for different types of fault conditions, which include executing an undefined instruction and accessing an invalid memory addresses. The CPU does not provide fault status information to the HardFault exception handler, but it does permit the handler to perform an exception return and continue execution in cases where software has the ability to recover from the fault situation.

#### 9.4.4 Memory Management Fault Exception

A memory management fault is an exception that occurs because of a memory protection-related fault. The fixed memory protection constraints determine this fault, for both instruction and data memory transactions. This fault is always used to abort instruction accesses to Execute Never (XN) memory regions. The memory management fault is only supported by the M4 core. The priority of the exception is configurable from 0 (highest) to 7 (lowest).

#### 9.4.5 Bus Fault Exception

A Bus Fault is an exception that occurs because of a memory-related fault for an instruction or data memory transaction. This might be from an error detected on a bus in the memory system. The bus fault is supported only by the M4 core. The priority of the exception is configurable from 0 (highest) to 7 (lowest).

## 9.4.6 Usage Fault Exception

A Usage Fault is an exception that occurs because of a fault related to instruction execution. This includes:

- an undefined instruction
- an illegal unaligned access
- invalid state on instruction execution
- an error on exception return

The following can cause a usage fault when the core is configured to report them:

- an unaligned address on word and halfword memory access
- division by zero

The usage fault is supported only by the M4 core. The priority of the exception is configurable from 0 (highest) to 7 (lowest).

## 9.4.7 Supervisor Call (SVCall) Exception

Both CM0+ and CM4 cores support SVCall exception. Supervisor Call (SVCall) is an always-enabled exception caused when the CPU executes the SVC instruction as part of the application code. Application software uses the SVC instruction to make a call to an underlying operating system and provide a service. This is known as a supervisor call. The SVC instruction enables the application to issue an SVCall that requires privileged access to the system.

The priority of an SVCall exception can be configured to a value between 0 and 3 for CM0+ and 0 to 7 for CM4 core by writing to the bitfields PRI\_11 of the System Handler Priority Register 2 (CM0P\_SCS\_SHPR2 and CM4\_SCS\_SHPR2). When the SVC instruction is executed, the SVCall exception enters the pending state and waits to be serviced by the CPU. The SVCALLPENDED bit in the System Handler Control and State Register (CM0P\_SCS\_SHCSR and CM4\_SCS\_SHCSR) can be used to check or modify the pending status of the SVCall exception.

## 9.4.8 PendSupervisory (PendSV) Exception

Both CM0+ and CM4 cores support PendSV exception. PendSV is another supervisor call related exception similar to SVCall, normally being software-generated. PendSV is always enabled and its priority is configurable similar to SVCall. The PendSV exception is triggered by setting the PENDSVSET bit in the Interrupt Control State Register (CM0P\_SCS\_ICSR and CM4\_SCS\_ICSR). On setting this bit, the PendSV exception enters the pending state, and waits to be serviced by the CPU. The pending state of a PendSV exception can be cleared by setting the PENDSVCLR bit in the Interrupt Control State Register. The priority of a PendSV exception can be configured to a value between 0 and 3 for CM0+ and 0 to 7 for M4 by writing to the bitfields PRI 14 of the System Handler Priority Register 3. See the Armv6-M Architecture Reference Manual for more details.

## 9.4.9 System Tick (SysTick) Exception

Both CM0+ and CM4 cores in PSoC 6 MCUs support a system timer, referred to as SysTick, as part of their internal architecture. SysTick provides a simple, 24-bit decrementing counter for various timekeeping purposes such as an RTOS

tick timer, high-speed alarm timer, or simple counter. The SysTick timer can be configured to generate an interrupt when its count value reaches zero, which is referred to as a SysTick exception. The exception is enabled by setting the TICKINT bit in the SysTick Control and Status Register (CMOP\_SCS\_SYST\_CSR and CM4\_SCS\_SYST\_CSR). The priority of a SysTick exception can be configured to a value between 0 and 3 for CM0+ and 0 to 7 for M4 by writing to the bitfields PRI\_15 of the System Handler Priority Register 3 (SHPR3). The SysTick exception can always be generated in software at any instant by writing a one to the PENDSTSET bit in the Interrupt Control State Register. Similarly, the pending state of the SysTick exception can be cleared by writing a one to the PENDSTCLR bit in the Interrupt Control State Register.

# 9.5 Interrupt Sources

The PSoC 6 MCU supports 175 interrupts from peripherals. The source of each interrupt is listed in Table 9-3. These system interrupts are mapped directly to Cortex-M4 core. For Cortex-M0+ core, any of the 175 interrupts can be routed to any of the available eight interrupts (IRQ0 to IRQ7 or exception 16 to 23). The CPUSS\_CM0\_SYSTEM\_INT\_CTLx registers are used to make this interrupt selection in CM0+.

CPUSS CM0 SYSTEM INT CTLx There are 175 registers. The CPU INT IDX bits [2:0] of the register selects which IRQn line of CM0+, the x<sup>th</sup> system interrupt is mapped to. The CPU INT VALID bit [31] of the register decides whether the x<sup>th</sup> interrupt is enabled for the core. For Cortex-M0+, multiple system interrupts can be mapped on the same CPU interrupt. Therefore, an active CPU interrupt may indicate one or multiple active system interrupts. For instance to connect Port 0 (IDX = 0) and Port 2 (IDX = 2) GPIO interrupts to IRQ0 of CM0+, CPU INT IDX bits should be set to '0' and CPU INT VALID bit should be set '1' in CPUSS CM0 SYSTEM INT CTL0 to and CPUSS CM0 SYSTEM INT CTL2 registers. Note that this only connects and enables the interrupts; configuration and masking of the interrupt to the NVIC should be done as part of source peripheral configuration.

As a result of the reduction functionality in the Cortex-M0+ core, multiple system interrupts share a CPU interrupt handler as provided by the CPU's vector table. Each CPU interrupt has an associated CPUSS\_CM0\_INTx\_STATUS register:

- SYSTEM\_INT\_VALID bit[31] of the register specifies if any system interrupt is active for the CPU interrupt. This bit remains set until all the system interrupts connected to the CPU interrupts are cleared at the source.
- SYSTEM\_INT\_IDX bits[9:0] of the register specifies the index (a number in the range [0, 1022]) of the lowest active system interrupt mapped to the corresponding CPU interrupt.



For instance, say CM0+ IRQ0 is connected to Port 0 and Port 2 GPIO interrupts. When an interrupt in both Port 0 and Port 2 are triggered simultaneously, IRQ0 in CM0+ will be triggered with CPUSS\_CM0\_INT0\_STATUS reading 0 (Port 0 interrupt) in SYSTEM\_INT\_IDX bit and SYSTEM\_INT\_VALID bit set. After Port 0 interrupt is serviced and cleared, IRQ0 will be triggered again with SYSTEM\_INT\_IDX bit set to 2 (Port 2 interrupt) in the CPUSS CM0 INT0 STATUS register. Only after servicing

```
typedef void (* SystemIntr_Handler)(void);
void CM0_CpuIntr0_Handler (void)
{
uint32_t system_int_idx;
SystemIntr_Handler handler;
if(CPUSS_CM0_INT0_STATUS.SYSTEM_INT_VALID)
{
system_int_idx = CPUSS_CM0_INT0_STATUS.SYSTEM_INT_IDX;
handler = SystemIntr_Table[system_int_idx];
handler(); // jump to system interrupt handler
}
else
// Triggered by SW or due to SW clear error (SW cleared a peripheral
// interrupt flag but didn't clear the Pending flag at NVIC)
}
}
void CM0_CpuIntr7_Handler (void)
{
uint32_t system_int_idx;
SystemIntr_Handler handler;
if(CPUSS_CM0_INT7_STATUS.SYSTEM_INT_VALID)
{
system_int_idx = CPUSS_CM0_INT7_STATUS.SYSTEM_INT_IDX;
handler = SystemIntr_Table[system_int_idx];
handler(); // jump to system interrupt handler
}
else
// Triggered by SW or due to SW clear error (SW cleared a peripheral
// interrupt flag but didn't clear the Pending flag at NVIC)
}
void CM0_SystemIntr0_Handler (void)
// Clear the peripheral interrupt request flag by register write
// Read back the register, to ensure the completion of register write access
// Handle system interrupt 0.
}
void CM0_SystemIntr167_Handler (void)
// Clear the peripheral interrupt request flag by register write
// Read back the register, to ensure the completion of register write access
// Handle system interrupt 167.
}
```

the

use

Port 2 interrupt and clearing, the SYSTEM\_INT\_VALID bit

SYSTEM INT IDX field to index a system interrupt lookup

table and jump to the system interrupt handler. The lookup

table is typically located in one of the system memories. The

handler

should

will be cleared.

The

CPU

interrupt

following code illustrates the approach:



The interrupts include standard interrupts from the on-chip peripherals such as TCPWM, serial communication block, CSD block, watchdog, ADC, and so on. The interrupt generated is usually the logical OR of the different peripheral states. The peripheral interrupt status register should be read in the ISR to detect which condition generated the interrupt. These interrupts are usually level interrupts. The appropriate interrupt registers should be cleared in the ISR to deassert the interrupt. Usually a write '1' is required to clear the registers. If the interrupt register is not cleared in the ISR, the interrupt will remain asserted and the ISR will be executed continuously. See the I/O System chapter on page 214 for details on GPIO interrupts.

As seen from Table 9-3, 45 interrupts (IRQ0 to IRQ44) are capable of waking up the device from Deep Sleep power mode. For Cortex-M4, IRQ0 to IRQ44 directly map to these sources. However, in the Cortex-M0+, all the eight IRQ lines support Deep Sleep wakeup if they are connected to a deep sleep capable interrupt. This means the 45 Deep Sleep wakeup-capable interrupts can be connected to any of the eight IRQ lines of Cortex-M0+, if such a wakeup is desired.

System Interrupt	Cortex M4 Exception Number	Power Mode	Description
NMI	2	Active	Any four of the below 175 IRQ sources
IRQ0	16	DeepSleep	GPIO Interrupt - Port 0
IRQ1	17	DeepSleep	Not available
IRQ2	18	DeepSleep	GPIO Interrupt - Port 2
IRQ3	19	DeepSleep	GPIO Interrupt - Port 3
IRQ4	20	DeepSleep	Not available
IRQ5	21	DeepSleep	GPIO Interrupt - Port 5
IRQ6	22	DeepSleep	GPIO Interrupt - Port 6
IRQ7	23	DeepSleep	GPIO Interrupt - Port 7
IRQ8	24	DeepSleep	GPIO Interrupt - Port 8
IRQ9	25	DeepSleep	GPIO Interrupt - Port 9
IRQ10	26	DeepSleep	GPIO Interrupt - Port 10
IRQ11	27	DeepSleep	GPIO Interrupt - Port 11
IRQ12	28	DeepSleep	GPIO Interrupt - Port 12
IRQ13	29	DeepSleep	Not available
IRQ14	30	DeepSleep	GPIO Interrupt - Port 14
IRQ15	31	DeepSleep	GPIO All Ports
IRQ16	32	DeepSleep	GPIO Supply Detect Interrupt
IRQ17	33	DeepSleep	Low Power Comparator Interrupt
IRQ18	34	DeepSleep	Serial Communication Block #6
IRQ19	35	DeepSleep	Multi Counter Watchdog Timer 0 interrupt
IRQ20	36	DeepSleep	Multi Counter Watchdog Timer 1 interrupt
IRQ21	37	DeepSleep	Backup domain interrupt
IRQ22	38	DeepSleep	Other combined Interrupts for SRSS (LVD, WDT)
IRQ23	39	DeepSleep	CPUSS Inter Process Communication Interrupt #0
IRQ24	40	DeepSleep	CPUSS Inter Process Communication Interrupt #1
IRQ25	41	DeepSleep	CPUSS Inter Process Communication Interrupt #2
IRQ26	42	DeepSleep	CPUSS Inter Process Communication Interrupt #3
IRQ27	43	DeepSleep	CPUSS Inter Process Communication Interrupt #4
IRQ28	44	DeepSleep	CPUSS Inter Process Communication Interrupt #5
IRQ29	45	DeepSleep	CPUSS Inter Process Communication Interrupt #6
IRQ30	46	DeepSleep	CPUSS Inter Process Communication Interrupt #7
IRQ31	47	DeepSleep	CPUSS Inter Process Communication Interrupt #8

Table 9-3.	List of PSoC 6 Interrupt Sources
------------	----------------------------------



System Interrupt	Cortex M4 Exception Number	Power Mode	Description
IRQ32	48	DeepSleep	CPUSS Inter Process Communication Interrupt #9
IRQ33	49	DeepSleep	CPUSS Inter Process Communication Interrupt #10
IRQ34	50	DeepSleep	CPUSS Inter Process Communication Interrupt #11
IRQ35	51	DeepSleep	CPUSS Inter Process Communication Interrupt #12
IRQ36	52	DeepSleep	CPUSS Inter Process Communication Interrupt #13
IRQ37	53	DeepSleep	CPUSS Inter Process Communication Interrupt #14
IRQ38	54	DeepSleep	CPUSS Inter Process Communication Interrupt #15
IRQ39	55	DeepSleep	SAR ADC 0 interrupt
IRQ40	56	DeepSleep	SAR ADC 1 interrupt
IRQ41	57	DeepSleep	CTBm Interrupt
IRQ42	58	DeepSleep	Not available
IRQ43	59	DeepSleep	PASS FIFO 0 Interrupt
IRQ44	60	DeepSleep	PASS FIFO 1 Interrupt
IRQ45	61	Active	Serial Communication Block #0
IRQ46	62	Active	Serial Communication Block #1
IRQ47	63	Active	Serial Communication Block #2
IRQ48	64	Active	Not available
IRQ49	65	Active	Serial Communication Block #4
IRQ50	66	Active	Serial Communication Block #5
IRQ51	67	Active	CSD (Capsense) interrupt
IRQ52	68	Active	CPUSS DMAC, Channel #0
IRQ53	69	Active	CPUSS DMAC, Channel #1
IRQ54	70	Active	Not available
IRQ55	71	Active	Not available
IRQ56	72	Active	CPUSS DataWire #0, Channel #0
IRQ57	73	Active	CPUSS DataWire #0, Channel #1
IRQ58	74	Active	CPUSS DataWire #0, Channel #2
IRQ59	75	Active	CPUSS DataWire #0, Channel #3
IRQ60	76	Active	CPUSS DataWire #0, Channel #4
IRQ61	77	Active	CPUSS DataWire #0. Channel #5
IRQ62	78	Active	CPUSS DataWire #0, Channel #6
IRQ63	79	Active	CPUSS DataWire #0, Channel #7
IRQ64	80	Active	CPUSS DataWire #0, Channel #8
IRQ65	81	Active	CPUSS DataWire #0, Channel #9
IRQ66	82	Active	CPUSS DataWire #0, Channel #10
IRQ67	83	Active	CPUSS DataWire #0, Channel #11
IRQ68	84	Active	CPUSS DataWire #0, Channel #12
IRQ69	85	Active	CPUSS DataWire #0, Channel #13
IRQ70	86	Active	CPUSS DataWire #0, Channel #14
IRQ71	87	Active	CPUSS DataWire #0, Channel #15
IRQ72	88	Active	CPUSS DataWire #0, Channel #15 CPUSS DataWire #0, Channel #16
IRQ72	89	Active	CPUSS DataWire #0, Channel #17
IRQ74	90	Active	CPUSS DataWire #0, Channel #17



#### Table 9-3. List of PSoC 6 Interrupt Sources

System Interrupt	Cortex M4 Exception Number	Power Mode	Description
IRQ75	91	Active	CPUSS DataWire #0, Channel #19
IRQ76	92	Active	CPUSS DataWire #0, Channel #20
IRQ77	93	Active	CPUSS DataWire #0, Channel #21
IRQ78	94	Active	CPUSS DataWire #0, Channel #22
IRQ79	95	Active	CPUSS DataWire #0, Channel #23
IRQ80	96	Active	CPUSS DataWire #0, Channel #24
IRQ81	97	Active	CPUSS DataWire #0, Channel #25
IRQ82	98	Active	CPUSS DataWire #0, Channel #26
IRQ83	99	Active	CPUSS DataWire #0, Channel #27
IRQ84	100	Active	CPUSS DataWire #0, Channel #28
IRQ85	101	Active	CPUSS DataWire #1, Channel #0
IRQ86	102	Active	CPUSS DataWire #1, Channel #1
IRQ87	103	Active	CPUSS DataWire #1, Channel #2
IRQ88	104	Active	CPUSS DataWire #1, Channel #3
IRQ89	105	Active	CPUSS DataWire #1, Channel #4
IRQ90	106	Active	CPUSS DataWire #1, Channel #5
IRQ91	107	Active	CPUSS DataWire #1, Channel #6
IRQ92	108	Active	CPUSS DataWire #1, Channel #7
IRQ93	109	Active	CPUSS DataWire #1, Channel #8
IRQ94	110	Active	CPUSS DataWire #1, Channel #9
IRQ95	111	Active	CPUSS DataWire #1, Channel #10
IRQ96	112	Active	CPUSS DataWire #1, Channel #11
IRQ97	113	Active	CPUSS DataWire #1, Channel #12
IRQ98	114	Active	CPUSS DataWire #1, Channel #13
IRQ99	115	Active	CPUSS DataWire #1, Channel #14
IRQ100	116	Active	CPUSS DataWire #1, Channel #15
IRQ101	117	Active	CPUSS DataWire #1, Channel #16
IRQ102	118	Active	CPUSS DataWire #1, Channel #17
IRQ103	119	Active	CPUSS DataWire #1, Channel #18
IRQ104	120	Active	CPUSS DataWire #1, Channel #19
IRQ105	121	Active	CPUSS DataWire #1, Channel #20
IRQ106	122	Active	CPUSS DataWire #1, Channel #21
IRQ107	123	Active	CPUSS DataWire #1, Channel #22
IRQ108	124	Active	CPUSS DataWire #1, Channel #23
IRQ109	125	Active	CPUSS DataWire #1, Channel #24
IRQ110	126	Active	CPUSS DataWire #1, Channel #25
IRQ111	127	Active	CPUSS DataWire #1, Channel #26
IRQ112	128	Active	CPUSS DataWire #1, Channel #27
IRQ113	129	Active	CPUSS DataWire #1, Channel #28
IRQ114	130	Active	CPUSS Fault Structure Interrupt #0
IRQ115	131	Active	CPUSS Fault Structure Interrupt #1
IRQ116	132	Active	CRYPTO Accelerator Interrupt
IRQ117	133	Active	FLASH Macro Interrupt



System Interrupt	Cortex M4 Exception Number	Power Mode	Description
IRQ118	134	Active	Floating Point operation fault
IRQ119	135	Active	CM0+ CTI #0
IRQ120	136	Active	CM0+ CTI #1
IRQ121	137	Active	CM4 CTI #0
IRQ122	138	Active	CM4 CTI #1
IRQ123	139	Active	TCPWM #0, Counter #0
IRQ124	140	Active	TCPWM #0, Counter #1
IRQ125	141	Active	TCPWM #0, Counter #2
IRQ126	142	Active	TCPWM #0, Counter #3
IRQ127	143	Active	Not available
IRQ128	144	Active	Not available
IRQ129	145	Active	Not available
IRQ130	146	Active	Not available
IRQ131	147	Active	TCPWM #0, Counter #256
IRQ132	148	Active	TCPWM #0, Counter #257
IRQ133	149	Active	TCPWM #0, Counter #258
IRQ134	150	Active	TCPWM #0, Counter #259
IRQ135	151	Active	TCPWM #0, Counter #260
IRQ136	152	Active	TCPWM #0, Counter #261
IRQ137	153	Active	TCPWM #0, Counter #262
IRQ138	154	Active	TCPWM #0, Counter #263
IRQ139	155	Active	Not available
IRQ140	156	Active	Not available
IRQ141	157	Active	Not available
IRQ142	158	Active	Not available
IRQ143	159	Active	Not available
IRQ144	160	Active	Not available
IRQ145	161	Active	Not available
IRQ146	162	Active	Consolidated interrrupt for all DACs
IRQ147	163	Active	Not available
IRQ148	164	Active	Not available
IRQ149	165	Active	Not available
IRQ150	166	Active	Not available
IRQ151	167	Active	Not available
IRQ152	168	Active	Not available
IRQ153	169	Active	Not available
IRQ154	170	Active	Not available
IRQ155	171	Active	Not available
IRQ156	172	Active	Not available
IRQ157	173	Active	Not available
IRQ158	174	Active	Not available
IRQ159	175	Active	Not available
IRQ160	176	Active	Serial Memory Interface interrupt



#### Table 9-3. List of PSoC 6 Interrupt Sources

System Interrupt	Cortex M4 Exception Number	Power Mode	Description
IRQ161	177	Active	USB Interrupt
IRQ162	178	Active	USB Interrupt
IRQ163	179	Active	USB Interrupt
IRQ164	180	Active	Not available
IRQ165	181	Active	Not available
IRQ166	182	Active	Not available
IRQ167	183	Active	Not available
IRQ168	184	Active	CAN consolidated interrupt #0
IRQ169	185	Active	CAN Interrupt #0, Channel #0
IRQ170	186	Active	CAN Interrupt #1, Channel #0
IRQ171	187	Active	CPUSS DataWire #1, Channel #29
IRQ172	188	Active	CPUSS DataWire #1, Channel #30
IRQ173	189	Active	CPUSS DataWire #1, Channel #31
IRQ174	190	Active	CPUSS DataWire #0, Channel #29



# 9.6 Interrupt/Exception Priority

Exception priority is useful for exception arbitration when there are multiple exceptions that need to be serviced by the CPU. Both M4 and M0+ cores in PSoC 6 MCUs provide flexibility in choosing priority values for different exceptions. All exceptions other than Reset, NMI, and HardFault can be assigned a configurable priority level. The Reset, NMI, and HardFault exceptions have a fixed priority of -3, -2, and -1, respectively. In PSoC 6 MCUs, lower priority numbers represent higher priorities. This means that the Reset, NMI, and HardFault exceptions have the highest priorities. The other exceptions can be assigned a configurable priority level between 0 and 3 for Cortex-M0+ and 0 to 7 for Cortex-M4.

Both M0+ and M4 support nested exceptions in which a higher priority exception can obstruct (interrupt) the currently active exception handler. This pre-emption does not happen if the incoming exception priority is the same as or lower than the active exception. The CPU resumes execution of the lower priority exception handler after servicing the higher priority exception. The CM0+ core in the PSoC 6 MCU allows nesting of up to four exceptions; the CM4 core allows up to eight exceptions. When the CPU receives two or more exceptions requests of the same priority, the lowest exception number is serviced first.

The registers to configure the priority of exception numbers 1 to 15 are explained in Exception Sources on page 77.

The priority of the 8 CM0+ and 175 CM4 interrupts can be configured by writing to the respective Interrupt Priority registers (CM0P\_SCS\_IPR and CM4\_SCS\_IPR). This is a group of eight (CM0+) and 60 (CM4) 32-bit registers with each register storing the priority values of four interrupts, as given in Table 9-4 and Table 9-5. For CM0+, the first 16 bits of the ISER and ICER registers are valid. Refer to Interrupt Sources on page 79 for details on how to map a CPU interrupt to a system interrupt in CM0+.

#### Table 9-4. Interrupt Priority Register Bit Definitions for Cortex-M0+ (CM0P\_SCS\_IPR)

Bits	Name	Description
7:6	PRI_N0	Priority of interrupt number N.
15:14	PRI_N1	Priority of interrupt number N+1.
23:22	PRI_N2	Priority of interrupt number N+2.
31:30	PRI_N3	Priority of interrupt number N+3.

#### Table 9-5. Interrupt Priority Register Bit definitions for Cortex-M4 (CM4\_SCS\_IPR)

Bits	Name	Description
7:5	PRI_N0	Priority of interrupt number N
15:13	PRI_N1	Priority of interrupt number N+1
23:21	PRI_N2	Priority of interrupt number N+2
31:29	PRI_N3	Priority of interrupt number N+3

# 9.7 Enabling and Disabling Interrupts

The NVICs of both CM0+ andCM4 core provide registers to individually enable and disable the interrupts in software. If an interrupt is not enabled, the NVIC will not process the interrupt requests on that interrupt line. The Interrupt Set-Enable Register (CM0P\_SCS\_ISER and CM4\_SCS\_ISER) and the Interrupt Clear-Enable Register (CM0P\_SCS\_ICER and CM4\_SCS\_ICER) are used to enable and disable the interrupts respectively. These registers are 32-bit wide and each bit corresponds to the same numbered interrupt in CM0+. For CM4 core, there are eight ISER/ICER registers. These registers can also be read in software to get the enable status of the interrupts. Table 9-6 shows the register access properties for these two registers. Note that writing zero to these registers has no effect.

For CM0+, the first 16 bits of the ISER and ICER registers are valid. Refer to Interrupt Sources on page 79 for details on how to map a CPU interrupt to a system interrupt in CM0+.

Register	Operation	Bit Value	Comment
	Write	1	To enable the interrupt
Interrupt Set		0	No effect
Enable Register	Read	1	Interrupt is enabled
		0	Interrupt is disabled
	Write	1	To disable the interrupt
Interrupt Clear		0	No effect
Enable Register	Read	1	Interrupt is enabled
	Reau	0	Interrupt is disabled

Table 9-6. Interrupt Enable/Disable Registers

The ISER and ICER registers are applicable only for the interrupts. These registers cannot be used to enable or disable the exception numbers 1 to 15. The 15 exceptions have their own support for enabling and disabling, as explained in Exception Sources on page 77.

The PRIMASK register in the CPUs (both CM0+ and CM4) can be used as a global exception enable register to mask all the configurable priority exceptions irrespective of whether they are enabled. Configurable priority exceptions include all the exceptions except Reset, NMI, and HardFault listed in Table 9-1. When the PM bit (bit 0) in the PRIMASK register is set, none of the configurable priority exceptions can be serviced by the CPU, though they can be in the pending state waiting to be serviced by the CPU after the PM bit is cleared.



#### 9.8 Interrupt/Exception States

Each exception can be in one of the following states.

Table 9-7. Exception States			
Exception State	Meaning		
Inactive	The exception is not active and not pending. Either the exception is disabled or the enabled exception has not been triggered.		
Pending	The exception request has been received by the CPU/NVIC and the exception is waiting to be serviced by the CPU.		
Active	An exception that is being serviced by the CPU but whose exception handler execution is not yet complete. A high- priority exception can interrupt the execution of lower priority exception. In this case, both the exceptions are in the active state.		
Active and Pending	The exception is being serviced by the processor and there is a pending request from the same source during its exception handler execution.		

The Interrupt Control State Register (CM0P SCS ICSR and CM4 SCS ICSR) contains status bits describing the various exceptions states.

- The VECTACTIVE bits ([8:0]) in the ICSR store the exception number for the current executing exception. This value is zero if the CPU does not execute any exception handler (CPU is in thread mode). Note that the value in VECTACTIVE bitfields is the same as the value in bits [8:0] of the Interrupt Program Status Register (IPSR), which is also used to store the active exception number.
- The VECTPENDING bits ([20:12]) in the ICSR store the exception number of the highest priority pending exception. This value is zero if there are no pending exceptions.
- The ISRPENDING bit (bit 22) in the ICSR indicates if a NVIC generated interrupt is in a pending state.

#### 9.8.1 Pending Interrupts/Exceptions

When a peripheral generates an interrupt request signal to the NVIC or an exception event occurs, the corresponding exception enters the pending state. When the CPU starts executing the corresponding exception handler routine, the exception is changed from the pending state to the active state. The NVIC allows software pending of the 8 (CM0+) or 175 (CM4) interrupt lines by providing separate register bits for setting and clearing the pending states of the interrupts. The Interrupt Set-Pending register (CM0P\_SCS\_ISPR and CM4\_SCS\_ISPR) and the Interrupt Clear-Pending register (CMOP SCS ICPR and CM4 SCS ICPR) are used to set and clear the pending status of the interrupt lines. These registers are 32 bits wide, and each bit corresponds to the same numbered interrupt. In the case of CM4, there are eight sets of such registers to accommodate all 175 interrupts. Table 9-8 shows the register access properties for these two registers. Note that writing zero to these registers has no effect.

Register	Operation	Bit Value Comment		
	Write	1	To put an interrupt to pending state	
Interrupt Set-Pending Register		0	No effect	
(ISPR)	Read	1	Interrupt is pending	
		0	Interrupt is not pending	
	Write	1	To clear a pending interrupt	
Interrupt Clear-Pending Register		0	No effect	
(ICPR)	Read	1	Interrupt is pending	
		0	Interrupt is not pending	

Table 9-8. Interrupt Set Pending/Clear Pending Registers

Setting the pending bit when the same bit is already set results in only one execution of the ISR. The pending bit can be updated regardless of whether the corresponding interrupt is enabled. If the interrupt is not enabled, the interrupt line will not move to the pending state until it is enabled by writing to the ISER register.

Note that the ISPR and ICPR registers are used only for the peripheral interrupts. These registers cannot be used for pending the exception numbers 1 to 15. These 15 exceptions have their own support for pending, as explained in Exception Sources on page 77.



# 9.9 Stack Usage for Interrupts/ Exceptions

When the CPU executes the main code (in thread mode) and an exception request occurs, the CPU stores the state of its general-purpose registers in the stack. It then starts executing the corresponding exception handler (in handler mode). The CPU pushes the contents of the eight 32-bit internal registers into the stack. These registers are the Program and Status Register (PSR), ReturnAddress, Link Register (LR or R14), R12, R3, R2, R1, and R0. Both Cortex-M4 and Cortex-M0+ have two stack pointers - MSP and PSP. Only one of the stack pointers can be active at a time. When in thread mode, the Active Stack Pointer bit in the Control register is used to define the current active stack pointer. When in handler mode, the MSP is always used as the stack pointer. The stack pointer always grows downwards and points to the address that has the last pushed data.

When the CPU is in thread mode and an exception request comes, the CPU uses the stack pointer defined in the control register to store the general-purpose register contents. After the stack push operations, the CPU enters handler mode to execute the exception handler. When another higher priority exception occurs while executing the current exception, the MSP is used for stack push/pop operations, because the CPU is already in handler mode. See the CPU Subsystem (CPUSS) chapter on page 31 for details.

## 9.10 Interrupts and Low-Power Modes

The PSoC 6 MCU family allows device (CPU) wakeup from low-power modes when certain peripheral interrupt requests are generated. The Wakeup Interrupt Controller (WIC) block generates a wakeup signal that causes the CPU to enter Active mode when one or more wakeup sources generate an interrupt signal. After entering Active mode, the ISR of the peripheral interrupt is executed.

The Wait For Interrupt (WFI) or Wait For Event (WFE) instruction, executed by the CPU, triggers the transition into Sleep, and Deep Sleep modes. Both the WFI and WFE instructions are capable of waking up on interrupts. However, the WFE requires the interrupts to be unmasked in the CPU's Priority Mask register. Refer to the PRIMASK register definition on the Arm website. In addition, the WFE instruction puts the CPU to sleep based on the status of an event bit and wakes up from an event signal, typically sent by the other CPU. WFI does not require PRIMASK unmasking and can wake up the CPU from any pending interrupt masked to the NVIC or WIC. However, WFI cannot wake up the CPU from event signals from other CPUs. The sequence of entering the different low-power modes is detailed in the Device Power Modes chapter on page 280.

Chip low-power modes have two categories of interrupt sources:

- Interrupt sources that are available in the Active, Sleep, and Deep Sleep modes (watchdog timer interrupt, RTC, GPIO interrupts, and Low-Power comparators)
- Interrupt sources that are available only in the Active and Sleep modes

When using the WFE instruction in CM4, make sure to call the WFE instruction twice to properly enter and exit Sleep/ Deep Sleep modes. This behavior comes from the event register implementation in Arm v7 architecture used in Cortex-M4. According to the ARM V7 architecture reference manual (Section B1.5.18 Wait For Event and Send Event):

- A reset clears the event register.
- Any WFE wakeup event, or the execution of an exception return instruction, sets the event register.
- A WFE instruction clears the event register.
- Software cannot read or write the value of the event register directly.

Therefore, the first WFE instruction puts CM4 to sleep and second WFE clears the event register after a WFE wakeup, which sets the event register. So the next WFE will put the core to sleep.

Note that this behavior is not present in Arm v6 architecture used in Cortex-M0+. Therefore, in CM0+ only one WFE instruction is sufficient to successfully enter or exit Sleep and Deep Sleep modes.

# 9.11 Interrupt/Exception – Initialization/ Configuration

This section covers the different steps involved in initializing and configuring exceptions in the PSoC 6 MCU.

 Configuring the Exception Vector Table Location: The first step in using exceptions is to configure the vector table location as required - either in flash memory or SRAM. This configuration is done as described in Exception Vector Table on page 76.

The vector table should be available in SRAM if the application must change the vector addresses dynamically. If the table is located in flash, then a flash write operation is required to modify the vector table contents. The Cortex-M startup code places the vector table in SRAM by default.

- Configuring Individual Exceptions: The next step is to configure individual exceptions required in an application, as explained in earlier sections.
  - a. Configure the exception or interrupt source; this includes setting up the interrupt generation conditions. The register configuration depends on the specific exception required. Refer to the respective peripheral chapter to know more about the interrupt configuration supported by them.



- c. For Cortex-M0+, define and enable the additional system interrupt handler table and functions as explained in Interrupt Sources on page 79.
- d. Set up the exception priority, as explained in Interrupt/Exception Priority on page 86.
- e. Enable the exception, as explained in Enabling and Disabling Interrupts on page 86.

# 9.12 Register List

Register Name	Description
CPUSS_CM0_NMI_CTLx	Cortex-M0+ NMI control registers (4 registers)
CPUSS_CM0_SYSTEM_INT_CTLx	Cortex-M0+ interrupt control registers for x <sup>th</sup> system interrupt (175 registers)
CPUSS_CM0_SYSTEM_INTx_STATUS	Cortex-M0+ interrupt status registers for x <sup>th</sup> CPU interrupt (8 registers)
CPUSS_CM4_NMI_CTLx	Cortex-M4 NMI control registers (4 registers)
SYSTEM_CM0P_SCS_ISER	Cortex-M0+ interrupt set-enable register
SYSTEM_CM0P_SCS_ICER	Cortex-M0+ interrupt clear enable register
SYSTEM_CM0P_SCS_ISPR	Cortex-M0+ interrupt set-pending register
SYSTEM_CM0P_SCS_ICPR	Cortex-M0+ interrupt clear-pending register
SYSTEM_CM0P_SCS_IPR	Cortex-M0+ interrupt priority register
SYSTEM_CM0P_SCS_ICSR	Cortex-M0+ interrupt control state register
SYSTEM_CM0P_SCS_VTOR	Cortex-M0+ vector table offset register
SYSTEM_CM0P_SCS_AIRCR	Cortex-M0+ application interrupt and reset control register
SYSTEM_CM0P_SCS_SHPR2	Cortex-M0+ system handler priority register 2
SYSTEM_CM0P_SCS_SHPR3	Cortex-M0+ system handler priority register 3
SYSTEM_CM0P_SCS_SHCSR	Cortex-M0+ system handler control and state register
SYSTEM_CM4_SCS_ISER	Cortex-M4 interrupt set-enable register
SYSTEM_CM4_SCS_ICER	Cortex-M4 interrupt clear enable register
SYSTEM_CM4_SCS_ISPR	Cortex-M4 interrupt set-pending register
SYSTEM_CM4_SCS_ICPR	Cortex-M4 interrupt clear-pending register
SYSTEM_CM4_SCS_IPR	Cortex-M4 interrupt priority registers
SYSTEM_CM4_SCS_ICSR	Cortex-M4 interrupt control state register
SYSTEM_CM4_SCS_VTOR	Cortex-M4 vector table offset register
SYSTEM_CM4_SCS_AIRCR	Cortex-M4 application interrupt and reset control register
SYSTEM_CM4_SCS_SHPR2	Cortex-M4 system handler priority register 2
SYSTEM_CM4_SCS_SHPR3	Cortex-M4 system handler priority register 3
SYSTEM_CM4_SCS_SHCSR	Cortex-M4 system handler control and state register

# 10. DMA Controller (DW)



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The DMA transfers data to and from memory, peripherals, and registers. These transfers occur independent from the CPU. The DMA can be configured to perform multiple independent data transfers. All data transfers are managed by a channel. There can be up to 32 channels in the DMA. The number of channels in the DMA controller can vary with devices. Refer to the PSoC 61 datasheet/PSoC 62 datasheet for the number of channels supported in the device. A channel has an associated priority; channels are arbitrated according to their priority.


## 10.1 Features

The DMA controller has the following features:

- Supports up to 30 channels on DMA channel 0 (DW0) and 32 channels on DMA channel 1 (DW1); see the PSoC 61 datasheet/PSoC 62 datasheet for details
- Supports multiple DMA controller instances in a device
- Four levels of priority for each channel
- Descriptors are defined in memory and referenced to the respective channels
- Supports single, 1D, or 2D transfer modes for a descriptor
- Supports transfer of up to 65536 data elements per descriptor
- Configurable source and destination address increments
- Supports 8-bit, 16-bit, and 32-bit data widths at both source and destination
- Configurable input trigger behavior for each descriptor
- Configurable interrupt generation in each descriptor
- Configurable output trigger generation for each descriptor
- Descriptors can be chained to other descriptors in memory



# 10.2 Architecture



A data transfer is initiated by an input trigger. This trigger may originate from the source peripheral of the transfer, the destination peripheral of the transfer, CPU software, or from another peripheral. Triggers provide Active/Sleep functionality and are not available in Deep Sleep and Hibernate power modes.

The data transfer details are specified by a descriptor. Among other things, this descriptor specifies:

- The source and destination address locations and the size of the transfer.
- The actions of a channel; for example, generation of output triggers and interrupts. See the Interrupts chapter on page 73 for more details.
- Data transfer types can be single, 1D, or 2D as defined in the descriptor structure. These types define the address sequences generated for source and destination. 1D and 2D transfers are used for "scatter gather" and other useful transfer operations.

# 10.3 Channels

The DMA controller supports multiple independent data transfers that are managed by a channel. Each channel

connects to a specific system trigger through a trigger multiplexer that is outside the DMA controller.

**Channel priority:** A channel is assigned a priority (CHi\_CTL.PRIO) between 0 and 3, with 0 being the highest priority and 3 being the lowest priority. Channels with the same priority constitute a priority group. Priority decoding determines the highest priority pending channel, which is determined as follows.

- The highest priority group with pending channels is identified first.
- Within this priority group, round-robin arbitration is applied.

**Channel state:** At any given time, one channel actively performs a data transfer. This channel is called the active channel. A channel can be in one of four channel states. The active channel in a DW controller can be determined by reading the DWx\_STATUS[ACTIVE] and DWx.STATUS[CH IDX].

Pending state of a channel is determined by reading the DW\_CH\_STRUCT\_CH\_STATUS[PENDING] associated with that channel. If a channel is enabled and is not in the Pending or Active state, then it is considered blocked.

Channel State	Description		
Disabled	The channel is disabled by setting CHi_CTL.ENABLED to '0'. The channel trigger is ignored in this state.		
Blocked	The channel is enabled and is waiting for a trigger to initiate a data transfer.		
Pending	The channel is enabled and has received an active trigger. In this state, the channel is ready to initiate a data transfer but waiting for it to be scheduled.		
Active	The channel is enabled, has received an active trigger and has been scheduled. It is actively performing data transfers. If there are multiple channels pending, the highest priority pending channel is scheduled.		



The data transfer associated with a trigger is made up of one or more 'atomic transfers' or 'single transfers'; see Table 10-2 for a better understanding. A single trigger could be configured to transfer multiple "single transfers".

channel be marked А can preemptable (CHi CTL.PREEMPTABLE). If preemptable, and there is a higher priority pending channel, then that higher priority channel can preempt the current channel between single transfers. If a channel is preempted, the existing single transfer is completed; the current channel goes to pending state and the higher priority channel is serviced. On completion of the higher priority channel's transfer, the pending channel is resumed. Note that preemption has an impact on the data transfer rates of the channel being preempted. Refer to "DMA Performance" on page 99 for these performance implications.

A channel has two access control attributes that are used by the shared memory protection units (SMPUs) and peripheral protection units (PPUs) for access control. These fields are typically inherited from the master that modified the channel's control register.

- The Privileged Mode (CHi\_CTL.P) attribute can be set to privileged or user.
- The Non-secure (CHi\_CTL.NS) attribute can be set to secure or non-secure.

A descriptor associated with each channel describes the data transfer. The descriptor is stored in memory and CHi\_CURR\_PTR provides the descriptor address associated with channel "i" and Chi\_IDX provides the current X and Y indices into the descriptor.

A channel's descriptor state is encoded as part of the channel's register state. The following registers provide a channel's descriptor state:

- CH\_CTL. This register provides generic channel control information.
- CH\_CURR\_PTR. This register provides the address of the memory location where the current descriptor is located. The user firmware must initialize this register. If the descriptors are chained, the DMA hardware automatically sets this register to the next descriptor pointer.
- CH\_IDX. This register provides the current X and Y indices of the channel into the current descriptor. User firmware must initialize this register. DMA hardware sets the X and Y indices to 0, when advancing from the current descriptor to the next descriptor in a descriptor list.

Note that channel state is retained in Deep Sleep power mode.

## 10.3.1 Channel Interrupts

Every DMA channel has an interrupt line associated with it. The INTR\_TYPE parameter in the descriptor determines the event that will trigger the interrupt for the channel. In addition each DMA channel has INTR, INTR\_SET, INTR\_MASK, and INTR\_MASKED registers to control their respective interrupt lines. INTR\_MASK can be used to mask the interrupt from the DMA channel. The INTR and INTR\_SET can be used to clear and set the interrupt, respectively, for debug purposes.

The DW\_CH\_STRUCT\_CH\_STATUS[INTR\_CAUSE] field provides the user a means to determine the cause of the interrupt being generated. The following are different values for this register:

- 0: No interrupt generated
- 1: Interrupt based on transfer completion configured based on INTR\_TYPE field in the descriptor
- 2: Source bus error
- 3: Destination bus error
- 4: Misaligned source address
- 5: Misaligned destination address
- 6: Current descriptor pointer is null
- 7: Active channel is in disabled state
- 8: Descriptor bus error
- 9-15: Not used.

For error related interrupt causes (INTR\_CAUSE is 2, 3,..., 8), the channel is disabled (hardware sets CH\_CTL.ENABLED to '0').

The bus errors are typically caused by incompatible accesses to the addresses in question. This may be due to those addresses being protected or having read or write restrictions. Source and destination bus errors can also occur due to mismatch in data sizes (see "Transfer Size" on page 96).



# 10.4 Descriptors

The data transfer between a source and destination in a channel is configured using a descriptor. Descriptors are stored in memory. The descriptor pointer is specified in the DMA channel registers. The DMA controller does not modify the descriptor and treats it as read only. A descriptor is a set of up to six 32-bit registers that contain the configuration for the transfer in the associated channel. There are three types of descriptors.

Table 10-2.	Descriptor	Types
-------------	------------	-------

Descriptor Type	Description		
	Transfers a single data element		
Single transfer	A B		
	Performs a one-dimensional "for loop". This transfer is made up of X number of single transfers		
1D transfer	A     B       A+1     B+1       A+2     B+2		
	A+X-1 B+ X-1		
2D transfer	Performs a two-dimensional "for loop". This transfer is made up of Y number of 1D transfers 1 <sup>st</sup> 1D transfer 2 <sup>nd</sup> 1D transfer Y <sup>th</sup> 1D transfer Y <sup>th</sup> 1D transfer		
CRC transfer	This performs a one-dimensional "for loop" similar to the 1D transfer. However, the source data is not trans- ferred to a destination. Instead, a CRC is calculated over the source data. The CRC configuration is provided through a set of registers that is shared by all DMA channels. The assumption is that the DMA channels use the CRC functionality mutually exclusively in time. These registers are: CRC_CTL, CRC_DATA_CTL, CRC_POL_CTL, CRC_LFSR_CTL, CRC_REM_CTL, and CRC_REM_RESULT. Note that the CRC configu- ration is the same as the Crypto CRC configuration.		

#### Single Transfer:

The following pseudo code illustrates a single transfer.

```
// DST_ADDR is a pointer to an object of type defined by DST_TRANSFER_SIZE
// SRC_ADDR is a pointer to an object of type defined by SRC_TRANSFER_SIZE
// t_DATA_SIZE is the type associated with the DATA_SIZE
DST_ADDR[0] = (t_DATA_SIZE) SRC_ADDR[0];
```



#### 1D Transfer:

The following pseudo code illustrates a 1D transfer. Note that the 1D transfer is represented by a loop with each iteration executing a single transfer.

## 2D Transfer:

The following pseudo code illustrates a 2D transfer. Note that the 2D transfer is represented by a loop with each iteration executing an inner loop, which is the 1D transfer.

#### **CRC Transfer:**

```
The following psuedo code illustrates CRC transfer.
// DST_ADDR is a pointer to an address location where the calculated CRC is stored.
// SRC_ADDR is a pointer to an object of type defined by SRC_TRANSFER_SIZE
// t_DATA_SIZE is the type associated with the DATA_SIZE
CRC_STATE = CRC_LFSR_CTL;
for (X_IDX = 0; X_IDX <= X_COUNT; X_IDX++) {
    Update_CRC (CRC_STATE, (t_DATA_SIZE) SRC_ADDR[X_IDX * SRC_X_INCR];
}
DST_ADDR = CRC_STATE;</pre>
```

The parameters in the descriptor help configure the different aspects of the transfers explained.

Figure 10-2 shows the structure of a descriptor.



Descriptor					
DESC	R_SRC				
Source	Address				
DESC	R_DST				
Destinatio	on Address				
	R_CTL				
	R_TYPE				
TR_IN_TYPE SCR_TRANSFER_SIZE	TR_OUT_TYPE DST_TRANSFER_SIZE				
	SIZE				
INTR_TYPE CH_DISA	INTR_TYPE CH_DISABLE WAIT_FOR_DEACT				
XS	Size				
SRC_X_INR	DST_X_INCR				
Y	Y Size				
SRC_Y_INR DST_Y_INCR					
DESCR_NEXT_PTR Next Descriptor Address					

Figure 10-2. Descriptor Structure

#### 10.4.1 Address Configuration

**Source and Destination Address:** The source and destination addresses are set in the respective registers in the descriptor. These set the base addresses for the source and destination location for the transfer. In case the descriptor is configured to transfer a single element, this field holds the source/destination address of the data element. If the descriptor is configured to transfer multiple elements with source address or destination address or both in an incremental mode, this field will hold the address of the first element that is transferred.

**DESCR\_TYPE:** This field configures whether the descriptor has a single, 1D, or 2D type.

**Trigger input type, TR\_IN\_TYPE:** This field determines how the DMA engine responds to input trigger signal. This field can be configured for one of the following modes:

- Type 0: A trigger results in execution of a single transfer. Regardless of the DESCR\_TYPE setting, a trigger input will trigger only a single element transfer. For example, in a 1D transfer, the DMA will transfer only one data element in every trigger.
- Type 1: A trigger results in the execution of a single 1D transfer. If the DESCR\_TYPE was set to single transfer, the trigger signal will trigger the single transfer specified by the descriptor. For a DESCR\_TYPE set to 1D transfer, the trigger signal will trigger the entire 1D transfer configured in the descriptor. For a 2D transfer, the trigger signal will trigger only a single iteration of the Y loop transfer.
- Type 2: A trigger results in execution of the current descriptor. Regardless of DESCR\_TYPE, the trigger will execute the entire descriptor. If there was a next descriptor configured for the current descriptor, this

trigger setting will not automatically trigger the next descriptor.

Type 3: A trigger results in execution of the current descriptor and also triggering the next descriptor. The execution of the next descriptor from this point will be determined by the TR\_IN\_TYPE setting of the next descriptor.

**Trigger out type, TR\_OUT\_TYPE:** This field determines what completion event will generate the output trigger signal. This field can be configured to one of the following modes:

- Type 0: Generates a trigger output for completion of every single element transfer.
- Type 1: Generates a trigger output for completion of a 1D transfer
- Type 2: Generates a trigger output for completion of the current descriptor. This trigger output is generated independent of the state of the DESCR\_NEXT\_PTR.
- Type 3: Generates a trigger output on completion of the current descriptor, when the current descriptor is the last descriptor in the descriptor chain. This means a trigger is generated when the descriptor execution is complete and the DESCR\_NEXT\_PTR is '0'.

**Interrupt Type, INTR\_TYPE:** This field determines which completion event will generate the output interrupt signal. This field can be configured to one of the following modes:

- Type 0: Generates an interrupt output for completion of every single element transfer.
- Type 1: Generates an interrupt output for completion of a 1-D transfer.



- Type 2: Generates an interrupt output for completion of the current descriptor. This interrupt output is generated independent of the state of the DESCR\_NEXT\_PTR.
- Type 3: Generates an interrupt output on completion of the current descriptor, when the current descriptor is the last descriptor in the descriptor chain. This means an interrupt is generated when the descriptor execution is complete and the DESCR\_NEXT\_PTR is '0'.

**WAIT\_FOR\_DEACT:** When the DMA transfer based on the TR\_IN\_TYPE is completed, the data transfer engine checks the state of trigger deactivation. The data transfer on the second trigger is initiated only after deactivation of the first. The WAIT\_FOR\_DEACT parameter will determine when the trigger signal is considered deactivated. The first DMA transfer is activated when the trigger is activated, but the transfer is not considered complete until the trigger is deactivated. This field is used to synchronize the controller's data transfers with the agent that generated the trigger. This field has four settings:

- 0 Pulse Trigger: Do not wait for deactivation. When a trigger is detected, the transfer is initiated. After completing the transfer, if the trigger is still active then it is considered as another trigger and the subsequent transfer is initiated immediately.
- 1 Level-sensitive waits four slow clock cycles after the transfer to consider as a deactivation. When a trigger is detected, the transfer is initiated. After completing the transfer, if the trigger is still active then it is considered as another trigger after waiting for four cycles. Then, a subsequent transfer is initiated. The transfer corresponding to the trigger is considered complete only at the end of the four additional cycles. Even trigger output events will be affected based on this delay. This parameter adds a four-cycle delay in each trigger transaction and hence affects throughput.
- 2 Level-sensitive waits 16 slow clock cycles after the transfer to consider as a deactivation. When a trigger is detected, the transfer is initiated. After completing the transfer, if the trigger is still active then it is considered as another trigger after waiting for 16 cycles. Then, a subsequent transfer is initiated. The transfer corresponding to the trigger is considered complete only at the end of the 16 additional cycles. Even trigger output events will be affected based on this delay. This parameter adds a 16-cycle delay in each trigger transaction and hence affects throughput.
- 3 Pulse trigger waits indefinitely for deactivation. The DMA transfer is initiated after the trigger signal deactivates. The next transfer is initiated only if the trigger goes low and then high again. A trigger signal that remains active or does not transition to zero between two transaction will simply stall the DMA channel.

The WAIT\_FOR\_DEACT field is used in a system to cater to delayed response of other parts of the system to actions of the DMA. Consider an example of a TX FIFO

**X** Count: This field determines the number of single element transfers present in the X loop (inner loop). This field is valid when the DESCR\_TYPE is set to 1D or 2D transfer.

**Source Address Increment (X loop) (SCR\_X\_INCR):** This field configures the index by which the source address is to be incremented for every iteration in an X loop. The field is expressed in multiples of SRC\_TRANSFER\_SIZE. This field is a signed number and hence may be decrementing or incrementing. If the source address does not need to be incremented, you can set this parameter to zero.

**Destination Address Increment (X loop) (DST\_X\_INCR):** This field configures the index by which the destination address is to be incremented, for every iteration in an X loop. The field is expressed in multiples of DST\_TRANSFER\_SIZE. This field is a signed number and hence may be decrementing or incrementing. If the destination address does not need to be incremented, you can set this parameter to zero.

**Y Count:** This field determines the number of 1-D transfers present in the Y loop (outer loop). This field is valid when the DESCR\_TYPE is set to 2-D transfer.

**Source Address Increment (Y loop) (SCR\_Y\_INCR):** This field configures the index by which the source address is to be incremented, for every iteration in a Y loop. The field is expressed in multiples of SRC\_TRANSFER\_SIZE. This field is a signed number and hence may be decrementing or incrementing. If the source address does not need to be incremented, you can set this parameter to zero.

**Destination Address Increment (X loop) (DST\_Y\_INCR):** This field configures the index by which the destination address is to be incremented, for every iteration in a Y loop. The field is expressed in multiples of DST\_TRANSFER\_SIZE. This field is a signed number and hence may be decrementing or incrementing. If the destination address does not need to be incremented, you can set this parameter to zero.

**Channel Disable (CH\_DISABLE):** This field specifies whether the channel is disabled or not after completion of the current descriptor (independent of the value of the DESCR\_NEXT\_PTR). A disabled channel will ignore its input triggers.

#### 10.4.2 Transfer Size

The word width for a transfer can be configured using the transfer/data size parameter in the descriptor. The settings



are diversified into source transfer size, destination transfer size, and data size. The data size parameter (DATA\_SIZE) sets the width of the bus for the transfer. The source and destination transfer sizes set by SCR\_TRANSFER\_SIZE and DST\_TRANSFER\_SIZE can have a value either the DATA\_SIZE or 32 bit. DATA\_SIZE can have a 32-bit, 16-bit, or 8-bit setting.

The source and destination transfer size for the DMA must match the addressable width of the source and destination, regardless of the width of data that must be moved. The DATA\_SIZE parameter will correspond to the width of the actual data. For example, if a 16-bit PWM is used as a destination for DMA data, the DST\_TRANSFER\_SIZE must be set to 32 bit to match the width of the PWM register, because the peripheral register width for the TCPWM block (and most PSoC 6 MCU peripherals) is always 32-bit wide. However, in this example the DATA\_SIZE for the destination may still be set to 16 bit because the 16-bit PWM only uses two bytes of data. SRAM and Flash are 8-bit, 16-bit, or 32bit addressable and can use any source and destination transfer sizes to match the needs of the application.

Table 10-3 summarizes the possible combinations of the transfer size settings and its description.

DATA_SIZE	SCR_TRANSFER_ SIZE	DST_TRANSFER_ SIZE	Typical Usage	Description
8-bit	8-bit	8-bit	Memory to Memory	No data manipulation
8-bit	32-bit	8-bit	Peripheral to Memory	Higher 24 bits from the source dropped
8-bit	8-bit	32-bit	Memory to Peripheral	Higher 24 bits zero padded at destination
8-bit	32-bit	32-bit	Peripheral to Peripheral	Higher 24 bits from the source dropped and higher 24 bits zero padded at destination
16-bit	16-bit	16-bit	Memory to Memory	No data manipulation
16-bit	32-bit	16-bit	Peripheral to Memory	Higher 16 bits from the source dropped
16-bit	16-bit	32-bit	Memory to Peripheral	Higher 16 bits zero padded at destination
16-bit	32-bit	32-bit	Peripheral to Peripheral	Higher 16 bits from the source dropped and higher 16-bit zero padded at destination
32-bit	32-bit	32-bit	Peripheral to Peripheral	No data manipulation

## 10.4.3 Descriptor Chaining

Descriptors can be chained together. The DESCR\_NEXT\_PTR field contains a pointer to the next descriptor in the chain. A channel executes the next descriptor in the chain when it completes executing the current descriptor. The last descriptor in the chain has DESCR\_NEXT\_PTR set to '0' (NULL pointer). A descriptor chain is also referred to as a descriptor list. It is possible to have a circular list; in a circular list, the execution continues indefinitely until there is an error or the channel or the controller is disabled by user code.



# 10.5 DMA Controller




Figure 10-3. DMA Controller Overview

## 10.5.1 Trigger Selection

Trigger signals can be generated from different sections of the chips. A trigger multiplexer block helps route these trigger signals to the destination. The DMA is one such destination of triggers. The trigger multiplexer block is outside the DMA block and is discussed in the Trigger Multiplexer Block chapter on page 290.

## 10.5.2 Pending Triggers

Pending triggers keep track of activated triggers by locally storing them in pending bits. This is essential because multiple channel triggers may be activated simultaneously, whereas only one channel can be served by the data transfer engine at a time. This component enables the use of both level-sensitive (high/'1') and pulse-sensitive (two high/'1' clk\_slow cycles) triggers.

- Level-sensitive triggers are associated with a certain state, for example, a FIFO being full. These triggers remain active as long as the state is maintained. It is not required to track pending level-sensitive triggers in the DMA controller because the triggers are maintained outside the controller.
- Pulse-sensitive triggers are associated with a certain event, for example, sample has become available. It is essential to track these triggers in the DMA controller because the trigger pulse may disappear before it is served by the data transfer engine. Pulse triggers should be high/'1' for two clk\_slow cycles.

The **priority decoder** determines the highest priority pending channel.

The **data transfer engine** is responsible for the data transfer from a source location to a destination location. When idle, the data transfer engine is ready to accept the

highest priority activated channel. It is also responsible for reading the channel descriptor from memory.

**Master I/F** is an AHB-Lite bus master that allows the DMA controller to initiate AHB-Lite data transfers to the source and destination locations as well as to read the descriptor from memory.

**Slave I/F** is an AHB-Lite bus slave that allows the main CPU to access DMA controller control/status registers.

## 10.5.3 Output Triggers

Each channel has an output trigger. This trigger is high for two slow clock cycles. The trigger is generated on the completion of a data transfer. At the system level, these output triggers can be connected to the trigger multiplexer component. This connection allows a DMA controller output trigger to be connected to a DMA controller input trigger. In other words, the completion of a transfer in one channel can activate another channel or even reactivate the same channel.

DMA output triggers routing to other DMA channels or other peripheral trigger inputs is achieved using the trigger multiplexer. Refer to the Trigger Multiplexer Block chapter on page 290.

## 10.5.4 Status registers

The controller status register (DWx\_STATUS) contains the following information.

- ACTIVE Active channel present, yes/no.
- P Active channel's access control user/privileged
- NS Active channel's access control secure/non-secure
- CH\_IDX Active channel index if there is an active channel



- PRIO Active channel priority
- PREEMPTABLE Active channel pre-emptable or not
- STATE State of the DW controller state machine. The following states are specified:
  - Default/inactive state
  - Loading descriptor: This state is when the controller has recognized the channel that was triggered and become active and is now loading its respective descriptor.
  - Loading data element: Reading data from source address
  - Storing data element: Writing data into the destination address
  - □ Update of active channel control information
  - □ Waiting for input trigger deactivation

## 10.5.5 DMA Performance

The DMA block works on the clk\_slow domain and hence all clocks described in this section are in clk\_slow units.

Every time a DMA channel is triggered the DMA hardware goes through the following steps:

- Trigger synchronization
- Detection, priority decoding, and making channel pending
- Start state machine and load channel configuration
- Load DMA descriptor
- Load next DMA descriptor pointer
- Moving first element of data from source to destination.

Each of these steps involve multiple cycles for completion. Table 10-4 shows the number of cycles needed for each step.

Operation	Cycles
Trigger Synchronization	2
Detection, priority decoding and making channel pending	1
Start state machine and load channel config	3
Load descriptors	4 for single transfer 5 for 1-D transfer 6 for 2-D transfer
Load next pointer	1
Moving data from source to destination	3
Total	14 for single transfer

#### Table 10-4. DMA Steps and Performance

For subsequent transfers on a preloaded descriptor, cycles are needed only to move the data from source to destination. Therefore, transfers such as 1-D and 2-D, which are not preempted, incurs all the cycles only for the first transfer; subsequent transfers will cost three cycles.

Based on the configuration of TRIG\_IN\_TYPE, the trigger synchronization cycles may be incurred for each single element transfer or for each 1-D transfer.

The descriptor is four words long for a single transfer type, five words for 1-D transfer, and six words for a 2-D transfer. Hence, the number of cycles needed to fetch a descriptor will vary based on its type.

Another factor to note is the latency in data or descriptor fetch due to wait states or bus latency.

The DMA performance for different types of transfers can be summarized as follows.

- Single transfer
  - □ 14 cycles per transfer + latency due to wait states or bus latency
- 1D transfer

To transfer n data elements

Number of cycles = 12 + n \* 3 + m

m is the total number of wait states seen by DMA while loading or storing descriptors or data. An additional cycle is required for the first transfer, to load the X-Loop configuration register.

2D transfer

□ If the 2 D transfer is transferring n elements then

Number of cycles = 13 + n \* 3 + m



m is total number of wait states seen by DMA while loading or storing descriptors or data. Two additional cycles are required for the first transfer, to load the X-loop and Y-Loop configuration register.

Note: Descriptors in memory and memory wait states will also affect the descriptor load delay.

- Wait states: Memory accesses can have a wait state associated with them. These wait states need to be accounted into the calculation of throughput.
- Channel arbitration: Some time channels are not immediately made active after reception of trigger. This is due to other active channels in the system. This can lead to multiple cycles being lost before the channel is even made active.
- Preemption: The choice of making a DMA channel preemptable impacts its performance. This is because every time a channel is prempted:
  - □ The channel is in a pending state for as long as the higher priority channel is running
  - On resumption, the channel descriptor needs to be fetched again. This is additional cycles for every resume. So if there are a large number of high-priority channels, making a low-priority channel preemptible can have adverse effects on its throughput. On the other hand, if there is a low-priority channel that is transferring a large amount of data, then not making it preemptable can starve other high-priority channels for too long.

Sometimes, users can also distribute channels across multiple DW blocks to avoid conditions of preemption and deal with the contention at the bus arbitration level.

- Bus arbitration: Several bus masters access the bus, including the CPU cores and multiple DMA (DW) and DMAC. This makes any access to data movement over the bus subject to arbitration with other masters. Actions such as fetching the descriptor or data can be stalled by arbitration. The arbitration of the bus is based on the arbitration scheme configured in PROT\_SMPU\_MSx\_CTL[PRIO]
- Transfer width: The width of the transfer configured by the Data\_size parameter in the descriptor is important in the transfer throughput calculation. 32-bit transfers are four times faster than 8-bit transfers.

# 11. DMAC Controller (DMAC)



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The DMAC transfers data to and from memory, peripherals, and registers. These transfers occur independent from the CPU. The DMAC can be configured to perform multiple independent data transfers. All data transfers are managed by a channel. There can be up to 2 channels in the DMAC. The number of channels in the DMAC controller can vary with devices. Refer to the PSoC 61 datasheet/PSoC 62 datasheet for the number of channels supported in the device. A channel has an associated priority; channels are arbitrated according to their priority. The main difference between the DMA (DW) and DMAC relate to their usage. The DMA (DW) is meant as a small data size, transactional DMA, which would typically be used to transfer bytes between peripherals such as, from ADC to RAM. Using the DMA (DW) for large transaction is expensive on a system due to its relatively low performance. The DMAC is a transitional DMA. It is more efficient than the DMA (DW) and should be used to transfer large amounts of data. The DMAC has dedicated channel logic for all channels. Furthermore, the DMAC also includes a 12-byte FIFO for temporary data storage. This results in increased memory bandwidth for the DMAC. The DMAC

# 11.1 Features

The DMAC controller has the following features:

- Supports up to 2 channels per DMAC controller; see the PSoC 61 datasheet/PSoC 62 datasheet for details
- Four levels of priority for each channel
- Descriptors are defined in memory and referenced to the respective channels
- Supports single, 1D, 2D, Memory-copy, or Scatter-transfer modes for a descriptor
- Supports transfer of up to 2^32 data elements per descriptor
- Configurable source and destination address increments
- Supports 8-bit, 16-bit, and 32-bit data widths at both source and destination
- Configurable input trigger behavior for each descriptor
- Configurable interrupt generation in each descriptor
- Configurable output trigger generation for each descriptor
- Descriptors can be chained to other descriptors in memory



# 11.2 Architecture

A data transfer is initiated by an input trigger. This trigger may originate from the source peripheral of the transfer, the destination peripheral of the transfer, CPU software, or from another peripheral. Triggers provide Active/Sleep functionality and are not available in Deep Sleep and Hibernate power modes.

The data transfer details are specified by a descriptor. Among other things, this descriptor specifies:

- The source and destination address locations and the size of the transfer.
- The actions of a channel; for example, generation of output triggers and interrupts. See the Interrupts chapter on page 73 for more details.
- Data transfer types can be single, 1D, or 2D as defined in the descriptor structure. These types define the address sequences generated for source and destination. 1D and 2D transfers are used for "scatter gather" and other useful transfer operations.

# 11.3 Channels

The DMAC controller supports multiple independent data transfers that are managed by a channel. Each channel connects to a specific system trigger through a trigger multiplexer that is outside the DMAC controller.

**Channel priority:** A channel is assigned a priority (CHi\_CTL.PRIO) between 0 and 3, with 0 being the highest priority and 3 being the lowest priority. Channels with the same priority constitute a priority group. Priority decoding determines the highest priority pending channel, which is determined as follows.

- The highest priority group with pending channels is identified first.
- Within this priority group, round-robin arbitration is applied. Round-robin arbitration within a priority group gives the highest priority to the lower channel indices in the priority group.

The data transfer associated with a trigger is made up of one or more 'atomic transfers' or 'single transfers'; see Table 11-1 for a better understanding. A single trigger could be configured to transfer multiple "single transfers".

#### **Channel Registers:**

- CH\_CTL. This register provides generic channel control information.
- CH\_CURR\_PTR. This register provides the memory location address where the current descriptor is located. Software needs to initialize this register. Hardware sets this register to the current descriptor's next descriptor pointer, when advancing from the current descriptor to the next descriptor in a chained descriptor list. When this field is "0", there is no valid descriptor.

- CH\_IDX. This register provides the current X and Y indices of the channel into the current descriptor. Software needs to initialize this register. Hardware sets the X and Y indices to 0, when advancing from the current descriptor to the next descriptor in a descriptor list.
- CH\_SRC. This register provides the current address of the source location.
- CH\_DST. This register provides the current address of the destination location.
- CH\_DESCR\_STATUS. This register provides the validity of other CH\_DESCR registers.
- CH\_DESCR\_CTL. This register contains a copy of DESCR\_CTL of the currently active descriptor.
- CH\_DESCR\_SRC. This register contains a copy of DESCR\_SRC of the currently active descriptor.
- CH\_DESCR\_DST. This register contains a copy of DESCR\_DST of the currently active descriptor.
- CH\_DESCR\_X\_INCR. This register contains a copy of DESCR\_X\_INCR of the currently active descriptor.
- CH\_DESCR\_X\_SIZE. This register contains a copy of DESCR\_X\_SIZE of the currently active descriptor.
- CH\_DESCR\_Y\_INCR. This register contains a copy of DESCR\_Y\_INCR of the currently active descriptor.
- CH\_DESCR\_Y\_SIZE. This register contains a copy of DESCR\_Y\_SIZE of the currently active descriptor.
- CH\_DESCR\_NEXT\_PTR. This register contains a copy of DESCR\_NEXT\_PTR of the currently active descriptor.
- INTR. This register contains the interrupts that are currently activated for this channel
- INTR\_SET. Writing '1' to the appropriate bit in this register sets the corresponding INTR field to 1.
- INTR\_MASK. Mask for corresponding field in the INTR register.
- INTR\_MASKED. Logical AND of corresponding INTR and INTR\_MASK fields.

Note that channel state is retained in Deep Sleep power mode.

A channel has three access control attributes that are used by the shared memory protection units (SMPUs) and peripheral protection units (PPUs) for access control. These fields are typically inherited from the master that modified the channel's control register.

- The Privileged Mode (CHi\_CTL.P) attribute can be set to privileged or user.
- The Non-secure (CHi\_CTL.NS) attribute can be set to secure or non-secure.
- The Protection context (CHi.CTL.PC) attribute can be set to one of the protection contexts.



## 11.3.1 Channel Interrupts

Every DMAC channel has an interrupt line associated with it. The INTR\_TYPE parameter in the descriptor determines the event that will trigger the interrupt for the channel. In addition, each DMAC channel has INTR, INTR\_SET, INTR\_MASK, and INTR\_MASKED registers to control their respective interrupt lines. INTR\_MASK can be used to mask the interrupt from the DMA channel. The INTR and INTR\_SET can be used to clear and set the interrupt, respectively, for debug purposes.

The DMAC\_CHx\_INTR registers allow the user to set different interrupt causes. The following causes are available to configure:

- bit 0: Interrupt based on transfer completion configured based on INTR\_TYPE field in the descriptor
- bit 1: Source bus error
- bit 2: Destination bus error
- bit 3: Misaligned source address
- bit 4: Misaligned destination address
- bit 5: Current descriptor pointer is null
- bit 6: Active channel is in disabled state
- bit 7: Descriptor bus error

For error-related interrupt causes (every state other than Completion), the channel is disabled (hardware sets CH\_CTL.ENABLED to '0').



# 11.4 Descriptors

The data transfer between a source and destination in a channel is configured using a descriptor. Descriptors are stored in memory. The descriptor pointer is specified in the DMAC channel registers. The DMAC controller does not modify the descriptor and treats it as read only. A descriptor is a set of up to six 32-bit registers that contain the configuration for the transfer in the associated channel. There are three types of descriptors.

Descriptor Type	Description	
	Transfers a single data element	
Single transfer	A	
	Performs a one-dimensional "for loop". This transfer is made up of X number of single transfers	
1D transfer	A     B       A+1     B+1       A+2     B+2	
	A+X-1 B+ X-1	
	Performs a two-dimensional "for loop". This transfer is made up of Y number of 1D transfers	
2D transfer	1 <sup>st</sup> 1D transfer $A$ $B$ $B+1$ $B+2$ $B+2$	
	$2^{nd} 1D \text{ transfer}$	
	Y <sup>th</sup> 1D transfer	
	This is a special case of 1D transfer; DESCR_X_INCR.SRC_X_INCR and DESCR_X_INCR.DST_X_INCR are implicitly set to 1 and not as part of the descriptor (source and destinations data are consecutive). The descriptor type assumes that both source and destination locations are memory locations. Therefore, 8-bit, 16-bit, and 32-bit transfers can be used (as long as alignment requirements are met), rather than using transfer of a specific type (as specified by SRC_TRANSFER_SIZE and DST_TRANSFER_SIZE).	
Memory copy	The size of the descriptor is five 32-bit words. DESCR_CTL, DESCR_SRC, DESCR_DST, DESCR_X_SIZE, and DESCR_NEXT_PTR (note that the descriptor size is one word less than the 1D transfer descriptor size).	
	Scatter: This descriptor type is intended to write a set of 32-bit data elements, whose addresses are "scattered" around the address space.	
	The size of the descriptor is four 32-bit words. DESCR_CTL, DESCR_SRC, DESCR_X_SIZE, and DESCR_NEXT_PTR.	
Scatter transfer	This descriptor type is intended to write a set of 32-bit data elements, whose addresses are "scattered" around the address space.	
	The size of the descriptor is four 32-bit words. DESCR_CTL, DESCR_SRC, DESCR_X_SIZE, and DESCR_NEXT_PTR.	



#### Single Transfer:

The following pseudo code illustrates a single transfer.

```
// DST_ADDR is a pointer to an object of type defined by DST_TRANSFER_SIZE
// SRC_ADDR is a pointer to an object of type defined by SRC_TRANSFER_SIZE
// t_DATA_SIZE is the type associated with the DATA_SIZE
DST_ADDR[0] = (t_DATA_SIZE) SRC_ADDR[0];
```

#### 1D Transfer:

The following pseudo code illustrates a 1D transfer. Note that the 1D transfer is represented by a loop with each iteration executing a single transfer.

#### ,

#### 2D Transfer:

The following pseudo code illustrates a 2D transfer. Note that the 2D transfer is represented by a loop with each iteration executing an inner loop, which is the 1D transfer.

#### Memory copy:

```
The following pseudo code illustrates a memory copy.
// DST_ADDR is a pointer to an object of type uint8_t
// SRC_ADDR is a pointer to an object of type uint8_t
// This transfer type uses 8-bit, 16-bit an 32-bit transfers. The HW ensures that
// alignment requirements are met.
for (X_IDX = 0; X_IDX <= X_COUNT; X_IDX++) {
DST_ADDR[X_IDX] = SRC_ADDR[X_IDX];
}</pre>
```


#### Scatter:



The parameters in the descriptor help configure the different aspects of the transfers explained.

Figure 11-2 shows the structure of a descriptor.

Descriptor		
DESCR SRC		
Source Address		
DESCR DST		
Destination Address		
DESCR CTL		
DESCR_TYPE		
TR_IN_TYPE	TR_OUT_TYPE	
SCR_TRANSFER_SIZE	DST_TRANSFER_SIZE	
DATA_SIZE		
INTR_TYPE CH_DISABLE WAIT_FOR_DEACT		
X Size		
SRC_X_INR	DST_X_INCR	
Y Size		
SRC Y INR	DST Y INCR	
DESCR_NEXT_PTR		
Next Descriptor Address		



## 11.4.1 Address Configuration

**Source and Destination Address:** The source and destination addresses are set in the respective registers in the descriptor. These set the base addresses for the source and destination location for the transfer. In case the descriptor is configured to transfer a single element, this field holds the source/destination address of the data element. If the descriptor is configured to transfer multiple elements with source address or destination address or both in an incremental mode, this field will hold the address of the first element that is transferred.

**DESCR\_TYPE:** This field configures whether the descriptor has a single, 1D, 2D type, memory copy, or scatter transfer.

**Source data prefetch, DATA\_PREFETCH:** When enabled, source data transfers are initiated as soon as the channel is enabled; the current descriptor pointer is not "0" and there is space available in the channel's data FIFO. When the input trigger is activated, the trigger can initiate destination data transfers with data that is already in the channel's data FIFO. This effectively shortens the initial delay of the data transfer.

**Note:** Data prefetch should be used with care to ensure that data coherency is guaranteed and that prefetches do not cause undesired side effects.

**Trigger input type, TR\_IN\_TYPE:** This field determines how the DMAC engine responds to input trigger signal. This field can be configured for one of the following modes:

 Type 0: A trigger results in execution of a single transfer. Regardless of the DESCR\_TYPE setting, a trigger input will trigger only a single element transfer. For example, in a 1D transfer, the DMAC will transfer only one data element in every trigger.

- Type 1: A trigger results in the execution of a single 1D transfer. If the DESCR\_TYPE was set to single transfer, the trigger signal will trigger the single transfer specified by the descriptor. For a DESCR\_TYPE set to 1D transfer, the trigger signal will trigger the entire 1D transfer configured in the descriptor. For a 2D transfer, the trigger signal will trigger only a single iteration of the Y loop transfer. If the descriptor type is "memory copy", the trigger results in the execution of a memory copy transfer.
- Type 2: A trigger results in execution of the current descriptor. Regardless of DESCR\_TYPE, the trigger will execute the entire descriptor. If there was a next descriptor configured for the current descriptor, this trigger setting will not automatically trigger the next descriptor.
- Type 3: A trigger results in execution of the current descriptor and also triggering the next descriptor. The execution of the next descriptor from this point will be determined by the TR\_IN\_TYPE setting of the next descriptor.



**Trigger out type, TR\_OUT\_TYPE:** This field determines what completion event will generate the output trigger signal. This field can be configured to one of the following modes:

- Type 0: Generates a trigger output for completion of every single element transfer.
- Type 1: Generates a trigger output for completion of a 1D transfer. If the descriptor type is "memory copy", the output trigger is generated after the execution of a memory copy transfer. If the descriptor type is "scatter", the output trigger is generated after the execution of a scatter transfer.
- Type 2: Generates a trigger output for completion of the current descriptor. This trigger output is generated independent of the state of the DESCR\_NEXT\_PTR.
- Type 3: Generates a trigger output on completion of the current descriptor, when the current descriptor is the last descriptor in the descriptor chain. This means a trigger is generated when the descriptor execution is complete and the DESCR\_NEXT\_PTR is '0'.

**Interrupt Type, INTR\_TYPE:** This field determines which completion event will generate the output interrupt signal. This field can be configured to one of the following modes:

- Type 0: Generates an interrupt output for completion of every single element transfer.
- Type 1: Generates an interrupt output for completion of a 1-D transfer. If the descriptor type is "memory copy", the interrupt is generated after the execution of a memory copy transfer. If the descriptor type is "scatter" the interrupt is generated after the execution of a scatter transfer.
- Type 2: Generates an interrupt output for completion of the current descriptor. This interrupt output is generated independent of the state of the DESCR\_NEXT\_PTR.
- Type 3: Generates an interrupt output on completion of the current descriptor, when the current descriptor is the last descriptor in the descriptor chain. This means an interrupt is generated when the descriptor execution is complete and the DESCR\_NEXT\_PTR is '0'.

**WAIT\_FOR\_DEACT:** When the DMAC transfer based on the TR\_IN\_TYPE is completed, the data transfer engine checks the state of trigger deactivation. The data transfer on the second trigger is initiated only after deactivation of the first. The WAIT\_FOR\_DEACT parameter will determine when the trigger signal is considered deactivated. The first DMAC transfer is activated when the trigger is activated, but the transfer is not considered complete until the trigger is deactivated. This field is used to synchronize the controller's data transfers with the agent that generated the trigger. This field has four settings:

- 0 Pulse Trigger: Do not wait for deactivation.
- 1 Level-sensitive waits four SYSCLK cycles: The DMAC trigger is deactivated after the level trigger signal is detected for four cycles.

- 2 Level-sensitive waits 16 SYSCLK cycles: The DMAC transfer is initiated if the input trigger is seen to be activated after 16 clock cycles.
- 3 Pulse trigger waits indefinitely for deactivation. The DMAC transfer is initiated after the trigger signal deactivates. The next transfer is initiated only if the trigger goes low and then high again.

**X Size:** This field determines the number of single element transfers present in the X loop (inner loop). This field is valid when the DESCR\_TYPE is set to 1D or 2D transfer. For the "memory copy" descriptor type, (X\_COUNT + 1) is the number of transferred Bytes. For the "scatter" descriptor type, ceiling (X\_COUNT/2) is the number of (address, write data) initialization pairs processed.

**Source Address Increment (X loop) (SCR\_X\_INCR):** This field configures the index by which the source address is to be incremented for every iteration in an X loop. The field is expressed in multiples of SRC\_TRANSFER\_SIZE. This field is a signed number and hence may be decrementing or incrementing. If the source address does not need to be incremented, you can set this parameter to zero.

**Destination Address Increment (X loop) (DST\_X\_INCR):** This field configures the index by which the destination address is to be incremented, for every iteration in an X loop. The field is expressed in multiples of DST\_TRANSFER\_SIZE. This field is a signed number and hence may be decrementing or incrementing. If the destination address does not need to be incremented, you can set this parameter to zero.

**Y Size:** This field determines the number of 1-D transfers present in the Y loop (outer loop). This field is valid when the DESCR\_TYPE is set to 2-D transfer.

**Source Address Increment (Y loop) (SCR\_Y\_INCR):** This field configures the index by which the source address is to be incremented, for every iteration in a Y loop. The field is expressed in multiples of SRC\_TRANSFER\_SIZE. This field is a signed number and hence may be decrementing or incrementing. If the source address does not need to be incremented, you can set this parameter to zero.

**Destination Address Increment (X loop) (DST\_Y\_INCR):** This field configures the index by which the destination address is to be incremented, for every iteration in a Y loop. The field is expressed in multiples of DST\_TRANSFER\_SIZE. This field is a signed number and hence may be decrementing or incrementing. If the destination address does not need to be incremented, you can set this parameter to zero.

**Channel Disable (CH\_DISABLE):** This field specifies whether the channel is disabled or not after completion of the current descriptor (independent of the value of the DESCR\_NEXT\_PTR). A disabled channel will ignore its input triggers.



# 11.4.2 Transfer Size

The word width for a transfer can be configured using the transfer/data size parameter in the descriptor. The settings are diversified into source transfer size, destination transfer size, and data size. The data size parameter (DATA\_SIZE) sets the width of the bus for the transfer. The source and destination transfer sizes set by SCR\_TRANSFER\_SIZE and DST\_TRANSFER\_SIZE can have a value either the DATA\_SIZE or 32 bit. DATA\_SIZE can have a 32-bit, 16-bit, or 8-bit setting.

The source and destination transfer size for the DMAC must match the addressable width of the source and destination, regardless of the width of data that must be moved. The DATA\_SIZE parameter will correspond to the width of the actual data. For example, if a 16-bit PWM is used as a destination for DMAC data, the DST\_TRANSFER\_SIZE must be set to 32 bit to match the width of the PWM register, because the peripheral register width for the TCPWM block (and most PSoC 6 MCU peripherals) is always 32-bit wide. However, in this example the DATA\_SIZE for the destination may still be set to 16 bit because the 16-bit PWM only uses two bytes of data. SRAM and Flash are 8-bit, 16-bit, or 32-bit addressable and can use any source and destination transfer sizes to match the needs of the application.

Table 11-2 summarizes the possible combinations of the transfer size settings and its description.

DATA_SIZE	SCR_TRANSFER_SIZE	DST_TRANSFER_SIZE	Description
8-bit	8-bit	8-bit	No data manipulation
8-bit	32-bit	8-bit	Higher 24 bits from the source dropped
8-bit	8-bit	32-bit	Higher 24 bits zero padded at destination
8-bit	32-bit	32-bit	Higher 24 bits from the source dropped and higher 24 bits zero padded at destination
16-bit	16-bit	16-bit	No data manipulation
16-bit	32-bit	16-bit	Higher 16 bits from the source dropped
16-bit	16-bit	32-bit	Higher 16 bits zero padded at destination
16-bit	32-bit	32-bit	Higher 16 bits from the source dropped and higher 16-bit zero padded at destination
32-bit	32-bit	32-bit	No data manipulation


#### Table 11-2. Transfer Size Settings

### 11.4.3 Descriptor Chaining

Descriptors can be chained together. The DESCR\_NEXT\_PTR field contains a pointer to the next descriptor in the chain. A channel executes the next descriptor in the chain when it completes executing the current descriptor. The last descriptor in the chain has DESCR\_NEXT\_PTR set to '0' (NULL pointer). A descriptor chain is also referred to as a descriptor list. It is possible to have a circular list; in a circular list, the execution continues indefinitely until there is an error or the channel or the controller is disabled by user code.



# 11.5 DMAC Controller



### Figure 11-2. DMAC Controller Overview

# 11.5.1 Trigger Selection

Trigger signals can be generated from different sections of the chips. A trigger multiplexer block helps route these trigger signals to the destination. The DMAC is one such destination of triggers. The trigger multiplexer block is outside the DMAC block and is discussed in the Trigger Multiplexer Block chapter on page 290.

# 11.5.2 Channel Logic

The channel logic keeps track of pending triggers for each channel and initiates the transfer corresponding to the active descriptor, based on availability of the bus and arbitration by priority decoder.

The **priority decoder** determines the highest priority pending channel.

**Master I/F** is an AHB-Lite bus master that allows the DMAC controller to initiate AHB-Lite data transfers to the source and destination locations as well as to read the descriptor from memory.

**Slave I/F** is an AHB-Lite bus slave that allows the main CPU to access DMAC controller control/status registers.

# 11.5.3 Output Triggers

Each channel has an output trigger. This trigger is high for two slow clock cycles. The trigger is generated on the completion of a data transfer. At the system level, these output triggers can be connected to the trigger multiplexer component. This connection allows a DMAC controller output trigger to be connected to a DMAC controller input trigger. In other words, the completion of a transfer in one channel can activate another channel or even reactivate the same channel.

DMAC output triggers routing to other DMAC channels or other peripheral trigger inputs is achieved using the trigger multiplexer. Refer to the Trigger Multiplexer Block chapter on page 290.

# 12. Cryptographic Function Block (Crypto)



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The Cryptographic block (Crypto) provides hardware implementation and acceleration of cryptographic functions. Implementation in hardware takes less time and energy than the equivalent firmware implementation. In addition, the block provides True Random Number generation functionality in silicon, which is not available in firmware.


# 12.1 Features

- Advanced encryption standard (AES)
- Data Encryption and Triple Data Encryption Standards (DES, TDES)
- Secure Hash Algorithm (SHA)
- Cyclic redundancy checking (CRC)
- Pseudo random number generator (PRNG)
- True random number generator (TRNG)
- Vector unit (VU) to support asymmetric key cryptography, such as RSA and ECC.



# 12.2 Architecture

The following figure gives an overview of the cryptographic block.





The crypto block has the following interfaces:

- An AHB-Lite slave interface connects the block to the AHB-Lite infrastructure. This interface supports 8/16/32-bit AHB-Lite transfers. MMIO register accesses are 32-bit only. Memory buffer accesses can be 8/16/32-bit.
- An AHB-Lite master interface connects the block to the AHB-Lite infrastructure. This interface supports 8/16/32-bit AHB-Lite transfers. The interface enables the crypto block to access operation operand data from system memories, such as Flash or SRAM.
- A single interrupt signal "interrupt" is used to signal the completion of an operation.
- A clock signal "clk\_sys" interface connects to the SRSS.

The block has the following components:

- An AHB-Lite slave interface.
- An AHB-Lite master interface.
- A component that contains MMIO control and status registers.
- A memory buffer, for internal operation operand data.
- A memory interface that directs operation operand data requests to either the block internal memory buffer or to the AHB-Lite master interface.
- An instruction controller component that decodes instructions from an instruction FIFO. The controller issues the instructions to the function specific components.
- Cryptographic function specific components.

The following sections explain each component in detail.



# 12.3 Instruction Controller

The instruction controller consists of an instruction FIFO, an instruction decoder, and a general-purpose register file.

- The instruction FIFO is software-programmable through MMIO registers that are accessed through the AHB-Lite slave interface. Software writes instructions and instruction operand data to the instruction FIFO. The FIFO consists of eight 32-bit FIFO entries.
- The instruction decoder decodes the instructions (and the associated instruction operand data) from the instruction FIFO. The instruction decoder issues the decoded instruction to a specific functional component. The functional component is responsible for instruction execution.
- The general-purpose register file consists of sixteen 32-bit registers. An instruction specifies the specific use of registerfile registers. Registers are used to specify instruction operand data, such as memory locations (for example, for DES, AES, and SHA instructions) or immediate data operations (for example, for vector unit instructions).

### 12.3.1 Instructions

An instruction consists of a sequence of one, two, or three instruction words. Most instructions are encoded by a single instruction word.

The instruction FIFO can hold up to eight 32-bit instruction words. A CPU writes instruction words to the instruction FIFO (INSTR\_FF\_WR register) and the crypto block decodes the instruction words to execute the instructions. INSTR\_FF\_STATUS.USED specifies how many of the eight instruction FIFO entries are used. The instruction FIFO decouples the progress of CPU execution from the crypto block execution: the CPU can write new instruction words to the FIFO, while the block executes previously written instructions.

There are multiple interrupt causes associated with the instruction FIFO and the instruction decoder:

- The INTR.INSTR\_FF\_OVERFLOW interrupt cause is activated on a write to a full instruction FIFO.
- THE INTR.INSTR\_FF\_LEVEL interrupt cause is activated when the number of used FIFO entries (INSTR\_FF\_STATUS.USED) is less than a specified number of FIFO entries (INSTR\_FF\_CTL.LEVEL).
- The INTR.INSTR\_OPC\_ERROR interrupt cause is activated when an instruction's operation code is not defined.
- The INTR.INSTR\_CC\_ERROR interrupt cause is activated when a vector unit instruction has an undefined condition code.

Most instructions perform specific cryptographic functionality. For example, the AES instruction performs and Advanced Encryption Standard (AES) block cipher operation. Some instructions perform more generic functionality: most generic instructions move operand data between different locations. Higher level symmetric cipher and hash functionality is implemented using a combination of cryptographic instructions and generic instructions. Higher level asymmetric cipher functionality is implemented using a set of vector unit (VU) instructions.

In the CRYPTO\_INSTR\_FF\_CTL register, the BLOCK bit must be set to '1' and the CLEAR bit must be cleared to '0' before calling any of the following system calls:

- ComputeHash (CRC8 SAE type only, basic hash is calculated in SW instead)
- GenerateHash
- CheckFactoryHash
- TransitionToSecure
- TransitionToRMA
- OpenRMA



# 12.3.2 Instruction Operands

The instruction operands are found in one of the following locations:

- System memory
- Memory buffer
- Instruction FIFO instruction words
- Load and store FIFOs
- Register buffer
- Vector unit register-file

**System memory.** The system memory includes all memory-mapped memories attached to the bus infrastructure that are accessible by the crypto block through the master bus interface.

**Memory buffer.** The crypto block memory buffer is an internal SRAM with a capacity of up to 16 KB. This internal SRAM provides better latency and bandwidth characteristics than the system memory. Therefore, frequently accessed vector unit instruction operand data is typically located in the memory buffer.

Both the block's external system memory and internal memory buffer are accessed through the same memory interface component. The access address specifies if the access is to the system memory or the internal memory buffer (also see VU\_CTL.ADDR[31:14]).

External bus masters can access both the system memory and the crypto's internal memory. The external bus masters access the internal memory through the slave bus interface.

**Instruction FIFO.** For some instructions, immediate operand data is provided by the instruction words. The limited 32-bit instruction words only allow for limited immediate operand data.

Load and store FIFOs. Most instructions have stream-like operand data: sequences of bytes that are specified by the access address of the start byte. The two load FIFOs provide access to source operand data and the single store FIFO provides access to destination operand data. Typically, vector unit instruction operand data is "streamed" from the crypto block memory buffer.

**Register buffer.** Most symmetric and hash cryptographic instructions benefit from a large (2048-bit) register buffer. This register buffer provides access flexibility that is not provided by the load and store FIFOs. The register buffer is shared by different instructions to amortize its cost (silicon area). After an Active reset or a crypto block reset (CTL.ENABLED), the register buffer is set to '0'.

**Vector unit register file.** Most vector unit instructions perform large integer arithmetic functionality. For example, the VU ADD instruction can add two 4096-bit numbers. Typically, operand data is "streamed" from the memory buffer. In addition, a vector unit register file with sixteen registers is provided. Each register specifies the location of a number (start word access address) and the size of the number (the size is in bits).

# 12.3.3 Load and Store FIFO Instructions

The load and store FIFOs provide access to operand data in a "streaming" nature. Operand data is streamed through the memory interface from or to either the internal memory buffer or the system memory.

Two independent load FIFOs provide access to streamed source operand data. Each FIFO has a multi-byte buffer to prefetch operand data.

One store FIFO provides access to streamed destination operand data. The FIFO has a multi-byte buffer to temporarily hold the data before it is written to the memory interface.

Streamed operand data is specified by a memory start address and an operand size in bytes.

Three FIFO instructions are supported: FF\_START, FF\_STOP, and FF\_CONTINUE. The FF\_START and FF\_STOP instructions are supported for both the load and store FIFOs. The FF\_CONTINUE instruction is only supported for the load FIFOs. The FF\_START and FF\_CONTINUE instructions consist of three instruction words. The FF\_STOP instruction consists of a single instruction word.



### Table 12-1. FF\_START Instruction

Instruction Format	<pre>FF_START (ff_identifier, address[31:0], size[31:0])</pre>		
Encoding	<pre>IW0[31:24] = "operation code" IW0[3:0] = ff_identifier // "8": load FIF0 0,</pre>		
Mnemonic	Operation Code	peration Code Functionality	
FF_START	0x70	Clear the FIFO multi-byte buffer. Start streaming size[31:0] operand data bytes, starting at address[31:0]. This instruction is supported by both load and store FIFOs. For load FIFOs, data bytes are read through the memory interface. For the store FIFO, data bytes are written to the memory interface. The INSTR_OPC_ERROR interrupt cause is set when the ff_identifier is not a legal value.	

### Table 12-2. FF\_STOP instruction

Instruction Format	FF_STOP (ff_identifier)		
Encoding	<pre>IW0[31:24] = "operation code" IW0[3:0] = ff_identifier // "8": load FIFO 0,</pre>		
Mnemonic	Operation Code Functionality		
FF_STOP	0x72	Stop streaming This instruction is supported by both load and store FIFOs. For load FIFOs, the multi- byte buffer is cleared. For the store FIFO, the multi-byte buffer is written to the mem- ory interface; that is, the buffer is flushed. The INSTR_OPC_ERROR interrupt cause is set when the ff_identifier is not a legal value.	

### Table 12-3. FF\_CONTINUE Instruction

Instruction Format	<pre>FF_CONTINUE (ff_identifier, address[31:0], size[31:0])</pre>	
Encoding	<pre>IW0[31:24] = "operation code" IW0[3:0] = ff_identifier // "8": load FIFO 0,</pre>	
Mnemonic	Operation Code Functionality	
FF_CONTINUE	0x71	Do not clear the FIFO multi-byte buffer. Continue streaming size[31:0] oper- and data bytes, starting at address[31:0]. This instruction can only be started when a previous FF_START or FF_CONTINUE instruction for the same load FIFO has read all its operand data bytes from the memory interface (see LOAD01/_FF_STATUS.BUSY). This instruction is only supported by the load FIFOs. The INSTR_OPC_ERROR interrupt cause is set when the ff_identifier is not a legal value.

The status of the load and store FIFOs is provided through the LOAD0\_FF\_STATUS, LOAD1\_FF\_STATUS, and STORE\_FF\_STATUS registers.



# 12.3.4 Register Buffer Instructions

The 2048-bit register buffer has two 1024-bit partitions: reg\_buff[1023:0] and reg\_buff[2047:1024]. The reg\_buff[1023:0] partition has eight 128-bit subpartitions:

- block0[127:0] = reg\_buff[0\*128+127:0\*128]
- block1[127:0] = reg\_buff[1\*128+127:1\*128]
- block2[127:0] = reg\_buff[2\*128+127:2\*128]
- block3[127:0] = reg\_buff[3\*128+127:3\*128]
- block4[127:0] = reg\_buff[4\*128+127:4\*128]
- block5[127:0] = reg\_buff[5\*128+127:5\*128]
- block6[127:0] = reg\_buff[6\*128+127:6\*128]
- block7[127:0] = reg\_buff[7\*128+127:7\*128]

The reg\_buff[1023:0] partition consists of 128 bytes: Byte offset 0 identifies reg\_buff[7:0] and Byte offset 127 identifies reg\_buff[1023:1016].

Some instructions work on the complete register buffer and some instructions work on 128-bit subpartitions.

Table 12-4. CLEAR Instruction

Instruction Format	CLEAR ()		
Encoding	<pre>IW[31:24] = "operation code"</pre>		
Mnemonic	Operation Code Functionality		
CLEAR	0x64	reg_buff[2047:0] = 0; This instruction is used to set the register buffer to '0'. This instruction is useful to prevent information leakage from the register buffer. The instruction also sets DEV_KEY_STATUS.LOADED to '0'.	

Table 12-5. SWAP Instruction

Instruction Format	SWAP ()	
Encoding	<pre>IW[31:24] = "operation code"</pre>	
Mnemonic	Operation Code	Functionality
SWAP	0x65	<pre>temp = reg_buff[1023:0]; reg_buff[1023:0] = reg_buff[2047:1024]; reg_buff[2047:1024] = temp; This instruction swaps/exchanges the two register buffer partitions.</pre>

Table 12-6. XOR Instruction

Instruction Format		XOR (offset[6:0], size[7:0])
Encoding	<pre>IW[31:24] = "operation IW[14:8] = offset IW[7:0] = size // in</pre>	
Mnemonic	Operation Code	Functionality
XOR	0x66	<pre>data = GetFifoData (LOAD0_FIFO, size); data = data &lt;&lt; (offset*8); reg_buff[1023:0] = reg_buff[1023:0] ^ data; This instruction always uses load FIFO 0. Note: This instruction can only access the lower register buffer partition.</pre>



#### Table 12-7. STORE Instruction

Instruction Format	STORE (offset[6:0], size[7:0])	
Encoding	<pre>IW[31:24] = "operation code" IW[14:8] = offset IW[7:0] = size // in the range [0,128]</pre>	
Mnemonic	Operation Code	Functionality
STORE		data = reg_buff[1023:0] data = data >> (offset*8); SetFifoData (STORE_FIFO, size, data)

Table 12-8. BYTE\_SET Instruction

Instruction Format		BYTE_SET (offset[6:0], byte[7:0])
Encoding	<pre>IW[31:24] = "operation IW[14:8] = offset IW[7:0] = byte</pre>	code"
Mnemonic	Operation Code	Functionality
BYTE_SET	0x68	reg_buff[offset*8 + 7: offset*8] = byte;

Some instructions work on (up to) 128-bit subpartitions or blocks. In addition, these instructions can work on the load and store FIFOs. The instructions' source and destination operand identifiers are encoded as follows:

- 0: block0[127:0] = reg\_buff[0\*128+127:0\*128]
- 1: block1[127:0] = reg\_buff[1\*128+127:1\*128]
- 2: block2[127:0] = reg\_buff[2\*128+127:2\*128]
- 3: block3[127:0] = reg\_buff[3\*128+127:3\*128]
- 4: block4[127:0] = reg\_buff[4\*128+127:4\*128]
- 5: block5[127:0] = reg\_buff[5\*128+127:5\*128]
- 6: block6[127:0] = reg\_buff[6\*128+127:6\*128]
- 7: block7[127:0] = reg\_buff[7\*128+127:7\*128]
- 8: load FIFO 0
- 9: load FIFO 1
- 12: store FIFO



Instruction Format	BLOCK_MOV	(reflect[1], size[3:0], dst[3:0], src0[3:0])
Encoding	<pre>IW[31:24] = "operation IW[23] = reflect IW[19:16] = size IW[15:12] = dst IW[3:0] = src0</pre>	code"
Mnemonic	Operation Code	Functionality
BLOCK_MOV	0x40	<pre>size = (size == 0) ? 16 : size; data1 = data0 = GetBlock (src0, size); if (reflect) { // assume size of 16 B / 128 bit temp = data0; for (i = 0; i &lt; 16; i += 1) { for (j = 0; j &lt; 8; j += 1) { // reflection of bits in a byte data1[8*i + j] = data0[8*i + 7-j]; } } } SetBlock (dst, size, data1);</pre>

### Table 12-9. BLOCK\_MOV Instruction

### Table 12-10. BLOCK\_XOR Instruction

Instruction Format	BLOCK_XOF	R (size[3:0], dst[3:0], src1[3:0], src0[3:0])
Encoding	<pre>IW[31:24] = "operation code" IW[19:16] = size IW[15:12] = dst IW[7:4] = src1 IW[3:0] = src0</pre>	
Mnemonic	Operation Code	Functionality
BLOCK_XOR	0x41	<pre>size = (size == 0) ? 16 : size; data0 = GetBlock (src0, size); data1 = GetBlock (src1, size); SetBlock (dst, size, data0 ^ data1);</pre>

### Table 12-11. BLOCK\_SET Instruction

Instruction Format	BLOCK_SET (size[3:0], dst[3:0], byte[7:0])		
Encoding	<pre>IW[31:24] = "operation code" IW[19:16] = size IW[15:12] = dst IW[7:0] = byte</pre>		
Mnemonic	Operation Code	Functionality	
BLOCK_SET	0x42	<pre>size = (size == 0) ? 16 : size; SetBlock (dst, size, {16{byte[7:0]}})</pre>	



#### Table 12-12. BLOCK\_CMP Instruction

Instruction Format	BLOCK_CMP (size[3:0], src1[3:0], src0[7:0])		
Encoding	<pre>IW[31:24] = "operation code" IW[19:16] = size IW[7:4] = src1 IW[3:0] = src0</pre>		
Mnemonic	Operation Code Functionality		
BLOCK_CMP	0x43	<pre>size = (size == 0) ? 16 : size; data0 = GetSourceBlock (src0, size); data1 = GetSourceBlock (src1, size); RESULT.DATA  = (data0[size*8-1:0] != data1[size*8-1:0]);</pre>	

### Table 12-13. BLOCK\_GCM Instruction

Instruction Format	BLOCK_GCM (when GCM parameter is '1')	
Encoding	<pre>IW[31:24] = "operation code"</pre>	
Mnemonic	Operation Code Functionality	
		Perform a GCM multiplication:
		<pre>{block2, block1} = XMUL (block1, block3)</pre>
BLOCK_GCM	0x43	block1 = GCM_Reduce ({block2, block1}) The instruction uses three specific 128-bit blocks. The XMUL operation is part of the BLOCK_GCM instruction and is a carry-less multiplication. The reduction is specific for the GCM cipher mode.

#### GetBlock is defined as follows:

```
GetBlock (src, size) {
   switch (src) {
      0: return block0[127:0];
      1: return block1[127:0];
      2: return block2[127:0];
      3: return block3[127:0];
      4: return block4[127:0];
      5: return block5[127:0];
      6: return block6[127:0];
      7: return block7[127:0];
      default: return GetFifoData (src, size);
   }
}
```

#### SetBlock is defined as follows:

```
SetBlock (dst, size, data) {
    switch (dst) {
        0: block0[127:0] = data;
        1: block1[127:0] = data;
        2: block2[127:0] = data;
        3: block3[127:0] = data;
        4: block4[127:0] = data;
        5: block5[127:0] = data;
        6: block6[127:0] = data;
        7: block7[127:0] = data;
        default: SetFifoData (dst, size, data);
    }
}
```



The GetFifoData function is defined as loading "size" bytes from a load FIFO. Up to 16 bytes can be loaded as data[127:0]. The first (top) loaded FIFO entry is mapped on data[7:0], the second loaded FIFO entry is mapped on data[15:8], and so on. The SetFifoData function is defined as storing size bytes from a load FIFO. Up to 16 bytes can be stored as data[127:0]. The first stored FIFO entry is mapped on data[7:0], the second stored FIFO entry is mapped on data[15:8], and so on.

# 12.4 Hash Algorithms

# 12.4.1 SHA1 and SHA2

The SHA1 and SHA2 functionality includes three hash instructions per the SHA standard (FIPS 180-4).

- The SHA1 instruction provides all SHA1 functionality (SHA1 always uses 512-bit blocks).
- The SHA2\_256 instruction provides SHA2 functionality for 512-bit blocks.
- The SHA2\_512 instruction provides SHA2 functionality for 1024-bit blocks.

The instructions support different block sizes and hash sizes:

Instruction	Block Size	Hash Size
SHA1	512 bits	160 bits
SHA2_256	512 bits	256 bits
SHA2_512	1024 bits	512 bits

The SHA1 instruction supports a single algorithm with a specific message digest size. The SHA2\_256 and SHA2\_512 instructions support multiple algorithms with different message digest sizes.

Instruction	Algorithm	Hash Size	Message Digest Size
SHA1	SHA-1	160 bits	160 bits
	SHA-224	256 bits	224 bits
SHA2_256	SHA-256	256 bits	256 bits
	SHA-384	512 bits	384 bits
	SHA-512	512 bits	512 bits
SHA2_512	SHA-512/224	512 bits	224 bits
	SHA-512/256	512 bits	256 bits

A SHA algorithm calculates a fixed-length hash value from a variable length message. The hash value is used to produce a message digest or signature. It is computationally impossible to change the message without changing the hash value. The algorithm is stateless: a given message always produces the same hash value. To prevent "replay attacks", a counter may be included in the message.

The variable length message must be preprocessed: a '1' bit must be appended to the message followed by '0's and a bit size field. The preprocessed message consists of an integer multiple of 512 bit or 1024 bit blocks. The SHA component processes a single block at a time:

- The first SHA instruction on the first message block uses an initial hash value as defined by the standard (each SHA algorithm has a specific initial hash value).
- Subsequent SHA instructions on successive message blocks use the produced hash value of the previous SHA operation.

The SHA instruction of the last message block produces the final hash value. The message digest is a subset of this final hash value.

The SHA instructions do not perform the following functionality:

- Preprocessing of a message.
- Initialization of the register buffer with the algorithm's specific initial hash value.
- Copy the algorithm's message digest to memory.



Software is required to preprocess the message. The FIFO\_START instruction can be used to load (load FIFO) the register buffer with the initial hash value and to store (store FIFO) the message digest.

A SHA instruction uses "round weights" that are derived from the message block. Each SHA round uses a dedicated round weight. The "round weights" are derived on-the-fly (a new round weight is calculated when needed, and replaces a round weight from a previous round). The following table provides the number of rounds.

Instruction	Rounds
SHA1	80
SHA2_256	64
SHA2_512	80

The instructions use register buffer operands. Specifically, the instructions use reg\_buff[2047:0]:

- reg\_buff[1023:0] is used for the round weights. Before an instruction, this region is written with the message block. The SHA1 and SHA2 256 instructions use reg buff[511:0] and the SHA2 512 instruction uses reg buff[1023:0].
- reg\_buff[1535:1024] is used for the hash value. Before the first SHA instruction, this region is written with the algorithm's initial hash value. The algorithms with hash values smaller than 512 bits only use the lower bits of this region.
- reg\_buff[2047:1536] is used as a working copy of the hash value. This working copy is updated during the SHA rounds and copied to reg\_buff[1535:1024] at the end of the instruction.

The instructions are described in the following tables.

Instruction Format	SHA1 ()	
Encoding	IW[31:24] = "operation code"	
Mnemonic	Operation Code Functionality	
SHA1	0x69 Perform a SHA1 function on a 512-bit message block in reg_buff[511: the current 160-bit hash value in reg_buff[1183:1024]. The resulting have a value is provided in reg_buff[1183:1024]. At the end of the instruction, reg_buff[1023:0] is set to '0'.	

Table 12-15. SHA2\_256 Instruction

Instruction Format	SHA2_256 ()	
Encoding	IW[31:24] = "operation code"	
Mnemonic	Operation Code Functionality	
SHA2_256	0x6a Perform a SHA2 function on a 512-bit message block in reg_buff[511 the current 256-bit hash value in reg_buff[1279:1024]. The resulting h value is provided in reg_buff[1279:1024]. At the end of the instruction reg_buff[1023:0] is set to '0'.	

Table 12-16. SHA2\_512 Instruction

Instruction Format	SHA2_512 ()	
Encoding	<pre>IW[31:24] = "operation code"</pre>	
Mnemonic	Operation Code Functionality	
SHA2_512	0x6b Perform a SHA2 function on a 1024-bit message block in reg_buff[102] with the current 512-bit hash value in reg_buff[1535:1024]. The resulting value is provided in reg_buff[1535:1024]. At the end of the instruction, reg_buff[1023:0] is set to '0'.	



# 12.4.2 SHA3

The Secure Hash Algorithm-3 (SHA-3) is a family of six algorithms:

- SHA3-224
- SHA3-256
- SHA3-384
- SHA3-512
- SHAKE128
- SHAKE256

Each of these algorithms relies on a specific instance of the Keccak-p[b, nr] permutation, with b = 1600 and nr = 24. The parameter b specifies the permutation bit width (1600 bits) and the parameter nr specifies the number of permutation rounds (24 rounds).

The permutation bit width b is the sum of:

- The rate r, which is the number of consumed message bits or produced digest bits per application of the Keccak permutation (SHA3 instruction).
- The capacity c, which is defined as b-r.

All six hash algorithms are constructed by padding a message M and applying the Keccak-p[1600, 24] permutation repeatedly. The algorithms differ in terms of the rate r and the padding.

The permutation's rate r determines the speed of the algorithm: a higher rate requires less applications of the permutation function (SHA3 instruction).

The permutation's capacity c determines the security of the algorithm: a higher capacity provides higher security.

Table 12-17 lists the algorithms' rate and capacity. In addition, it lists the size of the message digest. **Note:** The SHA3 hash algorithms have fixed-length digests and the SHAKE extendable output functions have variable-length digests.

Algorithm	Rate, Capacity	Digest Length
SHA3-224	r = 1152 b, c = 448 b	224 b (28 B)
SHA3-256	r = 1088 b, c = 512 b	256 b (32 B)
SHA3-384	r = 832 b, c = 768 b	384 b (48 B)
SHA3-512	r = 576 b, c = 1024 b	512 b (64 B)
SHAKE128	r = 1344 b, c = 256 b	Variable length
SHAKE256	r = 1088 b, c = 512 b	Variable length

Table 12-17. Algorithm Rate and Capacity

The padded message has a length that is an integer multiple of the rate r. The message is processed by repeatedly applying the SHA3 permutation instruction. Each instruction application uses a message block of r bits. The permutation function combines the message block of r bits with the current permutation state of b bits and calculates a new permutation state of b bits.

- The first SHA3 instruction on the first message block uses the first message block as the initial permutation state.
- Subsequent SHA3 instructions on successive message blocks first combine the message block with an exclusive or (XOR) with the current state and calculate a new permutation state.

The message digest is produced in a similar way as the message is consumed: each application of the permutation instruction produces a message digest of r bits.

The SHA3 functionality includes a SHA3 instruction. The instruction performs a permutation on the 1600-bit state in reg\_buf[1599:0].

The instruction implements the permutation, all other functionality is implemented in sofftware (combination of message block with the permutation state and copying the message digest to memory).



Table 12-18 describes the instruction.

Table 12-18.	SHA3 Instruction
--------------	------------------

Instruction Format	SHA3 ()	
Encoding	<pre>IW[31:24] = "operation code"</pre>	
Mnemonic	Operation Code Functionality	
SHA3	LUXAC	Perform a SHA3 permutation on a 1600-bit state reg_buff[1599:0]. The result- ing state is provided in reg_buff[1599:0].

# 12.5 DES and TDES

The (T)DES functionality includes block ciphers and inverse block ciphers according to the DES and triple DES standard (FIPS 46-3). Note that this standard was withdrawn, because it no longer provides the security that is needed to protect federal government information.

(T)DES is supported for backward compatibility.

- The DES block cipher encrypts a 64-bit block of plaintext data into a 64-bit block of ciphertext data.
- The DES inverse block cipher decrypts a 64-bit block of ciphertext data into a 64-bit block of plaintext data.

The DES symmetric key consists of 64 bit. Only 56 bits are used by the algorithm, the other 8 bits are used for parity checking.

Tripple-DES applies the DES block cipher three times. Each application uses a different key, which results in a 192-bit TDES key bundle consisting of three 64-bit keys SK1, SK2 and SK3.

- The TDES block cipher uses the DES block cipher with key SK1 to encrypt a 64-bit plaintext into a 64-bit block T1. Next, it uses the DES inverse block cipher with key SK2 to decrypt the 64-bit block T1 into a 64-bit block T2. Next, it uses the DES block cipher with key SK3 to encrypt the 64-bit block T2 into a 64-bit ciphertext.
- The TDES inverse block cipher uses the DES inverse block cipher with key SK3 to decrypt a 64-bit ciphertext into a 64-bit block T2. Next, it uses the DES block cipher with key SK2 to encrypt the 64-bit block T2 into a 64-bit block T1. Next, it uses the DES inverse block cipher with key SK1 to decrypt the 64-bit block T1 into a 64-bit plaintext.

There are four instructions: DES, DES\_INV, TDES and TDES\_INV, which use register buffer operands. Specifically, the instructions use the 128-bit subpartitions block0, block1, block4, block5, block6, and block7.

- Subpartitions block0 and block1 are used for plaintext and ciphertext data.
- Subpartitions block4, block5, block6, and block7 are used for key information (block5 and block7 are only used by the TDES and TDES\_INV instructions).

Unlike the BLOCK\_MOV instruction, the (T)DES instructions use predetermined/fixed subpartitions.

The instructions are described in the following tables.

Instruction Format	DES ()		
Encoding	<pre>IW[31:24] = "operation code"</pre>		
Mnemonic	Operation Code	Functionality	
		Perform a DES block cipher.	
		■ The 64-bit plaintext is in block0[63:0].	
		■ The resulting 64-bit ciphertext is in block1[63:0].	
DES	0x52	■ The 64-bit input key is in block4[63:0].	
		The 64-bit output key (round key of the final cipher round) is in block6[63:0].	
		The instruction is non-destructive: block0 and block4 are not changed by the	
		instruction.	

Table 12-19. DES Instruction



Instruction Format	DES_INV ()		
Encoding	IW[31:24] = "operation	31:24] = "operation code"	
Mnemonic	Operation Code	Functionality	
	0x53	Perform a DES inverse block cipher.	
		■ The 64-bit ciphertext is in block0[63:0].	
		■ The resulting 64-bit plaintext is in block1[63:0].	
DES INV		■ The 64-bit input key is in block4[63:0].	
		■ The 64-bit output key (round key of the final inverse cipher round) is in block6[63:0].	
		The instruction is non-destructive: block0 and block4 are not changed by the instruction.	

### Table 12-20. DES\_INV Instruction

Table 12-21. TDES Instruction

Instruction Format	TDES ()		
Encoding	IW[31:24] = "oper	<pre>IW[31:24] = "operation code"</pre>	
Mnemonic	Operation Code	Functionality	
TDES		Perform a TDES block cipher. ■ The 64-bit plaintext is in block0[63:0].	
	0x54	<ul> <li>The resulting 64-bit ciphertext is in block1[63:0].</li> <li>The 192-bit input key is in {block5[63:0], block4[127:0]} (= {SK3[63:0], SK2[63:0], SK1[63:0]}).</li> </ul>	
		<ul> <li>The 192-bit output key (round key of the final cipher round) is in {block7[63:0], block6[127:0]}.</li> <li>The instruction is non-destructive: block0, block4 and block5 are not changed by the instruction.</li> </ul>	

Table 12-22. TDES\_INV Instruction

Instruction Format	TDES_INV ()		
Encoding	IW[31:24] = "oper	<pre>IW[31:24] = "operation code"</pre>	
Mnemonic	Operation Code	Functionality	
TDES_INV	0x55	Perform a TDES inverse block cipher. The 64-bit ciphertext is in block0[63:0].	
		<ul> <li>The resulting 64-bit plaintext is in block1[63:0].</li> <li>The 192-bit input key is in {block5[63:0], block4[127:0]} (= {SK3[63:0], SK2[63:0], SK1[63:0]}).</li> </ul>	
		<ul> <li>The 192-bit output key (round key of the final cipher round) is in {block7[63:0], block6[127:0]}.</li> <li>The instruction is non-destructive: block0, block4 and block5 are not changed by the instruction.</li> </ul>	

The (T)DES instructions are used with the FF\_START, FF\_CONTINUE, FF\_STOP, BLOCK\_MOV, BLOCK\_XOR, and BLOCK\_SET instructions to implement different block cipher modes, such as EBC, CBC, OFB, CTR, and CMAC.



# 12.6 AES

The AES functionality includes a block cipher and an inverse block cipher per the AES standard (FIPS 197):

- The block cipher (AES instruction) encrypts a 128-bit block of plaintext data into a 128-bit block of ciphertext data.
- The inverse block cipher (AES\_INV instruction) decrypts a 128-bit block of ciphertext data into a 128-bit block of plaintext data.

AES is a symmetric block cipher: it uses the same symmetric key for the block cipher and inverse block cipher. The (inverse) block cipher consists of multiple rounds. Each round uses a round key that is generated from the symmetric key.

The block cipher uses the symmetric key as the (start) round key for the first cipher round. The round key for second cipher round is generated from the symmetric key. The round key for the third cipher round is generated from the round key of the second cipher round, and so forth. The round key for the last cipher round is generated from the round key of the one-before-last cipher round.

The inverse block cipher uses the round key of the final block cipher round as the (start) round key for the first inverse cipher round. The round key for the second inverse cipher round is generated from the round key of the first inverse cipher round, and so forth. The round key for the last inverse cipher round is generated from the round key of the one-before-last inverse cipher round. The round key of the last inverse cipher round is the same as the round key of the first cipher round (the symmetric key).

Round key generation is independent of the plaintext data or ciphertext data. The AES instruction requires the symmetric key as input to the block cipher. The AES\_INV instruction requires the round key of the final cipher round as input to the inverse block cipher.

The component supports 128 bit, 192 bit, and 256 bit keys. The key size is specified by AES\_CTL.KEY\_SIZE[1:0]. The key size determines the number of rounds. Table 12-23 gives the number of rounds.

AES Key Size	Rounds	
AES128	10 rounds	
AES192	12 rounds	
AES256	14 rounds	

#### Table 12-23. AES Cipher Rounds

AES and AES\_INV are the two different AES instructions; they use register buffer operands. Specifically, the instructions use the 128-bit subpartitions block0, block1, block4, block5, block6, and block7.

- Subpartitions block0 and block1 are used for plaintext and ciphertext data.
- Subpartitions block4, block5, block6 and block7 are used for key information.

Unlike, for example, the BLOCK\_MOV instruction, the AES and AES\_INV instructions use predetermined/fixed subpartitions.



The instructions are described in the following tables.

Table	12-24.	AES	Instruction
-------	--------	-----	-------------

Instruction Format	AES ()		
Encoding	IW[31:24] = "opera	ation code"	
Mnemonic	Operation Code	Functionality	
		Perform an AES block cipher.	
		The 128-bit plaintext is in block0.	
		The resulting 128-bit ciphertext is in block1.	
		The input key is in block4 and block5. For a 128-bit key, the key is in block4[127:0]. For a 192-bit key, the key is in {block5[63:0], block4[127:0]}. For a 256-bit key, the key is in {block5[127:0], block4[127:0]}.	
AES	0x50	<ul> <li>The output key (round key of the final cipher round) is in block6 and block7. For a 128-bit key, the key is in block6[127:0]. For a 192-bit key, the key is in {block7[63:0], block6[127:0]}. For a 256-bit key, the key is in {block7[127:0], block6[127:0]}. Note that the output key is the input key for an AES inverse block cipher.</li> <li>The instruction is non-destructive: block0, block4, and block5 are not changed by the instruction.</li> </ul>	
		Note that the AES instruction can be used to derive the AES_INV input key from the symmetric key.	

Table 12-25. AES\_INV Instruction

Instruction Format	AES_INV ()		
Encoding	IW[31:24] = "operations"	ation code"	
Mnemonic	Operation Code	Functionality	
		Perform an AES block cipher.	
		<ul> <li>The 128-bit ciphertext is in block0.</li> <li>The resulting 128-bit plaintext is in block1.</li> </ul>	
AES_INV	0x51	<ul> <li>The input key is in block4 and block5. For a 128-bit key, the key is in block4[127:0]. For a 192-bit key, the key is in {block5[63:0], block4[127:0]}. For a 256-bit key, the key is in {block5[127:0], block4[127:0]}.</li> </ul>	
		The output key (round key of the final inverse cipher round) is in block6 and block7. For a 128-bit key, the key is in block6[127:0]. For a 192-bit key, the key is in {block7[63:0], block6[127:0]}. For a 256-bit key, the key is in {block7[127:0], block6[127:0]}. Note that the output key is the input key for an AES block cipher.	
		The instruction is non-destructive: block0, block4 and block5 are not changed by the instruction.	

The AES and AES\_INV instructions are used with the FF\_START, FF\_CONTINUE, FF\_STOP, BLOCK\_MOV, BLOCK\_XOR, and BLOCK\_SET instructions to implement different block cipher modes, such as EBC, CBC, OFB, CTR, and CMAC.



# 12.7 CRC

The CRC functionality performs a cyclic redundancy check with a programmable polynomial of up to 32 bits.

The load FIFO 0 provides the data (and the size of the data) on which the CRC is performed. The data must be laid out in little endian format (least significant byte of a multi-byte word should be located at the lowest memory address of the word).

CRC\_DATA\_CTL.DATA\_XOR[7:0] specifies a byte pattern with which each data byte is XOR'd. This allows for inversion of the data byte value.

CRC\_CTL.DATA\_REVERSE allows for bit reversal of the data byte (this provides support for serial interfaces that transfer bytes in most-significant-bit first and least-significant bit first configurations).

CRC\_POL\_CTL.POLYNOMIAL[31:0] specifies the polynomial. The polynomial specification omits the high order bit and should be left aligned. For example, popular 32-bit and 16-bit CRC polynomials are specified as follows:

CRC32:  $x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$ 

CRC\_POL\_CTL.POLYNOMIAL[31:0] = 0x04c11db7

CRC16-CCITT:  $x^{16} + x^{12} + x^5 + 1$ 

 $CRC_POL_CTL.POLYNOMIAL[31:0] = (0x1021 << 16)$ 

CRC16: x<sup>16</sup> + x<sup>15</sup> + x<sup>2</sup> + 1

CRC\_POL\_CTL.POLYNOMIAL[31:0] = (0x8005 << 16)

RESULT.DATA[31:0] holds the LFSR state of the CRC calculation. Before the CRC operation, this field should be initialized with the CRC seed value.

CRC\_REM\_CTL.REM\_XOR[31:0] specifies a 32-bit pattern with which the RESULT.DATA[31:0] LFSR state is XOR'd.

CRC\_CTL.REM\_REVERSE allows for bit reversal of the XOR'd state.

CRC\_REM\_RESULT.REM[31:0] holds the result of the CRC calculation, and is derived from the end state of the CRC calculation (RESULT.DATA[31:0]).


The CRC instruction is described in Table 12-26.

Instruction Format	CRC ()		
Encoding	IW[31:24] = "oper	<pre>IW[31:24] = "operation code"</pre>	
Mnemonic	Operation Code	n Code Functionality	
		Perform the CRC function on all data in load FIFO 0. The result of the CRC function is provided through CRC_REM_RESULT.REM[31:0].	
CRC 0x58		If the data is scattered in memory, a single FF_START and multiple FF_CON- TINUE instructions should be used to gather the data in a load FIFO 0 Byte stream. Each FF_START and FF_CONTINUE instruction should be followed by a CRC instruction, which processes all the bytes of the associated FIFO instruction (the CRC instruction does not have a "size" operand).	

Table 12-26. CRC Instruction

Figure 12-2 illustrates the CRC functionality.






### Figure 12-2. CRC Functionality

The Linear Feedback Shift Register functionality operates on the LFSR state. It uses the programmed polynomial and consumes a data bit for each iteration (eight iterations are performed per cycle to provide a throughput of one data byte per cycle). Figure 12-3 illustrates the functionality for the CRC32 polynomial ( $x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$ ).







Different CRC algorithms require different seed values and have different requirements for XOR functionality and bit reversal. Table 12-27 provides the proper settings for the CRC32, CRC16-CCITT, and CRC16 algorithms. The table also provides the remainder after the algorithms are performed on a five-byte array {0x12, 0x34, 0x56, 0x78, 0x9a}.

MMIO Register Field	CRC32	CRC16-CCITT	CRC16
CRC_POL_CTL.POLYNOMIAL	0x04c11db7	0x10210000	0x80050000
CRC_CTL.DATA_REVERSE	1	0	1
CRC_DATA_CTL.DATA_XOR	0x00	0x00	0x00
RESULT.DATA (seed)	Oxfffffff	0xffff0000	0xffff0000
CRC_CTL.REM_REVERSE	1	0	1
CRC_REM_CTL.REM_XOR	Oxfffffff	0x0000000	0x0000000
CRC_REM_RESULT.REM	0x3c4687af	0xf8a00000	0x000048d0

Table 12-27	CRC32 CRC16-CCITT	and CRC16 Algorithm Settings
	01002, 01010-00111,	and GNG TO Algorithm Settings

# 12.8 PRNG


The pseudo random number generation (PRNG) component generates pseudo random numbers in a fixed range [0, PR\_MAX\_CTL.DATA[31:0]]. The generator is based on three Fibonacci-based Linear Feedback Shift Registers (LFSRs). The following three irreducible polynomials (with minimum feedback) are used:

- **32-bit polynomial:**  $x^{32} + x^{30} + x^{26} + x^{25} + 1$
- 31-bit polynomial: x<sup>31</sup> + x<sup>28</sup> + 1
- 29-bit polynomial:  $x^{29} + x^{27} + 1$

Figure 12-4 illustrates the LFSR functionality.

Figure 12-4. Fixed Fibonacci-based LFSRs

32-bit irreducible polynomial:  $x^{32} + x^{30} + x^{26} + x^{25} + 1$  (32 bit LFSR[31:0])






Software initializes the LFSRs with non-zero seed values. The PR\_LFSR\_CTL0, PR\_LFSR\_CTL1 and PR\_LFSR\_CTL2 registers are provided for this purpose. At any time, the state of these registers can be read to retrieve the state of the LFSRs. The 32-bit LFSR generates a repeating bit sequence of 232 – 1 bits, the 31-bit LFSR generates a repeating bit sequence of 231 – 1 and the 29-bit LFSR generates a repeating bit sequence of 229 – 1. As the

numbers 232-1, 231-1, and 229-1 are relatively prime, the XOR output is a repeating bit sequence of roughly 232+31+29.

The final pseudo random bit is the XOR of the three bits that are generated by the individual LFSRs.

Figure 12-5. XOR Reduction Logic



The pseudo random number generator uses a total of 33 pseudo random bits to generate a result in the range [0, PR\_MAX\_CTL.DATA[31:0]].

To generate a pseudo random number result, the following calculation is performed.

MAX[31:0] = PR\_MAX\_CTL.DATA[31:0]

MAX\_PLUS1[32:0] = MAX[31:0] + 1;

product[63:0] = MAX\_PLUS1[32:0] \* pr[32:1] + MAX[31:0] \* pr[0];

result = product[63:32];

PR\_CMD.START is the PR command. The maximum value of the generated random number (in PR\_RESULT.DATA) is specified by PR\_MAX\_CTL.DATA. The PR command can be executed in parallel with the instruction FIFO instructions and the TR command.

# 12.9 TRNG

The true random number generator component (TRNG) generates true random numbers. The bit size of these generated numbers is programmable (TR CTL.SIZE is in the range [0,32]).

The TRNG relies on up to six ring oscillators to provide physical noise sources. A ring oscillator consists of a series of inverters connected in a feedback loop to form a ring. Due to (temperature) sensitivity of the inverter delays, jitter is introduced on a ring's oscillating signal. The jittered oscillating signal is sampled to produce a "digitized analog signal" (DAS). This is done for all multiple ring oscillators.

To increase entropy and to reduce bias in DAS bits, the DAS bits are further postprocessed. Post-processing involves two steps:

- An optional reduction step (over up to six ring oscillator DAS bits and over one or multiple DAS bit periods) to increase entropy.
- An optional "von Neumann correction" step to reduce a '0' or '1' bias.

This correction step processes pairs of reduction bits as produced by the previous step. Given two reduced bits r0 and r1 (with r0 being produced before r1), the correction step is defined as follows:

- $\Box$  {r0, r1} = {0, 0}: no bit is produced
- $\square$  {r0, r1} = {0, 1}: a '0' bit is produced (bit r0)
- $\square$  {r0, r1} = {1, 0}: a '1' bit is produced (bit r0)
- $\Box$  {r0, r1} = {1, 1}: no bit is produced

In other words the correction step only produces a bit on a '0' to '1' or '1' to '0' transition. Note that for a random input bit sequence, the correction step produces an output bit sequence of roughly one-quarter the frequency of the input bit sequence (the input reduction bits are processed in non-overlapping pairs and only half of the pair encodings result in an output bit).

Post-processing produces bit samples that are considered true random bit samples. The true random bit samples are shifted into a register, to provide random values of up to 32 bits.




As a result of high-switching activity, ring oscillators consume a significant amount of power. Therefore, when the TRNG functionality is disabled, the ring is "broken" to prevent switching. When the TRNG functionality is enabled, a ring oscillator initially has predictable behavior. However, over time, infinitesimal environmental (temperature) changes cause an increasing deviation from this predictable behavior.


- During the initial delay, the ring oscillator is not a reliable physical noise source.
- After an initial delay, the same ring oscillator will show different oscillation behavior and provides a reliable physical noise source.


Therefore, the DAS bits can be dropped during an initialization period (TR\_CTL.INIT\_DELAY[]).

Figure 12-6 gives an overview of the TRNG component.



The "Sampler" logic digitizes an oscillating signal. Figure 12-7 illustrates the functionality (the complete logic is implemented using standard platform toolkit components).







Note that when a ring oscillator is disabled, the synchronization logic is reset. Therefore, the ring oscillator contributes a constant '0' to the reduction step of the post-processing. As mentioned, the TRNG relies on up to six ring oscillators:

- RO11: A fixed ring oscillator consisting of 11 inverters.
- RO15: A fixed ring oscillator consisting of 15 inverters.
- GARO15: A fixed Galois based ring oscillator of 15 inverters.
- GARO31: A flexible Galois based ring oscillator of up to 31 inverters. A programmable polynomial of up to order 31 provides the flexibility in the oscillator feedback.
- FIRO15: A fixed Fibonacci based ring oscillator of 15 inverters.
- FIRO31: A flexible Fibonacci based ring oscillator of up to 31 inverters. A programmable polynomial of up to order 31 provides the flexibility in the oscillator feedback.




Each ring oscillator can be enabled or disabled. When disabled, the ring is "broken" to prevent switching. The following Figures illustrate the schematics of the fixed ring oscillators.









The flexible Galois- and Fibonacci-based ring oscillators rely on programmable polynomials to specify the oscillator feedback. This allows for rings of 1, 3, 5, ..., 31 inverters (an odd number is required to generate an oscillating signal). Figure 12-9 gives an overview of the Galois-based ring oscillator.





When the ring oscillator is disabled (GARO31\_EN is '0'), the polynomial is forced to "0" and the ring is broken as illustrated by Figure 12-10.


### Figure 12-10. GARO31 "stopped"



The programmable polynomial specifies the oscillator feedback. Figure 12-11 illustrates two examples.

Figure 12-11. GARO31 – Two Examples










Figure 12-12 gives an overview of the Fibonacci-based ring oscillator.

Figure 12-12. Flexible Fibonacci-based Ring Oscillators: FIRO31




When the ring oscillator is disabled (FIRO31\_EN is '0'), the polynomial is forced to "0" and the ring is broken as illustrated by Figure 12-13.






The programmable polynomial specifies the oscillator feedback. Figure 12-14 illustrates two examples.

Figure 12-14. FIRO31 – Two Examples





There is one TR command, TR\_CMD.START, which can be executed in parallel with the instruction FIFO instructions and the PR command. The size of the generated random number (in TR\_RESULT.DATA) is specified by TR\_CTL.SIZE.

The TRNG has a built-in health monitor that performs tests on the digitized noise source to detect deviations from the intended behavior. For example, the health monitor detects "stuck at" faults in the digitized analog samples. The health monitor tests one out of three selected digitized bit streams:

- DAS bitstream. This is XOR of the digitized analog samples.
- RED bitstream. This is the bitstream of reduction bits. Note that each reduction bit may be calculated over multiple DAS bits.
- TR bitstream. This is the bitstream of true random bits (after the "von Neumann reduction" step).

The health monitor performs two different tests:

**The repetition count test.** This test checks for the repetition of the same bit value ('0' or '1') in a bitstream. A detection indicates that a specific active bit value (specified by a status field BIT) has repeated for a pre-programmed number of bits (specified by a control field CUTOFF\_COUNT[7:0]). The test uses a counter to maintain the number of repetitions of the active bit value (specified by a status field REP\_COUNT[7:0]).

If the test is started (specified by START\_RC field) and a change in the bitstream value is observed, the active bit value BIT is set to the new bit value and the repetition counter REP\_COUNT[] is set to '1'. If the bitstream value is unchanged, the repetition counter REP\_COUNT[] is incremented by "1".

A detection stops the repetition count test (the START\_RC field is set to '0'), sets the associated interrupt status field to '1' and ensures that hardware does not modify the status fields. When the test is stopped, REP\_COUNT[] equals CUTOFF\_COUNT[].

A detection stops the TRNG functionality (all TR\_CTL.XXX\_EN fields are set to '0') if TR\_CTL.STOP\_ON\_RC\_DETECT is set to '1'.

**The adaptive proportion test.** This test checks for a disproportionate occurrence of a specific bit value ('0' or '1') in a bit stream. A detection indicates that a specific active bit value (specified by a status field BIT) has occurred a pre-programmed number of times (specified by a control field CUTOFF\_COUNT[15:0]) in a bit sequence of a specific bit window size (specified by a control field WINDOW\_SIZE[15:0]). The test uses a counter to maintain an index in the current window (specified by



WINDOW\_INDEX[15:0]) and a counter to maintain the number of occurrences of the active bit value (specified by a status field OCC\_COUNT[15:0]).

If the test is started (specified by START\_AP field), the bitstream is partitioned in bit sequences of a specific window size. At the first bit of a bit sequence, the active bit value BIT is set to the first bit value, the counter WINDOW\_INDEX is set to "0" and the counter OCC\_COUNT is set to "1". For all other bits of a bit sequence, the counter WINDOW\_INDEX is incremented by "1". If the new bit value equals the active bit value BIT, the counter OCC\_COUNT[15:0] is incremented by "1". Note that the active bit value BIT is only set at the first bit of a bit sequence.

A detection stops adaptive proportion test (the START\_AP field is set to '0'), sets the associated interrupt status field to '1' and ensures that hardware does not modify the status fields. When the test is stopped, OCC\_COUNT[] equals CUTOFF COUNT[] and the WINDOW INDEX identifies the bit sequence index on which the detection occurred.

A detection stops the TRNG functionality (all TR\_CTL.XXX\_EN fields are set to '0') if TR\_CTL.STOP\_ON\_AP\_DETECT is set to '1'.




Figure 12-15 illustrates the health monitor functionality.

**Implementation note.** The ring oscillators have special design requirements. They are not synthesized logic, but manually constructed from selected cells from the standard cell library. Three types of standard cells are required:

- An inverter cell. The selected cell should have similar rise and fall time requirements. Clock tree inverter cells tend to have this property and are the preferred implementation of the inverter cell.
- A two-input XOR cell.
- A two-input AND cell.


The design uses three Verilog design modules to instantiate the selected cells. This allows easy porting from one standard cell library to another standard cell library. The three Verilog design modules should not be changed by tools (similar to how the platform toolkit components are treated in the design flow).

A ring oscillator should be placed and routed in a self-contained rectangular area. This area should preferably be as small as possible.



# 12.10 Vector Unit

The vector unit (VU) addresses the requirements of asymmetric key cryptography. Similar to other cryptography functionality, the VU connects to the memory interface through the load and store FIFOs. The memory buffer or system memory contains memory operand data for the vector unit instructions.



The VU addresses asymmetric key cryptography. Asymmetric key cryptography includes RSA, Diffie-Hellman key exchange, digital signature authentication, and elliptic curve cryptography (ECC). These algorithms share the requirement to efficiently perform computations in a Galois field on large integers of up to 1000's of bits.

The VU performs instructions on operand data.

- The VU instructions are provided by the instruction FIFO.
- The VU operand data is specified by any of the following (all encoded as part of the 32-bit instruction word):
  - □ instruction operation code
  - instruction register indices
  - instruction immediate values

The VU uses the VU register file. A VU register is a (data, size) pair: a 13-bit data field (bits 28 down to 16) and a 13-bit size field (bits 12 down to 0). The data field is either used as:

- Instruction operand data: the complete 13-bit data is used.
- An offset into memory: the 13-bit data value is a word offset wrt. a base address into memory.

The size field is only used when the data field is used as an offset into memory. In this case, the size field specifies the bit size (minus 1) of the memory operand (the 13-bit field specifies a size in the range of [1, 8192] bits).

The VU is a "trimmed down" application domain specific CPU:

"Trimmed down". It does not have a CPU instruction fetch unit that supports non-sequential program flow. This functionality is typically not required for asymmetric key cryptography functions or needs to be provided by the external AHB-Lite bus master (typically a CPU). This design decision simplifies the VU.

Note that the instruction FIFO provides the mechanism by which instructions are provided. This mechanism only supports a sequential VU program flow.

- Application domain specific. The VU instructions and operand data are tuned for asymmetric key cryptography. For example, instructions are provided for arithmetic over binary extension fields (GF(2m)) or prime fields (GF(p)), and memory operands allow for a large operand length of up to 8192 bits (although the VU internal data path is limited to 32 bit).
- CPU. The VU has CPU-like design components, such as an instruction decoder, a register file, and data path with multiple functional units.

The VU architecture is the result of a tradeoff between silicon area, design complexity, performance efficiency, and algorithmic flexibility. Note that most asymmetric key algorithms can be performed by the regular CPU. However, this typically comes at a lower performance level, possibly large code footprint (due to loop unrolling of code to improve performance when operating on large operand data), and possibly large data footprint (due to lookup tables to improve performance).



The improved performance of the VU (over a regular CPU) for asymmetric key algorithms also allows for more generic algorithmic implementations, as opposed to implementations targeting, such as specific primes or irreducible polynomials.

Before describing the architecture, a short C example is illustrates the VU functionality.

```
#define SIZE 4096
void Example ()
{
    int a = 0; int b = 1; int c = 2; // assign register indices
    uint8_t c_data[SIZE/8];
ALLOC_MEM (a, SIZE); // allocate 4096 bits of data
ALLOC_MEM (b, SIZE); // allocate 4096 bits of data
ALLOC_MEM (c, SIZE); // allocate 4096 bits of data
Crypto_WriteMemNumber (a, "0x21542555:fed35532: ... :ffea2345");
Crypto_writeMemNumber (b, "0xef45ac2a:34a312bc: ... :000003ab");
ADD (c, a, b);
Crypto_ReadMemNumber (c, c_data);
}
```

The example adds two 4096-bit numbers and produces a 4096-bit number. The example is explained as follows:

- Three local variables are assigned VU register indices:
  - □ local variable a uses register 0
  - □ local variable b uses register 1
  - □ local variable c used register 2
- Memory is allocated in the memory buffer for each variable: each variable needs 4096 bits.
- A function "Crypto\_WriteMemNumber" is called to initialize the memory operand data for source variables a and b.
- A VU ADD instruction (long integer addition) is executed.
- A function "Crypto\_WriteMemNumber" is called to read the result of the instruction from the memory.

The example illustrates that the full expressive power of the C language is available when writing software for the VU.

The example illustrates that relatively complex functionality can be expressed in only a few lines of C code (consider implementing the same functionality on a 32-bit Arm processor).

The "Crypto\_" functions copy data to and from the memory. These functions are executed on the regular CPU and may take a significant number of cycles. Asymmetric key algorithm typically requires little copy functions and a lot of VU instructions. As a result, the cycle overhead of the copy functions is negligible. As an example, RSA requires exponentiation of a number by a second number modulo a third number. This RSA functionality requires only four copy functions (three to initialize three memory operands and one to read the result), but requires thousands of VU instructions.

The following sections provide an architectural overview of the VU.

# 12.10.1 VU Register File

The register file has sixteen registers (r0 through r15). Each register consists of a 13-bit data field and a 13-bit size field. The data field is either used as:

- Instruction operand data: the 13-bit data is used.
- An offset into memory: the 13-bit data value is a word offset for a base address into memory. Typically, memory operand data is located in the crypto memory buffer (this provides better latency/performance than memory operand data in system memory).

The size field is used only when the data field is used as an offset into memory. In this case, the size field specifies the bit size (minus 1) of the memory operand (the 13-bit field specifies a size in the range of [1, 8192] bits).

The CPU software decides what instructions use what registers. There is no compiler with specific conventions for register usage or to perform register allocation. To ensure some consistency and interoperability of the functions in a software library, the software programmer should introduce its own conventions. Some examples of conventions are:


Each non-leaf function saves all registers to the stack on function entry and restores all registers from the stack on function exit. This makes all registers available for use within the function.




- Each non-leaf function restricts its register use to registers r4 through r14.
- Each leaf function either restricts its register use to registers r0 through r3 or follows the same save/restore convention as non-leaf functions.

The register-file register r15 serves a specific purpose. Similar to the Arm architecture, register r15 is used as a stack pointer.

Figure 12-17 illustrates the register file and how the data fields are used as offsets in a 16 KB memory region (either in the crypto memory buffer or the system memory). The base address of the memory region is provided by VU\_CTL.ADDR[31:8] and the memory region size is specified by VU\_CTL.MASK[].





# 12.10.2 Stack

15).

The VU stack resides in the memory region. Register r15 is used as a stack pointer. The stack has two purposes:

It is used to save/restore registers r0 through r14. Each register (data field and size field) uses a single 32-bit word. The instruction PUSH\_REG saves/pushes all registers r0 through r14 on the stack (and register r15 is decremented by

The instruction POP\_REG restores/pops all registers r0 through r14 from the stack (and register r15 is incremented by 15).

The use of the stack pointer (register r15) is implied by the PUSH\_REG and POP\_REG instructions.

■ It is used to allocate memory operands.

The instruction ALLOC\_MEM (rx, size-1) allocates enough 32-bit words to hold a memory operand of "size" bits for register rx. The stack pointer (register r15) is decremented by the number of allocated 32-bit words. The data field of register rx is updated with the new stack pointer value.

The instruction FREE\_MEM ("15 bit pattern") frees the 32-bit words that hold memory operand data associated with the registers identified by the bit pattern. Note that a register's size field specifies the number 32-bit words that hold its associated memory operand. The stack pointer is incremented by the number of freed 32-bit words.

The use of the stack pointer (register r15) is implied by the instruction. Note that to allocate multiple memory operands, multiple ALLOC\_MEM instructions are required. However, to free multiple memory buffer operands, only a single FREE\_MEM instruction is required.

Figure 12-18 illustrates the VU register-file state before and after the execution of instructions ALLOC\_MEM (r0, 32-1) (32 bits requiring one 32-bit stack element) and ALLOC\_MEM (r1, 80-1) (80 bits requiring three 32-bit stack elements).



16 KB 16 KB **Register-file Register-file** memory region memory region don't care don't care size[12:0] data[12:0] 79 A-4 size[12:0] data[12:0] A-1 31 r0

Figure 12-18. Left: Register File State before ALLOC\_MEM Instructions; Right: Register File after ALLOC\_MEM Instructions

Figure 12-19 illustrates the VU component state after the execution of the instruction FREE\_MEM ((1 << r1) | (1 << r0)).




Figure 12-19. Register File State after FREE MEM Instruction

Freeing of stack elements should be in the reverse order of allocation of stack elements. Also see the description of the FREE\_MEM instruction for the order in which registers are freed (lower registers are freed before higher registers).

### 12.10.3 Memory Operands

Asymmetric key cryptography requires computations on large integers of up to 1000's of bits. These integers are implemented using memory operands. The instruction registers' data values provide offsets in a memory region. The base address of the memory region is provided by VU\_CTL.ADDR[31:8]. The memory region is located in either the IP memory buffer or the system memory. The memory region is accessed through the load and store FIFOs.

Memory operands are typically located in the crypto memory buffer (better access latency). Memory operand require one or multiple 32-bit words. The register size field specifies the bit size of a memory operand. This size is limited to the range [1, 8192] bits. Note that there is no size restriction within this range. A memory operand of n bits requires (n+31)/32 32-bit words.

# 12.10.4 Datapath

The VU instructions can operate on 13-bit register data values and/or large memory operands. The VU datapath is limited to 32 bits (the width of a single memory word).

To operate on large memory operands, multiple datapath iterations are required. Dependent on the instruction opcode, these iterations may be independent of each other (for example, a OR instruction) or may be dependent of each other (for example, an ADD instruction requires a carry). This complexity is completely hidden from software.

- The instruction opcode specifies whether datapath iterations are dependent or independent.
- The register size field provides the VU decoder and datapath with all the information it needs to determine the number of datapath iterations.



The VU datapath consists of three functional units:

- An ALU that performs addition, subtraction, and logical instructions.
- A barrel shifter that performs shift instructions.
- A multiplier that performs multiplication and squaring instructions.

In addition, a state machine is present for instruction decoding and controlling multiple datapath iterations. The state machine also performs administration instructions such as PUSH\_REG, POP\_REG, ALLOC\_MEM, and FREE\_MEM.

Note that the instruction execution time (in clock cycles) is typically independent of the instruction operand data values. However, the execution time is dependent on the size of memory operands (as specified by the register size field). This is an important characteristic, as the data value independence complicates differential power or execution time attacks.

# 12.10.5 Status Register

Similar to the Arm architecture, the VU has a STATUS register:

- It is affected by instruction execution.
- It controls instruction execution.

The STATUS register is a 4-bit field, with the following fields:

- CARRY field (bit 0). This field is set to '1' if the result of an addition exceeds the destination operand size, if the result of a subtraction is positive or zero, or as the result of a shift instruction.
- EVEN field (bit 1). This field is set to '1' (and cleared to '0' otherwise) if the result of an instruction is even (bit 0 of the destination operand is '0').
- ZERO field (bit 2). This field is set to '1' (and cleared to '0' otherwise) if the result of an instruction is "0".
- ONE field (bit 3). This field is set to '1' (and cleared to '0' otherwise) if the result of an instruction is "1".

The STATUS register fields are set and cleared as a result of instruction execution. Not all instructions affect all STATUS register fields.

**Conditional execution.** As mentioned, the STATUS register controls instruction execution. It does so through conditional instruction execution (again, similar to the Arm architecture). Almost all instructions (the SET\_REG instruction is the exception) support conditional execution. Conditional execution only executes an instruction when a specific condition, as specified by a condition code in the instruction word, is met. The condition code is dependent on the STATUS register fields. The following table lists the condition codes and the conditions under which the conditional instruction is executed.

Abbreviation	Condition Code Value	Description	Condition
ALWAYS	0x0	Always	'1'
EQ	0x1	Equal	ZERO
NE	0x2	Not equal	!ZERO
CS	0x3	Carry set/higher or same	CARRY
CC	0x4	Carry clear/lower	!CARRY
Н	0x5	Higher	CARRY & !ZERO
LS	0x6	Lower or same	!CARRY   ZERO
EVEN	0x7	Even	EVEN
ODD	0x8	Odd	!EVEN
ONE	0x9	One	ONE
NOT_ONE	0xa	Not one	!ONE

If a conditional instruction has a condition code that evaluates to '0'/FALSE, it does not change the VU functional state. This means that:

- a destination operand is not updated
- the STATUS register is not updated



### 12.10.6 Instructions

The VU instructions operate on either register operand data or memory operand data.

**Operand types.** Typically, VU instruction operands all have the same type: either register or memory operands. However, some exceptions do exist. For example, consider the following CTSAME (count trailing same) instruction.

CTSAME (r0, r1, r2)

This instruction counts the number of trailing bits (least significant bits), which are the same as the two memory operands that are identified by register r1 and r2. The instruction result is stored in the data field of register r0. This instruction has two source operands of the memory type and one destination operand of the register type.

**Conditional execution.** Conditional execution makes the execution of an instruction dependent on a condition. For example, consider the COND\_CTSAME (HI, r0, r1, r2) instruction. This instruction uses the "HI" condition code. The CTSAME instruction is only executed when the "HI" condition code evaluates to '1'/TRUE. This is the case when the CARRY field of the STATUS register is '1'/TRUE and the ZERO field of the STATUS register is '0'/FALSE.

Unconditional execution uses the "ALWAYS" condition code, which always evaluates to '1'/TRUE. For brevity, and unconditional instruction XXX is not written as COND\_XXX, but simply as XXX.

Note that a not executed conditional instruction does not update the STATUS register.

**Memory operand data extension.** Register operand data always has the same 13-bit size. Memory operand data has a size that is specified by a register's size field. Therefore, it is possible to have memory operands with different sizes. This is intentional, but requires some rules in terms of how to deal with instructions that operate on memory operands with different sizes. These rules are as follows:

- If an instruction has a destination memory operand (for example, an ADD instruction), the size of this destination operand specifies the size of the instruction execution.
- If an instruction has no destination memory operand (for example, a CTSAME instruction), the maximum size of all source memory operands specifies the size of the instruction.
- If the instruction size (as determined by the previous two rules) is larger than a source memory operand, the memory operand is extended with leading '0' bits (most significant '0' bits).
- If the instruction size is smaller than a source memory operand, the memory operand's leading bits (most significant bits) are dropped/ignored (the LSR, LSR1, and LSR1 WITH CARRY are an exception to this rule).

To illustrate memory operand extension, we give a few examples.

```
CTSAME (r0, r1, r2)
r1 specifies a 40-bit memory operand 0x11:12345678
r2 specifies a 64-bit memory operand 0x1111111:ffffff78
```

The instruction size is 64 bits (maximum size of the two source memory operands). The memory operand 0x11:12345678 is extended to 0x00000011:12345678. The CTSAME instruction produces the result 8 in the register r0 data field.

```
ADD (r0, r1, r2)
r0 specifies a 48-bit memory operand
r1 specifies a 40-bit memory operand 0x11:12345678
r2 specifies a 64-bit memory operand 0xfffffffffffffffff
```

The instruction size is 48 bits (size of the destination memory operand). The memory operand 0x11:12345678 is extended to 0x0011:12345678. The memory operand 0xfffffffffff78 is reduced to 0xffff:ffffff78. The ADD instruction produces the 40-bit result 0x0011:123455f0 in the destination memory operand. Note that this instruction generates a carry and will set the CARRY field of the STATUS register to '1'/TRUE.

### 12.10.7 Instruction Set

This section describes all VU instructions. For each instruction, the following is described:

- The instruction format
  - □ Source operand types (register or memory operands)
  - Support for conditional execution
  - □ Encoding of the 32-bit instruction word (IW[31:0])



- Mnemonic
- Operation code
- Functionality

For instructions with memory operands, the source and destination memory operands may overlap, unless otherwise mentioned (the USQUARE, XSQUARE, UMUL, and XMUL instructions do not allow memory operand overlap).

Table 12-29.	ALLOC	MEM	Instruction

Instruction Format	<pre>Mnemonic (rdst, imm13[12:0]) rdst: register operand imm13: 13-bit immediate date</pre>	
Encoding	<pre>IW[31:24] = "operation code" IW[23:20] = cc IW[19:16] = rdst IW[12:0] = imm13</pre>	
Mnemonic	Operation Code	Functionality (if "cc" evaluates to '1'/TRUE)
ALLOC_MEM	0x12	<pre>r15.data[12:0] = r15_data[12:0] - (imm13 &gt;&gt; 5) - 1; rdst.data[12:0] = r15_data[12:0]; rdst.size[12:0] = imm13; // bit size minus `1'</pre>

#### Table 12-30. Instructions with Memory Operands, Category III

Instruction Format	Mnemonic (imm16[15:0]) imm16: 16-bit immediate date	
Encoding	<pre>IW[31:24] = "operation code" IW[23:20] = cc IW[15:0] = imm16</pre>	
Mnemonic	Operation Code	Functionality (if "cc" evaluates to '1'/TRUE)
FREE_MEM	0x13	<pre>for (idx = 0; idx &lt;= 15; idx++) {   if (imm16[idx]) {     imm13 = r[idx].size[12:0]     r15.data[12:0] = r15_data[12:0] + (imm13 &gt;&gt; 5) + 1;   } }</pre>

Table 12-31. Instructions with Register Operand Only, Category I

Instruction Format	<pre>Mnemonic (rdst, imm13_0[13:0], imm13_1[11:0]) rdst: register operand imm13_0: 13 bit immediate (for register data field) imm13_1: 13-bit immediate (for register size field)</pre>	
Encoding	<pre>IW[31:30] = "operation code" IW[29:26] = rdst IW[25:13] = imm13_1 IW[12:0] = imm13_0</pre>	
Mnemonic	Operation Code	Functionality (if "cc" evaluates to '1'/TRUE)
SET_REG	0x2	rdst.data[12:0] = imm13_1; rdst.size[12:0] = imm13_0; // bit size minus `1'



#### Table 12-32. MOV\_REG Instruction

Instruction Format	<pre>Mnemonic (rdst, rsrc) or COND_Mnemonic (cc, rdst, rsrc) rdst: register operand rsrc: register operand cc: condition code</pre>	
Encoding	<pre>IW[31:24] = "operation code" IW[23:20] = cc IW[15:12] = rdst IW[3:0] = rsrc</pre>	
Mnemonic	Operation Code	Functionality (if "cc" evaluates to '1'/TRUE)
MOV_REG	0x02	rdst.data = rsrc.data; rdst.size = rsrc.size;

### Table 12-33. LD\_REG Instruction

Instruction Format	<pre>Mnemonic (rsrcl, rsrc0) or COND_Mnemonic (cc, rsrc1, rsrc0) rsrc1: register operand rsrc0: register operand cc: condition code</pre>	
Encoding	<pre>IW[31:24] = "operation code" IW[23:20] = cc IW[15:12] = rsrc1 IW[3:0] = rsrc0</pre>	
Mnemonic	Operation Code	Functionality (if "cc" evaluates to '1'/TRUE)
LD_REG	0x00	<pre>word = GetMemData (r15.data+rsrc0, 32-1); // r15: stack pointer rsrc1.data[12:0] = word &gt;&gt; 16; rsrc1.size[12:0] = word;</pre>

Table 12-34. ST\_REG Instruction

Instruction Format	<pre>Mnemonic (rsrc1, rsrc0) or COND_Mnemonic (cc, rsrc1, rsrc0) rsrc1: register operand rsrc0: register operand cc: condition code</pre>	
Encoding	<pre>IW[31:24] = "operation code" IW[23:20] = cc IW[7:4] = rsrc1 IW[3:0] = rsrc0</pre>	
Mnemonic	Operation Code	Functionality (if "cc" evaluates to '1'/TRUE)
ST_REG	0x01	<pre>word = rsrcl.data[12:0] &lt;&lt; 16   rsrcl.size[12:0] SetMemBuffData (r15.data+rsrc0, word, 32-1);</pre>



Instruction Format	<pre>Mnemonic (rsrc1, rsrc0) or COND_Mnemonic (cc, rsrc1, rsrc0) rsrc0: register operand rsrc1: register operand cc: condition code</pre>	
Encoding	<pre>IW[31:24] = "operation code" IW[23:20] = cc IW[7:4] = rsrc1 IW[3:0] = rsrc0</pre>	
Mnemonic	Operation Code	Functionality (if "cc" evaluates to '1'/TRUE)
SWAP_REG	0x03	data = rsrcl.data; size = rsrcl.size; rsrcl.data = rsrc0.data; rsrcl.size = rsrc0.size; rsrc0.data = data; rsrc0.size = size;

#### Table 12-35. Instructions with Register Operand Only, Category III

Table 12-36. Instructions with Register Operand Only, Category IV

Instruction Format	Mnemonic () or COND_Mnemonic (cc) cc: condition code	
Encoding	<pre>IW[31:24] = "operation code" IW[23:20] = cc</pre>	
Mnemonic	Operation Code	Functionality (if "cc" evaluates to '1'/TRUE)
PUSH_REG	0x10	<pre>r15.data -= 15; // r15: stack pointer word = r0.data[12:0] &lt;&lt; 16   r0.size[12:0]; Mem- Buff[r15.data+0] = word; word = r1.data[12:0] &lt;&lt; 16   r1.size[12:0]; Mem- Buff[r15.data+1] = word; word = r14.data[12:0] &lt;&lt; 16   r14.size[12:0]; Mem- Buff[r15.data+14] = word;</pre>
POP_REG	0x11	<pre>word = GetMemData (r15.data+0, 32-1); r0.data = word &gt;&gt; 16; r0.size = word; word = MemBuff[r15.data+1]; r1.data[12:0] = word &gt;&gt; 16; r1.size[12:0] = word;  word = MemBuff[r15.data+14]; r14.data[12:0] = word &gt;&gt; 16; r14.size[12:0] = word; r15.data += 15;</pre>



Instruction Format	<pre>Mnemonic (rdst, rsrc1, rsrc0) or COND_Mnemonic (cc, rdst, rsrc1, rsrc0) rdst: register operand rsrc1: register operand rsrc0: register operand cc: condition code</pre>	
Encoding	<pre>IW[31:24] = "operation code" IW[23:20] = cc IW[15:12] = rdst IW[7:4] = rsrc1 IW[3:0] = rsrc0</pre>	
Mnemonic	Operation Code Functionality (if "cc" evaluates to '1'/TRUE)	
ADD_REG	<b>0x06</b> rdst.data[12:0] = rsrcl.data[12:0] + rsrc0.data[12:0];	
SUB_REG	0x07 rdst.data[12:0] = rsrc1.data[12:0] - rsrc0.data[12:0];	
OR_REG	<b>0x08</b> rdst.data[12:0] = rsrc1.data[12:0]   rsrc0.data[12:0];	
AND_REG	0x09	rdst.data[12:0] = rsrc1.data[12:0] & rsrc0.data[12:0];
XOR_REG	<b>0x0a</b> rdst.data[12:0] = rsrc1.data[12:0] ^ rsrc0.data[12:0];	
NOR_REG	<b>0x0b</b> rdst.data[12:0] = ~(rsrc1.data[12:0]   rsrc0.data[12:0]);	
NAND_REG	<b>0x0c</b> rdst.data[12:0] = ~(rsrc1.data[12:0] & rsrc0.data[12:0]);	
MIN_REG	0x0d rdst.data[12:0] = Minimum (rsrcl.data[12:0], rsrc0.data[12:0]);	
MAX_REG	0x0e	rdst.data[12:0] = Maximum (rsrc1.data[12:0], rsrc0.data[12:0]);

#### Table 12-37. Instructions with Register Operand Only, Category V

#### Table 12-38. MOV\_REG\_TO\_STATUS

Instruction Format	Mnemonic (rsrc) or COND_Mnemonic (cc, rsrc) rsrc: register operand cc: condition code	
Encoding	<pre>IW[31:24] = "operation code" IW[23:20] = cc IW[3:0] = rsrc</pre>	
Mnemonic	Operation Code Functionality (if "cc" evaluates to '1'/TRUE)	
MOV_REG_TO_STATUS	0x04	<pre>STATUS.CARRY = rsrc.data[0]; STATUS.EVEN = rsrc.data[1]; STATUS.ZERO = rsrc.data[2]; STATUS.ONE = rsrc.data[3];</pre>

# Table 12-39. MOV\_STATUS\_TO\_REG

Instruction Format	Mnemonic (rdst) or COND_Mnemonic (cc, rdst) rdst: register operand cc: condition code	
Encoding	<pre>IW[31:24] = "operation code" IW[23:20] = cc IW[15:12] = rdst</pre>	
Mnemonic	Operation Code	Functionality (if "cc" evaluates to '1'/TRUE)
MOV_STATUS_TO_REG	0x05	<pre>rdst.data= 0; rdst.data[0] = STATUS.CARRY; rdst.data[1] = STATUS.EVEN; rdst.data[2] = STATUS.ZERO; rdst.data[3] = STATUS.ONE;</pre>



Instruction Format	Mnemonic (imm4) or COND_Mnemonic (cc, imm4) imm4: immediate value cc: condition code	
Encoding	<pre>IW[31:24] = "operation code" IW[23:20] = cc IW[3:0] = imm4</pre>	
Mnemonic	Operation Code	Functionality (if "cc" evaluates to '1'/TRUE)
MOV_IMM_TO_STATUS	0x01	<pre>STATUS.CARRY = imm[0]; STATUS.EVEN = imm[1]; STATUS.ZERO = imm[2]; STATUS.ONE = imm[3];</pre>

#### Table 12-40. MOV\_IMM\_TO\_STATUS

#### Table 12-41. Instructions with Mixed Operands, Category I

Instruction Format	<pre>Mnemonic (rdst, rsrc1, rsrc0) or COND_Mnemonic (cc, rdst, rsrc1, rsrc0) rdst: memory buffer operand rsrc1: memory buffer operand rsrc0: register operand cc: condition code</pre>	
Encoding	<pre>IW[31:24] = "operation code" IW[23:20] = cc IW[15:12] = rdst IW[7:4] = rsrc1 IW[3:0] = rsrc0</pre>	
Shared Functionality	<pre>STATUS.EVEN = (dst_data[0] == 0) STATUS.ZERO = (dst_data[instr_size:0] == 0) STATUS.ONE = (dst_data[instr_size:0] == 1)</pre>	
Mnemonic	Operation Code Functionality (if "cc" evaluates to '1'/TRUE)	
LSL	0x20	<pre>src1_data = GetMemData (rsrc1.data, rsrc1.size); src1_data = SizeAdjust (src1_data, rdst.size); dst_data = src1_data &lt;&lt; rsrc0.data[12:0]; if (rsrc0.data[12:0] != 0) STATUS.CARRY = dst data[rdst.size +1]; else STATUS.CARRY = 0 SetMemBuffData (rdst.data, dst_data, rdst.size);</pre>
LSR	0x23	<pre>src1_data = GetMemData (rsrc1.data, rsrc1.size); dst_data = src1_data &gt;&gt; rsrc0.data[12:0]; if (rsrc0.data[12:0] != 0) STATUS.CARRY = dst_data[-1]; else STATUS.CARRY = 0; SetMemBuffData (rdst.data, dst_data, rdst.size);</pre>



Instruction Format	Mnemonic (rdst, rsrc) or COND_Mnemonic (cc, rdst, rsrc) rdst: memory buffer operand rsrc: memory buffer operand cc: condition code	
Encoding	<pre>IW[31:24] = "operation code" IW[23:20] = cc IW[15:12] = rdst IW[7:4] = rsrc</pre>	
Shared Functionality	<pre>STATUS.EVEN = (dst_data[0] == 0) STATUS.ZERO = (dst_data[instr_size:0] == 0) STATUS.ONE = (dst_data[instr_size:0] == 1)</pre>	
Mnemonic	Operation Code	Functionality (if "cc" evaluates to '1'/TRUE)
LSL1	0x21	<pre>src_data = GetMemData (rsrc.data, rsrc.size); src_data = SizeAdjust (src_data, rdst.size); dst_data = (src_data &lt;&lt; 1); STATUS.CARRY = dst_data[rdst.size +1]; SetMemBuffData (rdst.data, dst_data, rdst.size);</pre>
LSL1_WITH_CARRY	0x22	<pre>src_data = GetMemData (rsrc.data, rsrc.size); src_data = SizeAdjust (src_data, rdst.size); dst_data = (src_data &lt;&lt; 1)   STATUS.CARRY; STATUS.CARRY = dst_data[rdst.size +1]; SetMemBuffData (rdst.data, dst_data, rdst.size);</pre>
LSR1	0x24	<pre>src_data = GetMemData (rsrc.data, rsrc.size); dst_data = src_data &gt;&gt; 1; STATUS.CARRY = dst_data[-1]; SetMemBuffData (rdst.data, dst_data, rdst.size);</pre>
LSR1_WITH_CARRY	0x25	<pre>src_data = GetMemData (rsrc.data, rsrc.size); dst_data = src_data &gt;&gt; 1; dst_data[rdst.size] = STA- TUS.CARRY; STATUS.CARRY = dst_data[-1]; SetMemBuffData (rdst.data, dst_data, rdst.size);</pre>

#### Table 12-42. Instructions with Mixed Operands, Category II

Table 12-43. Instructions with Mixed Operands, Category III

Instruction Format	Mnemonic (rdst, rsrc) or COND_Mnemonic (cc, rdst, rsrc) rdst: memory buffer operand rsrc: register operand cc: condition code	
Encoding	<pre>IW[31:24] = "operation code" IW[23:20] = cc IW[15:12] = rdst IW[3:0] = rsrc</pre>	
Mnemonic	Operation Code Functionality (if "cc" evaluates to '1'/TRUE)	
SET_BIT	0x28	dst_data = GetMemData (rdst.data, rdst.size); dst_data[rsrc.data[12:0]] = 1; SetMemBuffData (rdst.data, dst_data, rdst.size);
CLR_BIT	0x29	dst_data = GetMemData (rdst.data, rdst.size); dst_data[rsrc.data[12:0]] = 0; SetMemBuffData (rdst.data, dst_data, rdst.size);
INV_BIT	0x2a	dst_data = GetMemData (rdst.data, rdst.size); dst_data[rsrc.data[12:0]] = !dst_data[rsrc.data[12:0]]; SetMemBuffData (rdst.data, dst_data, rdst.size);



Instruction Format	<pre>Mnemonic (rdst, rsrc1, rsrc0) or COND_Mnemonic (cc, rdst, rsrc1, rsrc0) rdst: register operand rsrc1: memory buffer operand rsrc0: register operand cc: condition code</pre>	
Encoding	<pre>IW[31:24] = "operation code" IW[23:20] = cc IW[15:12] = rdst IW[7:4] = rsrc1 IW[3:0] = rsrc0</pre>	
Mnemonic	Operation Code	Functionality (if "cc" evaluates to '1'/TRUE)
GET_BIT	0x2b	<pre>srcl_data = GetMemData (rsrcl.data, rsrcl.size); srcl_bit = srcl_data[rsrc0.data[12:0]]; rdst.data = src1_bit; STATUS.CARRY = src1_bit;</pre>

#### Table 12-44. Instructions with Mixed Operands, Category IV

Table 12-45. Instructions with Mixed Operands, Category V	Table 12-45.	Instructions with	Mixed Operands,	Category V
---	--------------	-------------------	-----------------	------------

Instruction Format	<pre>Mnemonic (rdst, rsrc1, rsrc0) or COND_Mnemonic (cc, rdst, rsrc1, rsrc0) rdst: register operand rsrc1: memory buffer operand rsrc0: memory buffer operand cc: condition code</pre>	
Encoding	<pre>IW[31:24] = "operation code" IW[23:20] = cc IW[15:12] = rdst IW[7:4] = rsrc1 IW[3:0] = rsrc0</pre>	
Shared Functionality	<pre>STATUS.ZERO = (src0_data[instr_size:0] == src1_data[instr_size:0]) Note that for 8192-bit operands, two equal operands result in rdst.data[12:0] = "0". The ZERO cause field can be used to identify this situation.</pre>	
Mnemonic	Operation Code	Functionality (if "cc" evaluates to '1'/TRUE)
CLSAME	0x26	<pre>instr_size = Maximum (rsrcl.size, rsrc0.size); src0_data = GetMemData (rsrc0.data, rsrc0.size); src0_data = SizeAdjust (src0_data, instr_size); src1_data = GetMemData (rsrc1.data, rsrc1.size); src1_data = SizeAdjust (src1_data, instr_size); temp_data = src1_data ^ src0_data; for (idx = instr_size-1; idx &gt;= 0; idx) { if (temp_data[idx] == 1) break; } rdst.data[12:0] = instr_size - idx - 1;</pre>
CTSAME	0x27	<pre>instr_size = Maximum (rsrcl.size, rsrc0.size); src0_data = GetMemData (rsrc0.data, rsrc0.size); src0_data = SizeAdjust (src0_data, instr_size); src1_data = GetMemData (rsrc1.data, rsrc1.size); src1_data = SizeAdjust (src1_data, instr_size); temp_data = src1_data ^ src0_data; for (idx = 0; idx &lt; instr_size; idx++) { if (temp_data[idx] == 1) break; } rdst.data[12:0] = idx;</pre>



Instruction Format	Mnemonic (rdst) or COND_Mnemonic (cc, rdst) rdst: memory buffer operand cc: condition code	
Encoding	<pre>IW[31:24] = "operation code" IW[23:20] = cc IW[15:12] = rdst</pre>	
Shared Functionality	<pre>STATUS.EVEN = (dst_data[0] == 0) STATUS.ZERO = (dst_data[instr_size:0] == 0) STATUS.ONE = (dst_data[instr_size:0] == 1)</pre>	
Mnemonic	Operation Code Functionality (if "cc" evaluates to '1'/TRUE)	
SET_TO_ZERO	0x34	instr_size = rdst.size; dst_data = 0; SetMemBuffData (rdst.data, dst_data, instr_size);
SET_TO_ONE	0x35	instr_size = rdst.size; dst_data = 1; SetMemBuffData (rdst.data, dst_data, instr_size);

#### Table 12-46. Instructions with Memory Operands, Category I

Table 12-47. Instructions with Memory Operands, Category II

Instruction Format	Mnemonic (rdst, rsrc) or COND_Mnemonic (cc, rdst, rsrc) rdst: memory buffer operand rsrc: memory buffer operand cc: condition code	
Encoding	<pre>IW[31:24] = "operation code" IW[23:20] = cc IW[15:12] = rdst IW[3:0] = rsrc</pre>	
Shared Functionality	<pre>STATUS.EVEN = (dst_data[0] == 0) STATUS.ZERO = (dst_data[instr_size:0] == 0) STATUS.ONE = (dst_data[instr_size:0] == 1)</pre>	
Mnemonic	Operation Code	Functionality (if "cc" evaluates to '1'/TRUE)
MOV	0x30	<pre>instr_size = rdst.size; src_data = GetMemData (rsrc.data, rsrc.size); src_data = SizeAdjust (src_data, instr_size); dst_data = src_data; SetMemBuffData (rdst.data, dst_data, instr_size);</pre>
XSQUARE	0x31	<pre>instr_size = rdst.size; src_data = GetMemData (rsrc.data, rsrc.size); src_data = SizeAdjust (src_data, instr_size); dst_data = PolynomialMultiplication (src_data, src_data); SetMemBuffData (rdst.data, dst_data, instr_size); Note: The source and destination memory operands must not overlap.</pre>
USQUARE	0x2f	<pre>instr_size = rdst.size; src_data = GetMemData (rsrc.data, rsrc.size); src_data = SizeAdjust (src_data, instr_size); dst_data = src_data * src_data; SetMemBuffData (rdst.data, dst_data, instr_size); Note: The source and destination memory operands must not overlap.</pre>



Instruction Format	Mnemonic (rsrc1, rsrc0) or COND_Mnemonic (cc, rsrc1, rsrc0) rsrc1: memory buffer operand rsrc0: memory buffer operand cc: condition code					
Encoding	<pre>IW[31:24] = "operation IW[23:20] = cc IW[7:4] = rsrc1 IW[3:0] = rsrc0</pre>	W[7:4] = rsrcl				
Mnemonic	Operation Code	Functionality (if "cc" evaluates to '1'/TRUE)				
CMP_SUB	0x3d	<pre>instr_size = Maximum (rsrcl.size, rsrc0.size); src0_data = GetMemData (rsrc0.data, rsrc0.size); src0_data = SizeAdjust (src0_data, instr_size); src1_data = GetMemData (rsrc1.data, rsrc1.size); src1_data = SizeAdjust (src1_data, instr_size); dst_data = src1_data - src0_data; STATUS.CARRY = (src1_data &gt;= src0_data); STATUS.EVEN = (dst_data[0] == 0) STATUS.ZERO = (dst_data[instr_size:0] == 0) STATUS.ONE = (dst_data[instr_size:0] == 1)</pre>				
CMP_DEGREE	0x3e	<pre>instr_size = Maximum (rsrcl.size, rsrc0.size); src0_data = GetMemData (rsrc0.data, rsrc0.size); src0_data = SizeAdjust (src0_data, instr_size); src1_data = GetMemData (rsrc1.data, rsrc1.size); src1_data = SizeAdjust (src1_data, instr_size); STATUS.CARRY = PolynomialDegree (src1_data) &gt;= Polynomi- alDegree (src0_data); STATUS.ZERO = PolynomialDegree (src1_data) == Polynomial- Degree (src0_data);</pre>				

#### Table 12-48. Instructions with Memory Operands, Category III

#### Table 12-49. Instructions with Memory Operands, Category IV

Instruction Format		Inemonic (rsrc) or COND_Mnemonic (cc, rsrc) rsrc: memory buffer operand rc: condition code				
Encoding	<pre>IW[31:24] = "operation IW[23:20] = cc IW[3:0] = rsrc</pre>					
Mnemonic	Operation Code Functionality (if "cc" evaluates to '1'/TRUE)					
TST	0x3f	<pre>instr_size = rsrc.size; src_data = GetMemData (rsrc.data, rsrc.size); dst_data = src_data; STATUS.CARRY = 0; // always set to `0'!!! STATUS.EVEN = (dst_data[0] == 0) STATUS.ZERO = (dst_data[instr_size:0] == 0) STATUS.ONE = (dst_data[instr_size:0] == 1)</pre>				



Instruction Format	<pre>Mnemonic (rdst, rsrc1, rsrc0) or COND_Mnemonic (cc, rdst, rsrc1, rsrc0) rdst: memory buffer operand rsrc1: memory buffer operand rsrc0: memory buffer operand cc: condition code</pre>						
Encoding	<pre>IW[31:24] = "operatic IW[23:20] = cc IW[15:12] = rdst IW[7:4] = rsrc1 IW[3:0] = rsrc0</pre>	IW[15:12] = rdst IW[7:4] = rsrc1					
Shared Functionality		<pre>tta[0] == 0) tta[instr_size:0] == 0) ta[instr_size:0] == 1)</pre>					
Mnemonic	Operation Code	Functionality (if "cc" evaluates to '1'/TRUE)					
XMUL	0x32	<pre>instr_size = rdst.size; src0_data = GetMemData (rsrc0.data, rsrc0.size); src0_data = SizeAdjust (src0_data, instr_size); src1_data = GetMemData (rsrc1.data, rsrc1.size); src1_data = SizeAdjust (src1_data, instr_size); dst_data = PolynomialMultiplication (src1_data, src0 data); SetMemBuffData (rdst.data, dst_data, instr_size); Note: The source and destination memory operands must not overlap. When one of the operands is 32 or less bits in size, performance is best wh rsrc0 is used for this operand.</pre>					
UMUL	0x33	<pre>instr_size = rdst.size; src0_data = GetMemData (rsrc0.data, rsrc0.size); src0_data = SizeAdjust (src0_data, instr_size); src1_data = GetMemData (rsrc1.data, rsrc1.size); src1_data = SizeAdjust (src1_data, instr_size); dst_data = src1_data * src0_data; SetMemBuffData (rdst.data, dst_data, instr_size); Note: The source and destination memory operands must not overlap. When one of the operands is 32 or less bits in size, performance is best when rsrc0 is used for this operand.</pre>					
ADD	0x36	<pre>instr_size = rdst.size; src0_data = GetMemData (rsrc0.data, rsrc0.size); src0_data = SizeAdjust (src0_data, instr_size); src1_data = GetMemData (rsrc1.data, rsrc1.size); src1_data = SizeAdjust (src1_data, instr_size); dst_data = src1_data + src0_data; STATUS.CARRY = (dst_data &gt;= (1 &lt;&lt; instr_size)); SetMemBuffData (rdst.data, dst_data, instr_size);</pre>					

## Table 12-50. Instructions with Memory Operands, Category V



Instruction Format	<pre>Mnemonic (rdst, rsrc1, rsrc0) or COND_Mnemonic (cc, rdst, rsrc1, rsrc0) rdst: memory buffer operand rsrc1: memory buffer operand rsrc0: memory buffer operand cc: condition code</pre>					
SUB	0x37	<pre>instr_size = rdst.size; src0_data = GetMemData (rsrc0.data, rsrc0.size); src0_data = SizeAdjust (src0_data, instr_size); src1_data = GetMemData (rsrc1.data, rsrc1.size); src1_data = SizeAdjust (src1_data, instr_size); dst_data = src1_data - src0_data; STATUS.CARRY = (src1_data &gt;= src0_data); SetMemBuffData (rdst.data, dst_data, instr_size);</pre>				
ADD_WITH_CARRY	0x14	<pre>instr_size = rdst.size; src0_data = GetMemData (rsrc0.data, rsrc0.size); src0_data = SizeAdjust (src0_data, instr_size); src1_data = GetMemData (rsrc1.data, rsrc1.size); src1_data = SizeAdjust (src1_data, instr_size); dst_data = src1_data + src0_data + STATUS.CARRY; STATUS.CARRY = (dst_data &gt;= (1 &lt;&lt; instr_size)); SetMemBuffData (rdst.data, dst_data, instr_size);</pre>				
SUB_WITH_CARRY	0x15	<pre>instr_size = rdst.size; src0_data = GetMemData (rsrc0.data, rsrc0.size); src0_data = SizeAdjust (src0_data, instr_size); src1_data = GetMemData (rsrc1.data, rsrc1.size); src1_data = SizeAdjust (src1_data, instr_size); dst_data = src1_data - src0_data - !STATUS.CARRY; STATUS.CARRY = (src1_data &gt;= src0_data); SetMemBuffData (rdst.data, dst_data, instr_size);</pre>				
OR, AND, XOR, NOR, NAND	0x38, 0x39, 0x3a, 0x3b, 0x3c	<pre>instr_size = rdst.size; src0_data = GetMemData (rsrc0.data, rsrc0.size); src0_data = SizeAdjust (src0_data, instr_size); src1_data = GetMemData (rsrc1.data, rsrc1.size); src1_data = SizeAdjust (src1_data, instr_size); OR: dst_data = src1_data   src0_data; AND: dst_data = src1_data &amp; src0_data; XOR: dst_data = src1_data ^ src0_data; NOR: dst_data = ~(src1_data   src0_data); NAND: dst_data = ~(src1_data &amp; src0_data); SetMemBuffData (rdst.data, dst_data, instr_size);</pre>				

#### Table 12-50. Instructions with Memory Operands, Category V



Instruction Format						
Encoding	<pre>LW[31:24] = "operation code" LW[23:20] = cc LW[19:16] = rdst LW[12:0] = imm13</pre>					
Mnemonic	Operation Code Functionality (if "cc" evaluates to '1'/TRUE)					
SET_BIT_IMM	0x2c	dst_data = GetMemData (rdst.data, rdst.size); dst_data[imm13] = 1; SetMemBuffData (rdst.data, dst_data, rdst.size);				
CLR_BIT_IMM	0x2d	dst_data = GetMemData (rdst.data, rdst.size); dst_data[imm13] = 0; SetMemBuffData (rdst.data, dst_data, rdst.size);				
INV_BIT_IMM	0x2e	dst_data = GetMemData (rdst.data, rdst.size); dst_data[imm13] = !dst_data[imm13]; SetMemBuffData (rdst.data, dst_data, rdst.size);				

#### Table 12-51. Instructions with Memory Operands, Category VI

# 13. Program and Debug Interface



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The PSoC 6 MCU Program and Debug interface provides a communication gateway for an external device to perform programming or debugging. The external device can be a Cypress-supplied programmer and debugger, or a third-party device that supports programming and debugging. The serial wire debug (SWD) or the JTAG interface can be used as the communication protocol between the external device and PSoC 6 MCUs.

# 13.1 Features

- Supports programming and debugging through the JTAG or SWD interface.
- CM4 supports 4-bit ETM tracing, serial wire viewer (SWV), and printf() style debugging through the single-wire output (SWO) pin. CM0+ supports Micro Trace Buffer (MTB) with 4 KB dedicated RAM.
- Supports Cross Triggering Interface (CTI) and Cross Triggering Matrix (CTM).
- CM0+ supports four hardware breakpoints and two watchpoints. CM4 supports six hardware breakpoints and four watchpoints.
- Provides read and write access to all memory and registers in the system while debugging, including the Cortex-M4 and Cortex-M0+ register banks when the core is running or halted.

# 13.2 Architecture

Figure 13-1 shows the block diagram of the program and debug interface in the PSoC 6 MCU. The debug and access port (DAP) acts as the program and debug interface. The external programmer or debugger, also known as the "host", communicates with the DAP of the PSoC 6 MCU "target" using either the SWD or JTAG interface. The debug physical port pins communicate with the DAP through the high-speed I/O matrix (HSIOM). See the I/O System chapter on page 214 for details on HSIOM.

The debug infrastructure is organized in the following four groups:

- DAP (provides pin interfaces through which the debug host can connect to the chip)
- Cortex-M0+ core debug components
- Cortex-M4 core debug components
- Other debug infrastructure (includes the CM4 tracing, the CTM, and the System ROM table)






Figure 13-1. Program and Debug Interface

The DAP communicates with the Cortex-M0+ CPU using the Arm-specified advanced high-performance bus (AHB) interface. AHB is the systems interconnect protocol used inside the device, which facilitates memory and peripheral register access by the AHB master. The PSoC 6 MCU has six AHB masters – Arm CM4 CPU core, Arm CM0 CPU core, Datawire0, Datawire1, Crypto, and DAP. The external host can effectively take control of the entire device through the DAP to perform programming and debugging operations.

The following are the various debug and trace components:

- Debug components
  - □ JTAG and SWD for debug control and access
- Trace source components
  - □ Micro trace buffer (MTB-M0+) for tracing Cortex-M0+ program execution
  - □ Embedded trace macrocell (ETM-M4) for tracing Cortex-M4 program execution
- Trace sink components
  - Trace port interface unit (TPIU) to drive the trace information out of the chip to an external trace port analyzer
- Cross-triggering components
  - Cross-trigger interface (CTI)
  - Cross-trigger matrix (CTM)
- ROM tables



# 13.2.1 Debug Access Port (DAP)

The DAP consists of a combined SWD/JTAG interface (SWJ) that also includes the SWD listener. The SWD listener decides whether the JTAG interface (default) or SWD interface is active. Note that JTAG and SWD are mutually exclusive because they share pins.

The debug port (DP) connects to the DAP bus, which in turn connects to one of three Access Ports (AP), namely:

- The CM0-AP, which connects directly to the AHB debug slave port (SLV) of the CM0+ and gives access to the CM0+ internal debug components. This also allows access to the rest of the system through the CM0+ AHB master interface. This provides the debug host the same view as an application running on the CM0+. This includes access to the MMIO of other debug components of the Cortex M0+ subsystem. These debug components can also be accessed by the CM0+ CPU, but cannot be reached through the other APs or by the CM4 core.
- The CM4-AP located inside the CM4 gives access to the CM4 internal debug components. The CM4-AP also allows access to the rest of the system through the CM4 AHB master interfaces. This provides the debug host the same view as an application running on the CM4 core. Additionally, the CM4-AP provides access to the debug components in the CM4 core through the External Peripheral Bus (EPB). These debug components can also be accessed by the CM4 CPU, but cannot be reached through the other APs or by the CM0+ core.
- The System-AP, which through an AHB mux gives access to the rest of the system. This allows access to the System ROM table, which cannot be reached any other way. The System ROM table provides the chip ID but is otherwise empty.

# 13.2.1.1 DAP Security

For security reasons all three APs each can be independently disabled. Each AP disable is controlled by two MMIO bits. One bit, CPUSS\_AP\_CTL.xxx\_DISABLE (where xxx can be CM0 or CM4 or SYS), can be set during boot, before the debugger can connect, based on eFuse settings. After this bit is set it cannot be cleared.

The second bit, CPUSS\_AP\_CTL.xxx\_ENABLE, is a regular read/write bit. This bit also resets to zero and is set to '1' by either the ROM boot code or the flash boot code depending on the life-cycle stage. This feature can be used to block debug access during normal operation, but re-enable some debug access after a successful authentication.

In addition to the above, the System AP is also protected by an MPU. This can be used to give the debugger limited access to the rest of the system. Allow access to the System ROM table for chip identification. If debug access is restored after successful authentication, this MPU must be configured to allow authentication requests. **Note:** The debug slave interfaces of both the CPUs bypass the internal CPU MPU.

## 13.2.1.2 DAP Power Domain

Almost all the debug components are part of the Active power domain. The only exception is the SWD/JTAG-DP, which is part of the Deep Sleep power domain. This allows the debug host to connect during Deep Sleep, while the application is 'running' or powered down. This enables infield debugging for low-power applications in which the chip is mostly in Deep Sleep.

After the debugger is connected to the chip, it must bring the chip to the Active state before any operation. For this, the SWD/JTAG-DP has a register (DP\_CTL\_STAT) with two power request bits. The two bits are CDBGPWRUPREQ and CSYSPWRUPREQ, which request for debug power and system power, respectively. These bits must remain set for the duration of the debug session.

Note that only the two SWD pins (SWCLKTCK and SWDIOTMS) are operational during the Deep Sleep mode – the JTAG pins are operational only in Active mode. The JTAG debug and JTAG boundary scan are not available when the system is in Deep Sleep mode. JTAG functionality is available only after a chip power-on-reset.

# 13.2.2 ROM Tables

The ROM tables are organized in a tree hierarchy. Each AP has a register that contains a 32-bit address pointer to the base of the root ROM table for that AP. For PSoC 6 MCUs, there are three such root ROM tables.

Each ROM table contains 32-bit entries with an address pointer that either points to the base of the next level ROM table. Each ROM table also contains a set of ID registers that hold JEDEC compliant identifiers to identify the manufacturer, part number, and major and minor revision numbers. For all ROM tables in PSoC 6 MCUs, these IDs are the same. Each ROM table and CoreSight compliant component also contains component identification registers.

# 13.2.3 Trace

The micro trace buffer (MTB-M0+) component captures the program execution flow from Cortex-M0+ CPU and stores it in a local SRAM memory. This information can be read by an external debug tool through JTAG/SWD interface to construct the program execution flow.

The embedded trace macro (ETM) component connected to Cortex-M4 captures the program execution flow from Cortex-M4 CPU and generates trace output on its advanced trace bus (ATB) interface. The instrumentation trace macrocell (ITM), which is inside Cortex-M4, also generates trace output on its ATB interface. These two ATB interfaces (from ETM-M4 and ITM) are connected a trace port interface unit (TPIU).



The TPIU drives the external pins of a trace port (through IOSS interface), so that the trace can be captured by an external trace port analyzer (TPA). For more details, refer to the *Arm Debug Interface Architecture Specification ADIv5.0* to ADIv5.2.

# 13.2.4 Embedded Cross Triggering

The Arm CoreSight includes Embedded Cross Triggering (ECT) to communicate events between debug components. These events are particularly useful with tracing and multicore platforms. For example trigger events can be used to:

- Start or stop both CPUs at (almost) the same time
- Start or stop instruction tracing based on trace buffer being full or not or based on other events

CoreSight uses two components to support ECT, namely a CTI and a CTM, both of which are used in PSoC 6 MCUs.

The CTI component interfaces with other debug components, sending triggers back and forth and synchronizing them as needed. The CTM connects several CTIs, thus allowing events to be communicated from one CTI to another.

The PSoC 6 MCU has three CTIs, one for each CPU and one for the trace components in the debug structure. These three CTIs are connected together through the CTM. The CM4 CTI is located in the fast clock domain and the other two CTIs and the CTM are all located in the same slowfrequency clock domain. For more details, refer to the Arm documentation.


# 13.3 Serial Wire Debug (SWD) Interface


The PSoC 6 MCU supports programming and debugging through the SWD interface. The SWD protocol is a packetbased serial transaction protocol. At the pin level, it uses a single bidirectional data signal (SWDIO) and a unidirectional clock signal (SWDCK). The host programmer always drives the clock line, whereas either the host or the target drives the data line. A complete data transfer (one SWD packet) requires 46 clocks and consists of three phases:

- Host Packet Request Phase The host issues a request to the PSoC 6 MCU target.
- Target Acknowledge Response Phase The PSoC 6 MCU target sends an acknowledgement to the host.
- Data Transfer Phase The host or target writes data to the bus, depending on the direction of the transfer.

When control of the SWDIO line passes from the host to the target, or vice versa, there is a turnaround period (Trn) where neither device drives the line and it floats in a high-impedance (Hi-Z) state. This period is either one-half or one and a half clock cycles, depending on the transition.

Figure 13-2 shows the timing diagrams of read and write SWD packets.







The sequence to transmit SWD read and write packets are as follows:

- 1. Host Packet Request Phase: SWDIO driven by the host
  - a. The start bit initiates a transfer; it is always logic 1.
  - b. The AP not DP (APnDP) bit determines whether the transfer is an AP access 1b or a DP access 0b.
  - c. The Read not Write bit (RnW) controls which direction the data transfer is in. 1b represents a 'read from' the target, or 0b for a 'write to' the target.
  - d. The Address bits (A[3:2]) are register select bits for AP or DP, depending on the APnDP bit value.
     Note: Address bits are transmitted with the LSb first.
  - e. The parity bit contains the parity of APnDP, RnW, and ADDR bits. It is an even parity bit; this means, when XORed with the other bits, the result will be 0.

If the parity bit is not correct, the header is ignored by the PSoC 6 MCU; there is no ACK response (ACK = 111b). The programming operation should be aborted and retried again by following a device reset.

- f. The stop bit is always logic 0.
- g. The park bit is always logic 1.
- 2. Target Acknowledge Response Phase: SWDIO driven by the target
  - a. The ACK[2:0] bits represent the target to host response, indicating failure or success, among other results. See Table 13-1 for definitions. Note: ACK bits are transmitted with the LSb first.
- 3. Data Transfer Phase: SWDIO driven by either target or host depending on direction
  - a. The data for read or write is written to the bus, LSb first.
  - b. The data parity bit indicates the parity of the data read or written. It is an even parity; this means when XORed with the data bits, the result will be 0.

If the parity bit indicates a data error, corrective action should be taken. For a read packet, if the host detects a parity error, it must abort the programming operation and restart. For a write packet, if the target detects a parity error, it generates a FAULT ACK response in the next packet.

According to the SWD protocol, the host can generate any number of SWDCK clock cycles between two packets with SWDIO low. Three or more dummy clock cycles should be generated between two SWD packets if the clock is not freerunning or to make the clock free-running in IDLE mode.

The SWD interface can be reset by clocking the SWDCK line for 50 or more cycles with SWDIO high. To return to the idle state, clock the SWDIO low once.

# 13.3.1 SWD Timing Details

The SWDIO line is written to and read at different times depending on the direction of communication. The host

drives the SWDIO line during the Host Packet Request phase and, if the host is writing data to the target, during the Data Transfer phase as well. When the host is driving the SWDIO line, each new bit is written by the host on falling SWDCK edges, and read by the target on rising SWDCK edges. The target drives the SWDIO line during the Target Acknowledge Response phase and, if the target is reading out data, during the Data Transfer phase as well. When the target is driving the SWDIO line, each new bit is written by the target on rising SWDCK edges, and read by the host on falling SWDCK edges.

Table 13-1 and Figure 13-2 illustrate the timing of SWDIO bit writes and reads.

SWD Packet Phase	SWDIO Edge			
SWD Packet Phase	Falling	Rising		
Host Packet Request	Lloot W/rito	Target Read		
Host Data Transfer	Host Write			
Target Ack Response	Host Read	Torgot Write		
Target Data Transfer		Target Write		

# 13.3.2 ACK Details

The acknowledge (ACK) bitfield is used to communicate the status of the previous transfer. OK ACK means that previous packet was successful. A WAIT response requires a data phase. For a FAULT status, the programming operation should be aborted immediately. Table 13-2 shows the ACK bit-field decoding details.

Table 13-2.	SWD Transfer ACK Respon	se Decoding
-------------	-------------------------	-------------

Response	ACK[2:0]
ОК	001b
WAIT	010b
FAULT	100b
NO ACK	111b

Details on WAIT and FAULT response behaviors are as follows:

- For a WAIT response, if the transaction is a read, the host should ignore the data read in the data phase. The target does not drive the line and the host must not check the parity bit as well.
- For a WAIT response, if the transaction is a write, the data phase is ignored by the PSoC 6 MCU. But, the host must still send the data to be written to complete the packet. The parity bit corresponding to the data should also be sent by the host.
- A WAIT response means that the PSoC 6 MCU is processing the previous transaction. The host can try for a maximum of four continuous WAIT responses to see whether an OK response is received. If it fails, then the



programming operation should be aborted and retried again.

 For a FAULT response, the programming operation should be aborted and retried again by doing a device reset.


# 13.3.3 Turnaround (Trn) Period Details

There is a turnaround period between the packet request and the ACK phases, as well as between the ACK and the data phases for host write transfers, as shown in Figure 13-2. According to the SWD protocol, the Trn period is used by both the host and target to change the drive modes on their respective SWDIO lines. During the first Trn period after the packet request, the target starts driving the ACK data on the SWDIO line on the rising edge of SWDCK. This action ensures that the host can read the ACK data on the next falling edge. Thus, the first Trn period lasts only one-half cycle. The second Trn period of the SWD packet is one and a half cycles. Neither the host nor the PSoC 6 MCU should drive the SWDIO line during the Trn period.

# 13.4 JTAG Interface


In response to higher pin densities on ICs, the Joint Test Action Group (JTAG) proposed a method to test circuit boards by controlling the pins on the ICs (and reading their values) via a separate test interface. The solution, later formalized as IEEE Standard 1149.1-2001, is based on the concept of a serial shift register routed across all of the pins of the IC - hence the name "boundary scan." The circuitry at each pin is supplemented with a multipurpose element called a boundary scan cell. In PSoC 6 MCUs, most GPIO port pins have a boundary scan cell associated with them (see the GPIO block diagrams in the I/O System chapter on page 214). The interface used to control the values in the boundary scan cells is called the Test Access Port (TAP) and is commonly known as the JTAG interface. It consists of three signals: Test Data In (TDI), Test Data Out (TDO), and Test Mode Select (TMS). Also included is a clock signal (TCK) that clocks the other signals. TDI, TMS, and TCK are all inputs to the device and TDO is the output from the device. This interface enables testing multiple ICs on a circuit board, in a daisy-chain fashion, as shown in Figure 13-3.

Figure 13-3. JTAG Interface to Multiple ICs on a Circuit Board



The JTAG interface architecture within each device is shown in Figure 13-4. Data at TDI is shifted in, through one of several available registers, and out to TDO.





#### Figure 13-4. JTAG Interface Architecture

The TMS signal controls a state machine in the TAP. The state machine controls which register (including the boundary scan path) is in the TDI-to-TDO shift path, as shown in Figure 13-5. The following terms apply:

- IR the instruction register
- DR one of the other registers (including the boundary scan path), as determined by the contents of the instruction register
- capture transfer the contents of a DR to a shift register, to be shifted out on TDO (read the DR)
- update transfer the contents of a shift register, shifted in from TDI, to a DR (write the DR)






Figure 13-5. TAP State Machine

The registers in the TAP are:

- Instruction Typically two to four bits wide, holds the current instruction that defines which data register is placed in the TDI-to-TDO shift path.
- Bypass one bit wide, directly connects TDI with TDO, causing the device to be bypassed for JTAG purposes.
- ID 32 bits wide, used to read the JTAG manufacturer/part number ID of the device.
- Boundary Scan Path (BSR) Width equals the number of I/O pins that have boundary scan cells, used to set or read the states of those I/O pins.

Other registers may be included in accordance with the device manufacturer specifications. The standard set of instructions (values that can be shifted into the instruction register), as specified in IEEE 1149, are:

- EXTEST Causes TDI and TDO to be connected to the BSR. The device is changed from its normal operating mode to a test mode. Then, the device's pin states can be sampled using the capture dr JTAG state, and new values can be applied to the pins of the device using the update dr state.
- SAMPLE Causes TDI and TDO to be connected to the BSR, but the device remains in its normal operating mode. During this instruction, the BSR can be read by the capture dr JTAG state to take a sample of the functional data entering and leaving the device.
- PRELOAD Causes TDI and TDO to be connected to the BSR, but the device is left in its normal operating mode. The instruction is used to preload test data into the BSR before loading an EXTEST instruction.

Optional, but commonly available, instructions are:

- IDCODE Causes TDI and TDO to be connected to an IDCODE register.
- INTEST Causes TDI and TDO to be connected to the BSR. While the EXTEST instruction allows access to the device pins, INTEST enables similar access to the corelogic signals of a device

For more information, see the IEEE Standard, available at www.ieee.org.



# 13.5 Programming the PSoC 6 MCU

The PSoC 6 MCU is programmed using the following sequence. Refer to the *PSoC 6 MCU Programming Specifications* for complete details on the programming algorithm, timing specifications, and hardware configuration required for programming.

- 1. Acquire the SWD port in the PSoC 6 MCU.
- 2. Enter the programming mode.
- 3. Execute the device programming routines such as Silicon ID Check, Flash Programming, Flash Verification, and Checksum Verification.

# 13.5.1 SWD Port Acquisition

## 13.5.1.1 SWD Port Acquire Sequence

The first step in device programming is for the host to acquire the target's SWD port. The host first performs a device reset by asserting the external reset (XRES) pin. After removing the XRES signal, the host must send an SWD connect sequence for the device within the acquire window to connect to the SWD interface in the DAP.

The debug access port must be reset using the standard Arm command. The DAP reset command consists of more than 49 SWDCK clock cycles with SWDIO asserted high. The transaction must be completed by sending at least one SWDCK clock cycle with SWDIO asserted low. This sequence synchronizes the programmer and the chip. Read\_DAP() refers to the read of the IDCODE register in the debug port. The sequence of line reset and IDCODE read should be repeated until an OK ACK is received for the IDCODE read or a timeout (2 ms) occurs. The SWD port is said to be in the acquired state if an OK ACK is received within the time window and the IDCODE read matches with that of the Cortex-M0+ DAP.

# 13.5.2 SWD Programming Mode Entry

After the SWD port is acquired, the host must enter the device programming mode within a specific time window. This is done by setting the TEST\_MODE bit (bit 31) in the test mode control register (MODE register). The debug port should also be configured before entering the device programming mode. Timing specifications and pseudo code for entering the programming mode are detailed in the *PSoC 6 MCU Programming Specifications* document.

# 13.5.3 SWD Programming Routine Executions

When the device is in programming mode, the external programmer can start sending the SWD packet sequence for performing programming operations such as flash erase, flash program, checksum verification, and so on. The programming routines are explained in the Nonvolatile Memory chapter on page 163. The exact sequence of calling the programming routines is given in the *PSoC 6 MCU Programming Specifications* document.



# 13.6 Registers

Table 13-3. List of Registers

Register Name	Description
CM0P_DWT	Cortex M0+ Data Watchpoint and Trace (DWT) registers
CM0P_BP	Cortex M0+ BreakPoint (BP) registers
CM0P_ROM	Cortex M0+ CPU Coresight ROM table
CM0P_CTI	Cortex M0+ Cross-Trigger Interface (CTI) registers
CM0P_MTB	Cortex M0+ Micro Trace Buffer (MTB) registers
CM4_ITM	Cortex M4 Instrumentation Trace Macrocell (ITM) registers
CM4_DWT	Cortex M4 Data Watchpoint and Trace (DWT) registers
CM4_FPB	Cortex M4 Flash Patch and Breakpoint (FPB) registers
CM4_SCS	Cortex M4 System Control Space (SCS) registers
CM4_ETM	Cortex M4 Embedded Trace Macrocell (ETM) registers
CM4_CTI	Cortex M4 Cross-Trigger Interface (CTI) registers
CM4_ROM	Cortex M4 CPU Coresight ROM table
TRC_TPIU	System Trace Coresight Trace Port Interface Unit (TPIU) registers

# 14. Nonvolatile Memory



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

Nonvolatile memory refers to the flash and SROM memory in the PSoC 6 MCU. This chapter explains the geometry and capability of the flash memory. It also lists the SROM API functions that are used to program the flash memory.

# 14.1 Flash Memory

The PSoC 6 flash offers high bulk program performance and supports ultra-low-power operation. Flash is typically used to store CPU instructions and data when the device power is off. Flash may be written, but the process is much slower and more restrictive than for SRAM.

# 14.1.1 Features

This section lists the features of PSoC 6 flash.

- 512-byte row size; minimum programmable unit
- Supports the Read While Write (RWW) feature with a sector size of 128KB
- 10-year retention
- Endurance of 100 k program cycles

## 14.1.2 Configuration

## 14.1.2.1 Block Diagram

Flash is part of the CPU subsystem. The Cortex-M4 and Cortex M0+, as well as other bus masters, can access flash via the AHB.






Figure 14-1. Block Diagram

# 14.1.3 Flash Geometry

The flash is divided into two regions: the application region and the supervisory flash region (SFlash). The flash has an Erase Disturb mechanism in which writes to rows affect the endurance of other rows in the same sector.


The SFlash region is used to store trim parameters, system configuration parameters, protection and security settings, boot code, and other Cypress proprietary information. Read access to this region is permitted, but program/erase access is limited. The application region is used to store code images or data.

Each region divides into sectors and pages. The sector is the largest division of the region and consists of a number of 512 byte rows.

Table 14-1.	Flash Geometry
-------------	----------------

Application Flash				SFlash						
Read Width         KB         Sectors         KB/Sector         Rows/ Sector         KB/Row				КВ	Sectors	KB/Sector	Rows/ Sector	KB/Row		
128	256	2	128	256	0.5	32	1	32	64	0.5

Figure 14-2. Flash Geometry Organization





# 14.1.4 Flash Controller

Access to the flash memory is enabled through the flash controller. The flash controller interfaces with the AHB-Lite bus and provides flash access for the CM0+, CM4, Crypto, DataWire, and debug. The flash controller generates a bus error if:

- A flash read access to a sector that is currently being programmed/erased
- A read access to a memory hole in the flash memory region. A memory hole is defined as a location that is not occupied by the application flash or SFlash. Note that the SFlash space can be non-powers of 2 for some flash macros

The flash controller also provides the registers which support configuration of flash accesses.

Table 14-2. Flash Controller Retention Registers

Register Name	Description	
FLASHC_FLASH_CTL	Flash controller control register	
FLASHC_FLASH_PWR_CTL	Flash enable control	
FLASHC_FLASH_CMD	Flash commands for cache/buffer invalidation	
FLASHC_CM0/CM4_STATUS	CM0/4 interface status	
FLASHC_CM0/CM4_CA_CTL	CM0/4 cache control	
FLASHC_*Peripheral*_BUFF_CTL	Buffer control register where *peripheral* may be Crypto, DMA, DWx (DataWire x = 0, 1), or EXT_MSx (External master; x = 0, 1)	

# 14.1.4.1 Wait State Count

FLASHC\_FLASH\_CTL supports configuration of flash wait cycles. If clk\_hf is greater than the maximum operating frequency of the flash memory, it is necessary to insert wait cycles when accessing the flash memory by setting the appropriate value in the FLASHC\_FLASH\_CTL.MAIN\_WS register. Set the wait cycles as follows.

HF Clock Frequency	FLASH_CTL.MAIN_WS[3:0]
clk_hf ≤ 33 MHz	0
33 < clk_hf ≤ 66 MHz	1
66 < clk_hf ≤ 99 MHz	2
99 < clk_hf ≤ 133 MHz	3
133 < clk_hf ≤ 150 MHz	4

# 14.1.4.2 Power Modes

FLASHC\_FLASH\_PWR\_CTL provides enable bits for the flash memory. Software can turn off all regions of the flash memory by setting the ENABLE and ENABLE\_HV fields to 0.

The wakeup time of flash memory is 10 µs. Software should wait at least 10 µs before reading from flash after it is re-enabled through the FLASHC\_FLASH\_PWR\_CTL register.

The flash controller provides functionality down to the Deep Sleep power mode. In the Deep Sleep power mode, the following flash controller information is retained:

- The retention MMIO registers (listed in Table 14-2)
- The cache data structure

Note that buffer information (in the AHB-Lite buffer interfaces and in the synchronization logic) is not retained. Losing buffer information after Deep Sleep transition has limited performance impact.

## 14.1.4.3 CPU Caches

The flash controller provides 8 kB caches for both the CM0+ and CM4 CPUs. Each cache is a four-way set associative with a least recently used (LRU) replacement scheme. Four-way set associativity means that each cache has four ways per set, with



each way containing a valid bit, tag, and data. The cache looks at all of the ways in a selected set, checking for validity and a matching tag. These caches can be enabled/disabled through the FLASHC\_CM0/4\_CA\_CTL.CA\_EN registers.

Register Bit Field and Bit Name		Description
CM0_CA_CTL[32:0]	CA_EN[31]	Cache enable: 0: Disabled 1: Enabled
CM4_CA_CTL[32:0]	CA_EN[31]	Cache enable: 0: Disabled 1: Enabled

The cache supports faster flash memory reads when enabled. On a read transfer "miss", however, a normal flash controller access will occur.

Cache Prefetch. The caches support pre-fetching through the CM0/4\_CA\_CTL.PREF\_EN register.

Table 14-3.	CM0/4 Cache	Control Prefetch	Enable Register	Values and Bit Field

Register	Bit Field and Bit Name	Description
		Prefetch enable:
CM0_CA_CTL[32:0]	PREF_EN[30]	0: Disabled
		1: Enabled
		Prefetch enable:
CM4_CA_CTL[32:0]	PREF_EN[30]	0: Disabled
		1: Enabled

If prefetch is enabled, a cache miss results in a 16 B refill for the missing data and a 16 B prefetch for the next sequential data. The prefetch data is stored in a temporary buffer and is only copied to the cache when a read transfer "misses" and requires that data.

# 14.1.5 Read While Write (RWW) Support

The PSoC 6 MCU supports read operations on one area while programming/erasing in another area. This is implemented to support firmware upgrades and parallel tasks in the dual-core system. The application flash contains two sectors, each 128KB in size. The SFlash is an additional sector apart from the main flash.

The RWW feature is available between sectors – you can read/execute from one sector while there is an ongoing write/erase operation in another sector. However, when the code execution/read is in the last 16 bytes of a given sector (say sector 0) and the flash write/erase operation is in the next sector (sector 1), an RWW violation may occur if prefetch is enabled. This is because prefetch will fetch the next 16 bytes of data, which is part of sector 1 while a write operation is underway in the same sector. This will result in a fault and should be considered during firmware design. Firmware can be designed to place dead code in the last 16 bytes of every sector making sure the last 16 bytes of a sector are never accessed or can disable prefetch during a flash write/erase operation.

# 14.2 Flash Memory Programming

## 14.2.1 Features

- SROM API library for flash management through system calls such as Program Row, Erase Flash, and Blow eFuse
- System calls can be performed using CM0+, CM4, or DAP

# 14.2.2 Architecture

Flash programming operations are implemented as system calls. System calls are executed out of SROM in Protection Context 0. System calls are executed inside CM0+ NMI. The system call interface makes use of IPC to initiate an NMI to CM0+.

System calls can be performed by CM0+, CM4, or DAP. Each of them have a reserved IPC structure (used as a mailbox) through which they can request CM0+ to perform a system call. Each one acquires the specific mailbox, writes the opcode and argument to the data field of the mailbox, and notifies a dedicated IPC interrupt structure. This results in an NMI interrupt in CM0+. The following diagram illustrates the system call interface using IPC.






Table 14-4. IPC Structure

Master	IPC Structure Resource Used
M0+	IPC_STRUCT0
M4	IPC_STRUCT1
DAP	IPC_STRUCT2
Access Point	IPC Structure Resource Used
CM0+ NMI interrupt	IPC_INTR_STRUCT0

The PSoC 6 MCU's IPC component carries only a single 32bit argument. This argument is either a pointer to SRAM or a formatted opcode or argument value that cannot be a valid SRAM address. The encoding used for DAP and the CM4 or CM0+ is slightly different.

**DAP.** If (opcode + argument) is less than or equal to 31 bits, store them in the data field and set the LSb of the data field as '1'. Upon completion of the call, a return value is passed in the IPC data register. For calls that need more argument data, the data field is a pointer to a structure in SRAM (aligned on a word boundary) that has the opcode and the argument. So it is a pointer if and only if the LSb is 0.

**CM4 or CM0+.** A pointer is always used to structure SRAM. Commands that are issued as a single word by DAP can still be issued by CM0+ or CM4, but use an SRAM structure instead.

The NMI interrupt handler for system calls works as follows.

- If the ROM boot process code is not initialized in the protection state (PROTECTION is still at its default/reset value UNKOWN), the NMI calls have no effect and the handler returns.
- A jump table is used to point to the code in ROM or flash. This jump table is located in ROM or flash (as configured in SFlash).

The IPC mechanism is used to return the result of the system call. Two factors must be considered.

- The result is to be passed in SRAM: CM0+ writes the result in SRAM and releases the IPC structure. The requester knows that the result is ready from the RELEASE interrupt.
- The result is scalar (≤ 32 bits) and there is no SRAM to pass the result: in this case, the CM0+ writes the result to the data field of the IPC structure and releases it. The requester can read the data when the IPC structure lock is released. The requester polls the IPC structure to know when it is released.

External programmers program the PSoC 6 MCU flash memory using the JTAG or SWD protocol by sending the commands to the DAP. The programming sequence for PSoC 6 MCUs with an external programmer is given in the *PSoC 6 MCU Programming Specifications*. Flash memory can also be programmed by the CM4/CM0+ CPU by accessing the IPC interface. This type of programming is typically used to update a portion of the flash memory as part of a bootload operation, or other application requirement, such as updating a lookup table stored in the flash memory. All write operations to flash memory, whether from the DAP or from the CPU, are done through the CM0+.

# 14.3 System Call Implementation

# 14.3.1 System Call via CM0+ or CM4

System calls can be made from the CM0+ or CM4 at any point during code execution. CM0+ or CM4 should acquire the IPC\_STRUCT reserved for them and provide arguments



in either of the methods described above and notify IPC interrupt 0 to trigger a system call.

# 14.3.2 System Call via DAP

If the device is acquired, then the boot ROM enters "busywait loop" and waits for commands issued by the DAP. For a detailed description on acquiring the device see the *PSoC* 6 *MCU Programming Specifications*.

# 14.3.3 Exiting from a System Call

When the API operation is complete, CM0+ will release the IPC structure that initiated the system call. If an interrupt is required upon release, the corresponding mask bit should be set in IPC\_INTR\_STRUCT\_INTR\_MASK.RELEASE[i]. The exit code must also restore the CM0+ protection context (PROT\_MPU\_MS\_CTL.PC) to the one that was backed up in PROT\_MPU\_MS\_CTL.PC\_SAVED.

# 14.3.4 SRAM Usage

2KB of SRAM [TOP\_OF\_SRAM – 2KB, TOP\_OF\_SRAM] is reserved for system calls and 1KB of SRAM [TOP\_OF\_SRAM – 3KB, TOP\_OF\_SRAM – 2KB] is used by SROM boot and should not be part of noinit RAM. TOP\_OF\_SRAM is the last address of SRAM.



#### **SROM API Library** 14.4

SROM has two categories of APIs:

- Flash management APIs These APIs provide the ability to program, erase, and test the flash macro.
- System management APIs These APIs provide the ability to perform system tasks such as checksum and blowing eFuse.

Table 14-5 shows a summary of the APIs.

		<b>-</b>	API	Access Allowed		
System Call	Opcode	Description	Category	Normal <sup>a</sup>	Secure	Dead
Cypress ID	0x00	Returns die ID, major/minor ID, and protection state	SYS	CM0+, CM4, DAP	CM0+, CM4, DAP	CM0+, CM4, DAP
Blow eFuse Bit	0x01	Blows the addressed eFuse bit	SYS	DAP	None	None
Read eFuse Byte	0x03	Reads addressed eFuse byte	SYS	CM0+, CM4, DAP	CM0+, CM4, DAP	None
Write Row	0x05	Pre-program, erase, and program the addressed flash row	FLS	CM0+, CM4, DAP	CM0+, CM4, DAP	CM0+, CM4, DAP
Program Row	0x06	Programs the addressed flash row	FLS	CM0+, CM4, DAP	CM0+, CM4, DAP	CM0+, CM4, DAP
Erase All	0x0A	Erases all flash	FLS	CM0+, CM4, DAP	None	DAP
Checksum	0x0B	Reads either the whole flash or a row of flash, and returns the sum of each byte read	FLS	CM0+, CM4, DAP	CM0+, CM4, DAP	CM0+, CM4, DAP
FmTransitionToLpUlp	0x0C	Configures flash macro as per desired low-power mode	SYS	CM0+, CM4, DAP	CM0+, CM4, DAP	CM0+, CM4, DAP
Compute Hash	0x0D	Computes the hash value of the mentioned flash region	SYS	CM0+, CM4, DAP	CM0+, CM4, DAP	CM0+, CM4, DAP
ConfigureRegionBulk	0x0E	Copies data from addressed source to addressed destination	SYS	None	None	None
DirectExecute	0x0F	Executes the code located at the provided address	SYS	DAP <sup>b</sup>	None	None
Erase Sector	0x14	Erases the addressed flash sector	FLS	CM0+, CM4, DAP	CM0+, CM4, DAP	CM0+, CM4, DAP
Soft Reset	0x1B	Provides system reset to either or both cores	SYS	CM0+, CM4, DAP	DAP <sup>c</sup>	CM0+, CM4
Erase Row	0x1C	Erases the addressed flash row	FLS	CM0+, CM4, DAP	CM0+, CM4, DAP	CM0+, CM4, DAP
Erase Subsector	0x1D	Erases the addressed flash subsector	FLS	CM0+, CM4, DAP	CM0+, CM4, DAP	CM0+, CM4, DAP
GenerateHash	0x1E	Generates the hash of the objects indicated by the table of contents	SYS	CM0+, CM4, DAP	None	None
ReadUniqueID	0x1F	Returns the unique ID of the die from SFlash	SYS	CM0+, CM4, DAP	CM0+, CM4, DAP	CM0+, CM4, DAP
CheckFactoryHash	0x27	Checks if FACTORY HASH is valid	SYS	CM0+, CM4, DAP	None	None
TransitionToRMA	0x28	Convert part to RMA life cycle	SYS	None	CM0+, CM4, DAP	None
ReadFuseByteMargin	0x2B	Marginally reads eFuse	SYS	CM0+, CM4, DAP	CM0+, CM4, DAP <sup>d</sup>	None
TransitionToSecure	0x2F	Blows required eFuses to transition to SECURE or SECURE_WITH_DEBUG	SYS	CM0+, CM4, DAP <sup>e</sup>	None	None

a. Refer to Device Security chapter on page 211.
b. Allowed only if SFLASH.DIRECT\_EXECUTE\_DISABLE = 0.

c. DAP has no access if secure eFuse is blown.

d. DAP has no access if secure eFuse is blown, but access is allowed in SECURE\_WITH\_DEBUG life cycle

e. Only allowed in the NORMAL\_PROVISIONED life-cycle stage.



# 14.5 System Calls

Table 14-5 lists all the system calls supported in PSoC 6 MCUs along with the function description and availability in device protection modes. See the Device Security chapter on page 211 for more information on the device protection settings. Note that some system calls cannot be called by the CM4, CM0+, or DAP as given in the table. The following sections provide detailed information on each system call.

# 14.5.1 Cypress ID

This function returns a 12-bit family ID, 16-bit silicon ID, 8-bit revision ID, and the current device protection mode. These values are returned to the IPC\_STRUCT\_DATA register if invoked with IPC\_STRUCT\_DATA[0] set to '1'. Parameters are passed through the IPC\_STRUCT\_DATA register.

Note that only 32 bits are available to store the return value in the IPC structure. Therefore, the API takes a parameter ID type based on which it will return family ID and revision ID if the ID type is set to '0', and silicon ID and protection state if the ID type is set to '1'.

Cypress IDs	Memory Location	Data
Family ID [7:0]	0xF0000FE0	Part Number [7:0]
Family ID [11:8]	0xF0000FE4	Part Number [3:0]
Major Revision	0xF0000FE8	Revision [7:4]
Minor Revision	0xF0000FEC	Rev and Minor Revision Field [7:4]
Silicon ID	SFlash	Silicon ID [15:0]
Protection state	ММЮ	Protection [3:0]

#### Parameters if DAP is Master

Address	Value to be Written	Description
IPC_STRUCT_DATA	Register	
Bits [31:24]	0x00 Silicon ID opcode.	
Bits [15:8]	0 - returns 0. Read family ID and revision ID from SFlash 1 - returns 16-bit silicon ID and protection state	ID type.
Bits [0]	0x1	Indicates that all the arguments are passed in DATA.

#### Parameters if CM0+/CM4 is Master

Address	Value to be Written	Description			
IPC_STRUCT_DATA I	IPC_STRUCT_DATA Register				
Bits [31:0] SRAM_SCRATCH_ADDR		SRAM address where the API parameters are stored. This must be a 32-bit aligned address.			
SRAM_SCRATCH Register					
Bits [31:24]	0x00	Silicon ID opcode.			
Bits[15:8]	0 - returns 12-bit family ID and revision ID 1 - returns 16-bit silicon ID and protection state	ID type.			
Bits[0]	0xXX	Not used (don't care).			



# Return if DAP Invoked the System Call

Address	Return Value	Description	
IPC_STRUCT_DATA	PC_STRUCT_DATA Register		
Bits [7:0]	If ID type = 0, Family ID Lo If ID type = 1, Silicon ID Lo	See the PSoC 61 datasheet/PSoC 62 datasheet for silicon ID	
Bits [15:8]	If ID type = 0, Family ID Hi If ID type = 1, Silicon ID Hi	values for different part numbers.	
Bits [19:16]	If ID type = 0, Minor Revision ID If ID type = 1, Protection state 0: UNKNOWN 1: VIRGIN 2: NORMAL 3: SECURE 4: DEAD	See the PSoC 61 datasheet/PSoC 62 datasheet for these	
Bits [23:20]	If ID Type = 0 Major Revision ID If ID Type = 1 Life-cycle stage 0: VIRGIN 1: NORMAL 2: SEC_W_DBG 3: SECURE 4: RMA	values.	
Bits [27:24]	0xXX	Not used (don't care).	
Bits [31:28]	0xA = SUCCESS 0xF = ERROR	Status code (see System Call Status for details).	

# Return if CM0+/CM4 Invoked the System Call

Address	Return Value	Description	
SRAM_SCRATCH Reg	SRAM_SCRATCH Register		
Bits [7:0]	If ID type = 0, Family ID Lo If ID type = 1, Silicon ID Lo	See the PSoC 61 datasheet/PSoC 62 datasheet for silicon ID values	
Bits [15:8]	If ID type = 0, Family ID Hi If ID type = 1, Silicon ID Hi	for different part numbers.	
Bits [19:16]	If ID type = 0, Minor Revision ID If ID type = 1, Protection state 0: UNKNOWN 1: VIRGIN 2: NORMAL 3: SECURE 4: DEAD		
Bits [23:20]	If ID Type = 0 Major Revision ID If ID Type = 1 Life-cycle stage 0: VIRGIN 1: NORMAL 2: SEC_W_DBG 3: SECURE 4: RMA		
Bits [27:24]	0xXX	Not used (don't care).	
Bits [31:28]	0xA	Success status code.	



# 14.5.2 Blow eFuse Bit

This function blows the addressed eFuse bit. The read value of a blown eFuse bit is '1' and that of an unblown eFuse bit is '0'. These values are returned to the IPC\_STRUCT\_DATA register. Parameters are passed through the IPC\_STRUCT\_DATA register.

The Blow eFuse Bit function should be called with default boot clock configuration settings. This can be achieved by setting SFLASH.TOC2\_FLAGS.CLOCK\_CONFIG as 0x3. For more information on the boot code configuration, see the Boot Code chapter on page 192.

Other valid clock settings depend on the use of the FLL:

- If you are not using the FLL, set CLK\_HF[0] = 8 MHz.
- If you are using the FLL and CLK\_ROOT\_SELECT.ROOT\_DIV = DIV\_BY\_2, valid CLK\_HF[0] frequencies are 25 MHz and 50 MHz.

#### Parameters if DAP is Master

Address	Value to be Written	Description	
IPC_STRUCT_DATA Re	IPC_STRUCT_DATA Register		
Bits [31:24]	0x01	Blow efuse bit opcode.	
Bits [23:16]	Byte Address		
Bits [15:12]	Macro Address	Refer to the Device Security chapter on page 211 for more details.	
Bits [10:8]	Bit Address		
Bits [0]	0x1	Indicates that all the arguments are passed in DATA.	

#### Return if DAP Invoked the System Call

Address	Return Value	Description
IPC_STRUCT_DATA Register		
Bits [27:0]	Error code (if any)	See System Call Status for details.
Bits [31:28]	0xA = SUCCESS 0xF = ERROR	Status code (see System Call Status for details).



# 14.5.3 Read eFuse Byte

This function returns the eFuse contents of the addressed byte. The read value of a blown eFuse bit is '1' and that of an unblown eFuse bit is '0'. These values are returned to the IPC\_STRUCT\_DATA register. Parameters are passed through the IPC\_STRUCT\_DATA register.

#### Parameters if DAP is Master

Address	Value to be Written	Description
IPC_STRUCT_DATA Register		
Bits [31:24]	0x03	Read eFuse bit opcode.
Bits [23:8]	eFuse Address	Refer to the eFuse Memory chapter on page 209 for more details.
Bits [0]	0x1	Indicates all arguments are passed in DATA.

#### Parameters if CM0+/CM4 is Master

Address	Value to be Written	Description	
IPC_STRUCT_DATA Re	IPC_STRUCT_DATA Register		
Bits [31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address.	
SRAM_SCRATCH Regis	SRAM_SCRATCH Register		
Bits [31:24]	0x03	Read eFuse bit opcode.	
Bits [23:8]	eFuse Address	Refer to the eFuse Memory chapter on page 209 for more details.	
Bits [7:0]	0xXX	Not used (don't care).	

#### Return if DAP Invoked the System Call

Address	Return Value	Description	
IPC_STRUCT_DATA Re	IPC_STRUCT_DATA Register		
Bits [23:0]	eFuse byte	Byte read from eFuse if status is success; otherwise, error code.	
Bits [27:24]	0xXX	Not used (don't care).	
Bits [31:28]	0xA = SUCCESS 0xF = ERROR	Status code (see System Call Status for details).	

#### Return if CM0+/CM4 Invoked the System Call

Return Value	Description	
SRAM_SCRATCH Register		
eFuse byte	Byte read from eFuse if status is success; otherwise, error code.	
0xXX	Not used (don't care).	
0xA = SUCCESS 0xE = ERROR	Status code (see System Call Status for details).	
	eFuse byte 0xXX	



# 14.5.4 Write Row

This function is used to program the flash. You must provide data to be loaded and the flash address to be programmed. The WriteRow parameter performs pre-program and erase, and then programs the flash row with contents from the row latch.

The PSoC 6 MCU supports the Read While Write (RWW) feature, which allows flash to be read from a sector that is not programmed/erased during a program/erase of another sector. Each row is of 512 bytes in size.

The API is implemented in three phases to make it non-blocking. The first phase sets up the flash for pre-program and erase operations and returns to the user code by exiting from NMI without releasing the IPC structure that invoked the API. Now, user code and interrupts can be handled but no NMI can be invoked.

Upon completion of the erase, an interrupt is generated by the flash macro, which will invoke the second phase of the WriteRow API to complete the ongoing erase operation successfully and start the program operation. API returns from NMI to user code after it sets up for program operation.

Upon completion of the program, an interrupt is generated by the flash macro, which will invoke the third phase of the WriteRow API to complete the ongoing program operation successfully; this completes the WriteRow API. SROM API will now return the pass or fail status and releases the IPC structure.

This API can also be called in blocking mode by setting the blocking parameter as '1', in which case the API will return only after all flash operation completes.

The API returns a fail status if you do not have write access to flash according to SMPU settings. See the CPU Subsystem (CPUSS) chapter on page 31 for more details. After flash program operation is complete, the API will optionally compare the flash row with the contents in row latch for data integrity check. The function returns 0xF0000022 if the data integrity check fails.

Note that to be able to perform flash writes, the  $V_{CCD}$  should be more than 0.99 V. If the device operating voltage is less than 0.99 V (the 0.9-V mode of operation), follow this sequence to perform any flash write operations.

- 1. Write the appropriate registers to increase voltage from 0.9 V to 1.1 V. Refer to Power Supply on page 275 for details on how to switch voltages.
- 2. Write VCC\_SEL = 1.
- 3. Perform the flash write operations.
- 4. Write the appropriate registers to drop the regulated voltage from 1.1 V to 0.9 V.
- 5. Write VCC\_SEL = 0.

Note that the device should not be reset or transitioned into Hibernate or Deep Sleep power modes until the flash write is complete.

#### Parameters if DAP/CM0+/CM4 is Master

Address	Value to be Written	Description
IPC_STRUCT_DATA Re	gister	
Bits [31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address.
SRAM_SCRATCH Regis	ster	
Bits [31:24]	0x05	Write Row opcode.
Bits[23:16]	0xXX	Not used
Bits[15:8]	Blocking: 0x01 – API blocks CM0+ Other values - Non-blocking	
Bit [2]	<ul> <li>0 - Read operation is allowed on the sector that is not being erased/ programmed</li> <li>1 - Read operation is stalled until the erase/program operation is complete</li> </ul>	
Bit [1]	0 - HV cycles are firmware controlled 1 - HV cycles are hardware controlled	



Address	Value to be Written	Description	
SRAM_SCRATCH Regis	ster + 0x04		
Bits [23:16]	Verify row: 0 - Data integrity check is not performed 1 - Data integrity check is performed		
Bits [31:24], Bits [15:0]	0xXX	Not used (don't care).	
SRAM_SCRATCH Regis	ster + 0x08		
Bits [31:0]		Flash address to be programmed. This should be provided in 32-bit system address format. For example, to program the second half-word, provide either of the byte address 0x1000003 or 0x1000004.	
SRAM_SCRATCH Regis	ster + 0x0C		
Bits [31:0]	Data word 0 (data provided should be proportional to the data size provided, data to be programmed into LSbs)		
SRAM_SCRATCH Regis	SRAM_SCRATCH Register + 0x0C + n*0x04		
Bits [31:0]	Data word n (data to be programmed)		

#### Return if DAP/CM0+/CM4 Invoked the System Call

Address	Return Value	Description	
SRAM_SCRATCH Regis	SRAM_SCRATCH Register		
Bits [27:0]	Error code (if any)	See System Call Status for details.	
Bits [31:28]	0xA = SUCCESS/Program command ongoing in background 0xF = ERROR	Status code (see System Call Status for details).	

# 14.5.5 Program Row

This function programs the addressed flash row. You must provide the data to be loaded and flash address to be programmed. The flash row should be in the erased state before calling this function.

The function is implemented in two phases to make it non-blocking. The first phase sets up the flash for program operation and returns to user code by exiting from NMI without releasing the IPC structure that invoked the API. Now user code and interrupts can be handled but no NMI can be invoked.

Upon completion of the program operation, an interrupt is generated by the flash macro, which will invoke the second phase of the ProgramRow API to complete the ongoing program operation successfully. The SROM API will return the pass or fail status and releases the IPC structure.

After flash program operation is complete, the API will optionally compare the flash row with the contents in the row latch for data integrity check. It returns STATUS\_PL\_ROW\_COMP\_FA if data integrity check fails. The values are returned to the IPC\_STRUCT\_DATA register. Parameters are passed through the IPC\_STRUCT\_DATA register.

Note that to be able to perform flash writes, the  $V_{CCD}$  should be more than 0.99 V. If the device operating voltage is less than 0.99 V (the 0.9-V mode of operation), follow this sequence to perform any flash write operations.

- 1. Write the appropriate registers to increase voltage from 0.9 V to 1.1 V. Refer to Power Supply on page 275 for details on how to switch voltages.
- 2. Write VCC\_SEL = 1.
- 3. Perform the flash write operations.
- 4. Write the appropriate registers to drop the regulated voltage from 1.1 V to 0.9 V.
- 5. Write VCC\_SEL = 0.

Note that the device should not be reset or transitioned into Hibernate or Deep Sleep power modes until the flash write is complete.



# Parameters if DAP/CM0+/CM4 is Master

Address	Value to be Written	Description	
IPC_STRUCT_DATA	PC_STRUCT_DATA Register		
Bits [31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address.	
SRAM_SCRATCH R	egister		
Bits[31:24]	0x06	Program Row opcode.	
Bits[23:16]	Skip blank check: 0x01 – Skips the blank check step Other – Perform blank check		
Bits[15:8]	Blocking: 0x01 – API blocks CM0+ Other values - Non-blocking		
Bit [2]	<ul> <li>0 - Read operation is allowed on the sector that is not being erased/ programmed</li> <li>1 - Read operation is stalled until the erase/program operation is complete</li> </ul>		
Bit [1]	0 - HV cycles are firmware controlled 1 - HV cycles are hardware controlled		
SRAM_SCRATCH R	egister + 0x04		
Bits [23:16]	Verify row: 0 - Data integrity check is not performed 1 - Data integrity check is performed		
Bits [15:8]	Data location: 0 - row latch 1 - SRAM		
Bits[7:0]	0xXX	Not used (don't care).	
SRAM_SCRATCH R	egister + 0x08		
Bits [31:0]		Flash address to be programmed. This should be provided in 32-bit system address format. For example, to program the second half-word, provide either of the byte address 0x1000003 or 0x1000004.	
SRAM_SCRATCH R	egister + 0x0C		
Bits [31:0]	Data word 0 (data provided should be proportional to data size provided, data to be programmed into LSbs)		
SRAM_SCRATCH R	egister + 0x0C + n*0x04		
Bits [31:0]	Data word n (data to be programmed)		

# Return if DAP/CM0+/CM4 Invoked the System Call

Address	Return Value	Description	
SRAM_SCRATCH Regis	SRAM_SCRATCH Register		
Bits [27:0]	Error code (if any)	See System Call Status for details.	
Bits [31:28]	0xA = SUCCESS/Program command ongoing in background 0xF = ERROR	Status code (see System Call Status for details).	



# 14.5.6 Erase All

This function erases the entire flash macro specified. This API will erase only the main flash array. The API will check whether all data is '0' to confirm whether the erase is successful. It will return CHECKSUM\_NON\_ZERO error status if a non-zero word is encountered in the available flash.

The values are returned to the IPC\_STRUCT\_DATA register. Parameters are passed through the IPC\_STRUCT\_DATA register.

Note that to be able to perform flash writes, the  $V_{CCD}$  should be more than 0.99 V. If the device operating voltage is less than 0.99 V (the 0.9-V mode of operation), follow this sequence to perform any flash write operation.

- 1. Write the appropriate registers to increase voltage from 0.9 V to 1.1 V. Refer to Power Supply on page 275 for details on how to switch voltages.
- 2. Write VCC\_SEL = 1.
- 3. Perform the flash write operations.
- 4. Write the appropriate registers to drop the regulated voltage from 1.1 V to 0.9 V.
- 5. Write VCC\_SEL = 0.

#### Parameters if DAP is Master

Address	Value to be Written	Description	
IPC_STRUCT_DATA Re	PC_STRUCT_DATA Register		
Bits [31:24]	0x0A	Erase All opcode.	
Bit [2]	<ul> <li>0 - Read operation is allowed on the sector that is not being erased/ programmed</li> <li>1 - Read operation is stalled until the erase/program operation is complete</li> </ul>		
Bit [1]	0 - HV cycles are firmware controlled 1 - HV cycles are hardware controlled		
Bits [0]	1	Indicates that all the arguments are passed in DATA.	

#### Parameters if CM0+/CM4 is Master

Address	Value to be Written	Description	
IPC_STRUCT_DATA Re	gister		
Bits [31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address.	
SRAM_SCRATCH Regis	SRAM_SCRATCH Register		
Bits [31:24]	0x0A	Erase All opcode.	
Bit [1]	0 - HV cycles are firmware controlled 1 - HV cycles are hardware controlled		

#### Return if DAP Invoked the System Call

Address	Return Value	Description
IPC_STRUCT_DATA Register		
Bits [23:20]	0x00	
Bits [27:24]	0xXX	Not used (don't care).
Bits [31:28]	0xA	Success status code



#### Return if CM0+/CM4 Invoked the System Call

Address	Return Value	Description
SRAM_SCRATCH Regis	ster	
Bits [23:20]	0x00	
Bits [27:24]	0xXX	Not used (don't care).
Bits [31:28]	0xA	Success status code

# 14.5.7 Checksum

This function reads either the entire flash or a row of flash, and returns the sum of each byte read. Bytes 1 and 2 of the parameters select whether the checksum is performed on the entire flash or on a row of flash. This function will inherit the identity of the master that called the function. Hence if a non-secure master requests for either the whole or page checksum of a secured flash, then the fault exception will be raised by the hardware.

The values are returned to the IPC\_STRUCT\_DATA register. Parameters are passed through the IPC\_STRUCT\_DATA register.

#### Parameters if DAP is Master

Address	Value to be Written	Description
IPC_STRUCT_DATA Re	gister	
Bits [31:24]	0x0B	Checksum opcode.
Bits [23:22]	0 - application 1 - Invalid other - supervisory	Flash region.
Bits [21]	0 - row 1 - whole flash	Whole flash.
Bits [20:8]		Row ID.
Bits [0]	1	Indicates that all the arguments are passed in DATA.

#### Parameters if CM0+/CM4 is Master

Address	Value to be Written	Description
IPC_STRUCT_DATA Re	gister	
Bits [31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address.
SRAM_SCRATCH Regis	ster	
Bits [31:24]	0x0B	Checksum opcode.
Bits [23:22]	0 - application 1 - Invalid 2 - supervisory	Flash region.
Bits [21]	0 - row 1 - whole flash	Whole flash.
Bits [20:8]		Row ID.
Bits [0]	0	



#### Return if DAP Invoked the System Call

Address	Return Value	Description	
IPC_STRUCT_DATA Re	IPC_STRUCT_DATA Register		
Bits [23:0]	Checksum	Checksum if status is SUCCESS	
Bits [27:24]	0xXX	Not used (don't care)	
Bits [31:28]	0xA = SUCCESS 0xF = ERROR	Status code (see System Call Status for details).	

#### Return if CM0+/CM4 Invoked the System Call

Address	Return Value	Description	
SRAM_SCRATCH Regis	SRAM_SCRATCH Register		
Bits [23:0]	Checksum	Checksum if status is SUCCESS	
Bits [27:24]	0xXX	Not used (don't care)	
Bits [31:28]	0xA = SUCCESS 0xF = ERROR	Status code (see System Call Status for details).	

# 14.5.8 FmTransitionToLpUlp

This system call configures the required flash macro from trim bits when transitioning from LP to ULP mode or vice-versa. This function takes approximately 20 µs; reads from flash are stalled during this time.

## Parameters if DAP/CM0+/CM4 is Master and SRAM is used

Address	Value to be Written	Description	
IPC_STRUCT_DATA Registe	er		
Bits [31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address.	
SRAM_SCRATCH Register	SRAM_SCRATCH Register		
Bits [31:24]	0x0C	Opcode for FmTransitionToLpUlp.	
Bits [23:2]	0xXX	Not used (don't care)	
Bit [1]	0 - Transition to LP 1 - Transition to ULP	Transition mode	
Bits [0]	0xXX	Not used (don't care)	

#### Parameters if DAP/CM0+/CM4 is Master and SRAM is not used

Address	Value to be Written	Description
IPC_STRUCT_DATA Reg	jister	
Bits [31:24]	0x0C	Opcode for FmTransitionToLpUlp.
Bits [23:2]	0xXX	Not used (don't care)
Bit [1]	0 - Transition to LP 1 - Transition to ULP	Transition mode
Bit [0]	0 - Parameters are in address pointed to by IPC_DATA 1 - Parameters are in IPC_DATA	Parameter location



Address	Return Value	Description
SRAM_SCRATCH Register		
Bits [31:28]	0xA = SUCCESS 0xF = ERROR	Status code
Bits [23:0]	Error code (if any)	Error code

#### Return if DAP/CM0+/CM4 Invoked the System Call and SRAM is not used

Address	Return Value	Description
IPC_STRUCT_DATA Register		
Bits [31:28]	0xA = SUCCESS 0xF = ERROR	Status code
Bits [23:0]	Error code (if any)	Error code

## 14.5.9 Compute Hash

This function generates the hash of the flash region provided using the formula:

 $H(n+1) = {H(n)*2+Byte}% 127; where H(0) = 0$ 

This function returns an invalid address status if called on an out-of-bound flash region. Note that CM0+ will inherit the protection context of the master, which invoked it before performing hash. The values are returned to the IPC\_STRUCT\_DATA register. Parameters are passed through the IPC\_STRUCT\_DATA register.

#### Parameters if DAP/CM0+/CM4 is Master

Address	Value to be Written	Description	
IPC_STRUCT_DATA Re	PC_STRUCT_DATA Register		
Bits [31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address.	
SRAM_SCRATCH Regis	ster		
Bits [31:24]	0x0D	Compute hash opcode.	
Bits[23:16]	0xXX	Not used (don't care).	
Bits[15:8]	0x01 - CRC8 SAE others - Basic hash	Туре	
Bits[7:0]	0xXX	Not used (don't care)	
SRAM_SCRATCH Regis	SRAM_SCRATCH Register + 0x04		
Bits [31:0]		Start address (32-bit system address of the first byte of the data).	
SRAM_SCRATCH Register + 0x08			
Bits [31:0]	0 - 1 byte 1 - 2 bytes, and so on	Number of bytes.	



#### Return if DAP/CM0+/CM4 Invoked the System Call

Address	Return Value	Description	
SRAM_SCRATCH Regis	SRAM_SCRATCH Register		
Bits [23:0]	Hash of the data	Hash of data if status is SUCCESS.	
Bits [27:24]	0xXX	Not used (don't care).	
Bits [31:28]	0xA = SUCCESS 0xF = ERROR	Status code (see System Call Status for details).	

## 14.5.10 ConfigureRegionBulk

This API writes a 32-bit data value to a set of contiguous addresses. It cannot be used to configure protected registers or flash. The Start and End addresses of the region are configurable but must be within a writable area. The region must also be 32-bit aligned. The data will be written to the region starting at the start address up to and including the memory at the end address. The start address must be lower than the end address or the API will return an error status.

#### Parameters if DAP/CM0+/CM4 is Master

Address	Value to be Written	Description
IPC_STRUCT_DATA Registe	r	
Bits [31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address.
SRAM_SCRATCH Register		
Bits [31:24]	0x0E	Configure region bulk opcode.
Bits [23:0]	0xXX	Not used (don't care).
SRAM_SCRATCH Register +	0x04	
Bits [31:0]	Start address	32-bit system address of the first byte of the data
SRAM_SCRATCH Register +	0x08	
Bits [31:0]	End address	32-bit system address of the first byte of the data
SRAM_SCRATCH Register + 0x0C		
Bits [31:0]	Data	Data to be written to each 32-bit address from start to end

#### Return if DAP/CM0+/CM4 Invoked the System Call

Address	Return Value	Description
SRAM_SCRATCH Register		
Bits [23:0]	Error Code (if any)	Error Code
Bits [31:28]	0xA = SUCCESS 0xF = ERROR	Status code (see System Call Status for details).



## 14.5.11 DirectExecute

This function directly executes code located at a configurable address. This function is only available in normal life-cycle state if the DIRECT\_EXECUTE\_DISABLE bit is 0.

#### Parameters if DAP is Master

Address	Value to be Written	Description
IPC_STRUCT_DATA Registe	r	
Bits [31:24]	0x0F	Direct Execute Opcode
Bits [23:2]	Address [21:0]	Address of function to execute
Bit [1]	0 - SRAM	Location of function to execute
	1 - Flash	
Bit [0]	1	Indicates that all arguments are passed through DATA

#### Return if DAP Invoked the System Call

Address	Return Value	Description
SRAM_SCRATCH Register		
Bits [23:0]	Error Code (if any)	Error Code
Bits [31:28]	0xF = ERROR	Does not return any status on success.

## 14.5.12 Erase Sector

This function erases the specified sector. Each sector consists of 256 rows. The values are returned to the IPC\_STRUCT\_DATA register. Parameters are passed through the IPC\_STRUCT\_DATA register.

Note that to be able to perform flash writes, the  $V_{CCD}$  should be more than 0.99 V. If the device operating voltage is less than 0.99 V (the 0.9-V mode of operation), follow this sequence to perform any flash write operations.

- 1. Write the appropriate registers to increase voltage from 0.9 V to 1.1 V. Refer to Power Supply on page 275 for details on how to switch voltages.
- 2. Write VCC\_SEL = 1.
- 3. Perform the flash write operations.
- 4. Write the appropriate registers to drop the regulated voltage from 1.1 V to 0.9 V.
- 5. Write VCC\_SEL = 0.

Note that the device should not be reset or transitioned into Hibernate or Deep Sleep power modes until the erase is complete.

#### Parameters if DAP/CM0+/CM4 is Master

Address	Value to be Written	Description	
IPC_STRUCT_DATA Re	egister		
Bits [31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address.	
SRAM_SCRATCH Regis	SRAM_SCRATCH Register		
Bits [31:24]	0x14	Erase Sector opcode.	
Bits[23:16]	0x01 - Set FM interrupt mask Other - Do not set FM interrupt mask	Interrupt mask	
Bits[15:8]	Blocking: 0x01 – API blocks CM0+ Other values – Non-blocking		



Address	Value to be Written	Description
Bit [2]	0 - Read operation is allowed on the sector that is not being erased/ programmed	
	1 - Read operation is stalled until the erase/program operation is complete	
Bit [1]	0 - HV cycles are firmware controlled 1 - HV cycles are hardware controlled	
SRAM_SCRATCH Regis	ster + 0x04	
Bits [31:0]		Flash address to be erased. Should be provided in 32-bit system address format. For example, to erase the second sector you need to provide the 32-bit system address of any of the bytes in the second sector.

#### Return if DAP/CM0+/CM4 Invoked the System Call

Address	Return Value	Description
SRAM_SCRATCH Register		
Bits [27:0]	Error code (if any)	See System Call Status for details.
Bits [31:28]	0xA = SUCCESS 0xF = ERROR	Status code (see System Call Status for details).

## 14.5.13 Soft Reset

This function resets the system by setting CM0+ AIRCR system reset bit. This will result in a system-wide reset, except debug logic. This API can also be used for selective reset of only the CM4 core based on the 'Type' parameter. The values are returned to the IPC\_STRUCT\_DATA register. Parameters are passed through the IPC\_STRUCT\_DATA register.

#### Parameters if DAP is Master

Address	Value to be Written	Description	
IPC_STRUCT_DATA Re	IPC_STRUCT_DATA Register		
Bits [31:24]	0x1B	Soft Reset opcode.	
Bits [7:1]	0 - System reset 1 - Only CM4 resets	Type of reset	
Bits[0]	0x1	Indicates all arguments are passed in DATA.	

#### Parameters if CM0+/CM4 is Master

Address	Value to be Written	Description	
IPC_STRUCT_DATA Re	gister		
Bits [31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address.	
SRAM_SCRATCH Regis	SRAM_SCRATCH Register		
Bits [31:24]	0x1B	Soft Reset opcode.	
Bits [7:1]	0 - System reset 1 - Only CM4 resets	Type of reset	
Bits [0]	0xXX	Not used (don't care).	



Address	Return Value	Description
IPC_STRUCT_DATA Re	gister	
Bits [27:0]	Error code (if any)	See System Call Status for details.
Bits [31:28]	0xA = SUCCESS 0xF = ERROR	Status code (see System Call Status for details).

#### Return if CM0+/CM4 Invoked the System Call

Address	Return Value	Description
SRAM_SCRATCH Regis	ster	
Bits [27:0]	Error code (if any)	See System Call Status for details.
Bits [31:28]	0xA = SUCCESS 0xF = ERROR	Status code (see System Call Status for details).

## 14.5.14 Erase Row

This function erases the specified row. You must provide the address of the row that needs to be erased. The values are returned to the IPC\_STRUCT\_DATA register. Parameters are passed through the IPC\_STRUCT\_DATA register.

Note that to be able to perform flash writes, the  $V_{CCD}$  should be more than 0.99 V. If the device operating voltage is less than 0.99 V (the 0.9-V mode of operation), follow this sequence to perform any flash write operations.

- 1. Write the appropriate registers to increase voltage from 0.9 V to 1.1 V. Refer to Power Supply on page 275 for details on how to switch voltages.
- 2. Write VCC\_SEL = 1.
- 3. Perform the flash write operations.
- 4. Write the appropriate registers to drop the regulated voltage from 1.1 V to 0.9 V.
- 5. Write VCC\_SEL = 0.

#### Parameters if DAP/CM0+/CM4 is Master

Address	Value to be Written	Description	
IPC_STRUCT_DATA Re	PC_STRUCT_DATA Register		
Bits [31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address.	
SRAM_SCRATCH Regis	ster		
Bits [31:24]	0x1C	Erase row opcode.	
Bits[23:16]	0xXX		
Bits[15:8]	0x01 - API blocks CM0+ Other - Non-blocking		
Bit [2]	<ul> <li>0 - Read operation is allowed on the sector that is not being erased/programmed</li> <li>1 - Read operation is stalled until the erase/ program operation is complete</li> </ul>		
Bit [1]	0 - HV cycles are firmware controlled 1 - HV cycles are hardware controlled		
SRAM_SCRATCH Register + 0x04			
Bits [31:0]	Address	Flash address to be erased. This should be provided in the 32-bit system address format. For example, to erase the second row you need to provide the 32-bit system address of any of the bytes in the second row.	



#### Return if DAP/CM0+/CM4 Invoked the System Call

Address	Return Value	Description
SRAM_SCRATCH Regis	iter	
Bits [27:0]	Error code (if any)	See System Call Status for details.
Bits [31:28]	0xA = SUCCESS 0xF = ERROR	Status code (see System Call Status for details).

## 14.5.15 Erase Subsector

This function erases the specified subsector, which consists of 8 rows. The values are returned to the IPC\_STRUCT\_DATA register. Parameters are passed through the IPC\_STRUCT\_DATA register.

Note that to be able to perform flash writes, the  $V_{CCD}$  should be more than 0.99 V. If the device operating voltage is less than 0.99 V (the 0.9-V mode of operation), follow this sequence to perform any flash write operations.

- 1. Write the appropriate registers to increase voltage from 0.9 V to 1.1 V. Refer to Power Supply on page 275 for details on how to switch voltages.
- 2. Write VCC\_SEL = 1.
- 3. Perform the flash write operations.
- 4. Write the appropriate registers to drop the regulated voltage from 1.1 V to 0.9 V.
- 5. Write VCC\_SEL = 0.

#### Parameters if DAP/CM0+/CM4 is Master

Address	Value to be Written	Description	
IPC_STRUCT_DATA Re	PC_STRUCT_DATA Register		
Bits [31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address.	
SRAM_SCRATCH Regis	ster		
Bits [31:24]	0x1D	Erase subsector opcode.	
Bits [23:16]	0xXX	Not used (don't care).	
Bits [15:8]	0x01- API blocks CM0+ Other - Non-blocking		
Bit [2]	<ul> <li>0 - Read operation is allowed on the sector that is not being erased/ programmed</li> <li>1 - Read operation is stalled until the erase/program operation is complete</li> </ul>		
Bit [1]	0 - HV cycles are firmware controlled 1 - HV cycles are hardware controlled		
SRAM_SCRATCH Regis	SRAM_SCRATCH Register + 0x04		
Bits [31:0]	Address	Flash address to be erased. This should be provided in 32-bit system address format. For example, to erase the second subsector you need to provide the 32-bit system address of any of the bytes in the second subsector.	



#### Return if DAP/CM0+/CM4 Invoked the System Call

Address	Return Value	Description
SRAM_SCRATCH Regis	ster	-
Bits [23:0]	Error code (if any)	See System Call Status for details.
Dite [21,20]	0xA = SUCCESS	Status ando (one Sustem Call Status for datails)
Bits [31:28]	0xF = ERROR	Status code (see System Call Status for details).

## 14.5.16 GenerateHash

This function returns the truncated SHA-256 of the Flash boot programmed in SFlash. This function gets the Flash Boot size from the TOC. This function is typically called to confirm that the hash value to be blown into eFuse matches what the ROM Boot expects.

This function returns the number of zeros of the SECURE\_HASH

#### Parameters if DAP/CM0+/CM4 is Master

Address	Value to be Written	Description
IPC_STRUCT_DATA Registe	r	
Bits[31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address.
SRAM_SCRATCH Register		
Bits[31:24]	0x1E	Opcode for GenerateHash
	0x1 - Return the factory hash	
Bits[15:8]	Other - Return hash of all objects per TOC1 and TOC2	

#### Return if DAP/CM0+/CM4 Invoked the System Call

Address	Return Value	Description	
SRAM_SCRATCH Register			
Bits[23:0]	Error code (if any)	See System Call Status for details	
Bits[31:28]	0xA = SUCCESS	Status code (See System Call Status for details)	
DIIS[31.20]	0xF = ERROR	Status code (See System Can Status for details)	
SRAM_SCRATCH Register +	0x04		
Bits[31:0]	HASH_WORD0		
SRAM_SCRATCH Register +	0x08		
Bits[31:0]	HASH_WORD1		
SRAM_SCRATCH Register +	0x0C		
Bits[31:0]	HASH_WORD2		
SRAM_SCRATCH Register + 0x10			
Bits[31:0]	HASH_WORD3		
SRAM_SCRATCH Register +	SRAM_SCRATCH Register + 0x14		
Bits[31:0]	HASH_ZEROS		



## 14.5.17 ReadUniqueID

This function returns the unique ID of the die from SFlash.

#### Parameters if DAP/ CM0+/CM4 is Master

Address	Value to be Written	Description	
IPC_STRUCT_DATA Registe	IPC_STRUCT_DATA Register		
Bits[31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address.	
SRAM_SCRATCH Register	SRAM_SCRATCH Register		
Bits[31:24]	0x1F	Opcode for ReadUniqueID	
Bits[15:0]	Not Used (Don't care)		

#### Return if DAP/ CM0+/CM4 Invoked the System Call

Address	Return Value	Description
SRAM_SCRATCH Register		
Bits[23:0]	DIE_LOT if SUCCESS	See System Call Status for details
Bits[31:28]	0xA = SUCCESS 0xF = ERROR	Status code (see System Call Status for details)
SRAM_SCRATCH Register + 0x04		
Bits[31:0]	DIE_ID0	
SRAM_SCRATCH Register + 0x08		
Bits[31:0]	DIE_ID1	

## 14.5.18 CheckFactoryHash

This function generates the FACTORY\_HASH according to the TOC1 and compares the value with the FACTORY1\_HASH eFuse value.

## Parameters if DAP is Master

Address	Value to be Written	Description
IPC_STRUCT_DATA Registe	r	
Bits [31:24]	0x27	CheckFactoryHash Opcode
Bit [0]	1	Indicates all arguments are passed in DATA.

#### Parameters if CM0+/CM4 is Master

Address	Value to be Written	Description	
IPC_STRUCT_DATA Registe	IPC_STRUCT_DATA Register		
Bits [31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address.	
SRAM_SCRATCH Register			
Bits [31:24]	0x27	CheckFactoryHash Opcode	



Address	Return Value	Description
IPC_STRUCT_DATA Register	r	
Bits [27:0]	Error code (if any)	See System Call Status for details.
Bits [31:28]	0xA = SUCCESS	Status ando (and Swatam Call Status for dataila)
	0xF = ERROR	Status code (see System Call Status for details).

#### Return if CM0+/CM4 Invoked the System Call

Address	Return Value	Description
SRAM_SCRATCH Register		
Bits [27:0]	Error code (if any)	See System Call Status for details.
Bits [31:28]	0xA = SUCCESS 0xF = ERROR	Status code (see System Call Status for details).

## 14.5.19 TransitionToRMA

This function converts the part from SECURE, SECURE\_WITH\_DEBUG, or NORMAL to the RMA life-cycle stage. This API performs eFuse programming, VDD should be set to 2.5 V for successful programming.

This function uses Flash Boot functions. The stack consumed by these functions is around 700 bytes. This function returns STATUS\_EMB\_ACTIVE failure code if any active embedded flash operations are going on.

#### Parameters if DAP/CM0+/CM4 is Master

Address	Value to be Written	Description	
IPC_STRUCT_DATA Registe	PC_STRUCT_DATA Register		
Bits [31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address.	
SRAM_SCRATCH Register			
Bits [31:0]	0x28	Transition to RMA opcode	
SRAM_SCRATCH + 0x04			
Bits [31:0]	Object Size in Bytes (including itself)		
SRAM_SCRATCH + 0x08			
Bits [31:0]	Command ID (0x120028F0)		
SRAM_SCRATCH + 0x0C			
Bits [31:0]	Unique ID word 0		
SRAM_SCRATCH + 0x10			
Bits [31:0]	Unique ID word 1		
SRAM_SCRATCH + 0x14			
Bits [31:0]	Unique ID word 2		
SRAM_SCRATCH + 0x18			
Bits [31:0]	Signature of RMA certificate		



Address	Return Value	Description
IPC_STRUCT_DATA Register	r	
Bits [27:0]	Error code (if any)	See System Call Status for details.
Bits [31:28]	0xA = SUCCESS	Status ando (and Swatam Call Status for dataila)
	0xF = ERROR	Status code (see System Call Status for details).

### Return if CM0+/CM4 Invoked the System Call

Address	Return Value	Description
SRAM_SCRATCH Register		
Bits [27:0]	Error code (if any)	See System Call Status for details.
Bits [31:28]	0xA = SUCCESS 0xF = ERROR	Status code (see System Call Status for details).

## 14.5.20 ReadFuseByteMargin

This API returns the eFuse contents of the addressed byte read marginally. The read value of a blown bit is '1' and of a not blown bit is '0'.

## Parameters if DAP is Master

Address	Value to be Written	Description
IPC_STRUCT_DATA Registe	r	
Bits [31:24]	0x2B	Opcode for ReadFuseByteMargin
Bits [23:20]	<ul> <li>0 - Low resistance, -50% from nominal</li> <li>1 - Nominal resistance</li> <li>(default read condition)</li> <li>2 - High resistance (+50% from nominal)</li> <li>Other - 100% from nominal</li> </ul>	Margin control
Bits [19:8]	eFuse address (0, 1 511)	
Bit [0]	1 - Indicates all arguments are passed from DATA	

## Parameters if CM0+/CM4 is Master

Address	Value to be Written	Description	
IPC_STRUCT_DATA Registe	r		
Bits [31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address.	
SRAM_SCRATCH Register	SRAM_SCRATCH Register		
Bits [31:24]	0x2B	Opcode for ReadFuseByteMargin	
Bits [23:20]	<ul> <li>0 - Low resistance, -50% from nominal</li> <li>1 - Nominal resistance (default read condition)</li> <li>2 - High resistance (+50% from nominal)</li> <li>Other - 100% from nominal</li> </ul>	Margin control	
Bits [19:8]	eFuse address (0, 1 511)		
Bit [0]	1 - Indicates all arguments are passed from DATA		



Address	Return Value	Description
IPC_STRUCT_DATA Registe	r	
Bits [31:28]	0xA = SUCCESS 0xF = ERROR	Status code (see System Call Status for details).
Bits [23:0]	Byte read from eFuse	See System Call Status for details.

#### Return if CM0+/CM4 Invoked the System Call

Address	Return Value	Description
SRAM_SCRATCH Register		
Bits [31:28]	0xA = SUCCESS 0xF = ERROR	Status code (see System Call Status for details).
Bits [23:0]	Byte read from eFuse	See System Call Status for details.

## 14.5.21 TransitionToSecure

This API validates the FACTORY\_HASH value and programs the SECURE\_HASH, secure access restrictions, and dead access restrictions into eFuse. This function programs the SECURE or SECURE\_WITH\_DEBUG eFuse to transition to the SECURE or SECURE\_WITH\_DEBUG life-cycle stage. If the FACTORY\_HASH or the TOC1 magic number is invalid, then the API fails and returns status code 0xF00000b5. Note that if the Factory\_HASH in eFuse is invalid, then the TransitionToSecure API fails and the error code is written to the IPC[2].DATA register.

#### Parameters if DAP/CM0+/CM4 is Master

Address	Value to be Written	Description	
IPC_STRUCT_DATA Registe	r		
Bits [31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address.	
SRAM_SCRATCH Register	SRAM_SCRATCH Register		
Bits [31:24]	0x2F	Transition to Secure opcode	
Bits [15:8]	1 - Blow Debug Fuse Other - Blow Secure Fuse	Select SECURE_WITH_DEBUG or SECURE life-cycle Stage	
SRAM_SCRATCH + 0x04			
Bits [31:0]	SECURE_ACCESS_RESTRICT		
SRAM_SCRATCH + 0x08			
Bits [31:0]	DEAD_ACCESS_RESTRICT		

### Return if DAP/CM0+/CM4 Invoked the System Call

Address	Return Value	Description	
SRAM_SCRATCH Register			
Bits [27:0] Error code (if any)		See System Call Status for details.	
Bits [31:28]	0xA = SUCCESS 0xF = ERROR	Status code (see System Call Status for details).	



# 14.6 System Call Status

At the end of every system call, a status code is written over the arguments in the IPC\_DATA register or the SRAM address pointed by IPC\_DATA. A success status is 0xAXXXXXX, where X indicates don't care values or return data for system calls that return a value. A failure status is indicated by 0xF00000XX, where XX is the failure code.

Note that for system calls that require access to restricted memory regions, if the client does not have access to the restricted region, the system call may return 0xF000\_0013 rather than the expected 0xF000\_0008. Because of this, it is important to ensure that arguments are passed correctly and that the memory region to access is available for read or write access.

Status Code	Description
0xAXXXXXXX	Success – The X denotes a don't care value, which has a value of '0' returned by the SROM.
0xF0000001	Invalid protection state – This API is not available in current protection state.
0xF0000002	Invalid eFuse address.
0xF0000003	Invalid flash page latch address.
0xF0000004	Wrong or out-of-bound flash address.
0xF0000005	Row is write protected.
0xF0000006	Client did not use its reserved IPC structure for invoking the system call.
0xF0000008	Client does not have access to the addressed memory location.
0xF0000009	Command in progress.
0xF000000A	Checksum of flash resulted in non-zero.
0xF000000B	The opcode is not valid.
0xF0000013	An argument to the system call is not in a valid location.
0xF0000021	Sector erase requested on SFlash region.
0xF0000041	Bulk erase failed.
0xF0000042	Sector erase failed.
0xF0000043	Subsector erase failed.
0xF0000044	Verification of Bulk, Sector, or Subsector fails after program/erase.
0xF000000F	Returned when invalid arguments are passed to the API. For example, calling Silicon ID API with ID type of 0x5.
0xF000000b5	Invalid FACTORY_HASH

Table 14-7. System Call Status

# 15. Boot Code



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

System boot is defined as the process of validating and starting the product firmware. CY8C6x24 has 64KB of embedded SROM, which stores the firmware to begin the boot process. This firmware is called ROM boot. The second stage of the boot process takes place in SFlash and is called Flash boot. The main function of the boot process is to configure the system (apply trims, configure access, and set protection settings according to the product life-cycle stage), authenticate the application, and transfer control to the application.

## 15.1 Features

The PSoC 6 boot code supports the following features:

- After reset, the boot code starts execution from ROM on the CM0+.
- The boot process consists of two parts ROM boot process and Flash boot process.
- The ROM boot code applies life-cycle stage and protection state.
- The ROM boot code validates the integrity of the Flash boot process before starting it.
- The Flash boot code validates the integrity of the user application before starting it when the device in the SECURE lifecycle stage. User application validation may optionally be enabled in the NORMAL life-cycle stage.

# 15.2 ROM Boot

The boot code starts execution from ROM. The ROM boot code applies trims and configurations, and validates the integrity of the flash boot process before starting it.

## 15.2.1 Data Integrity Checks

ROM boot uses a Table of Contents (TOC) data structure to locate various objects that are stored in both application flash and SFlash. The location of some of these objects is fixed in the factory while other object locations are fixed at the original equipment manufacturer (OEM). The TOC is split into two parts – TOC1 and TOC2 – that correspond to objects fixed in the factory and objects fixed at OEM, respectively. TOC1 and TOC2 are stored in SFlash.


The data integrity of selected objects listed at the beginning of TOC1 must be verified at the OEM before transitioning the part to the SECURE life-cycle stage. The FACTORY\_HASH is generated using SHA-256, which is the concatenation of the objects to be verified in TOC1. The FACTORY\_HASH is stored in eFuse before the device leaves Cypress. The device validates the FACTORY\_HASH as part of the TransitionToSecure system call.

The data integrity of selected objects in both TOC1 and TOC2 must be verified as part of authentication of Flash boot by ROM boot in the SECURE life-cycle stage. A 128-bit truncated SHA-256 value known as the SECURE\_HASH is used to check the



integrity of these objects. If the TOC structures fail integrity checks, then the RTOC structures are checked for validity. If the RTOC structures are valid, then the boot process uses the RTOC structures in place of the TOC structures. The SECURE\_HASH is programmed automatically during the TransitionToSecure system call. If the TransitionToSecure system call fails, it will exit before programming the SECURE\_HASH in eFuse. See System Call Status on page 191 for more information.

A summary of the objects used in the data integrity checks is shown in Figure 15-1. The TOC structure formats are outlined in Table 15-1 to Table 15-3.





#### Table 15-1. TOC1 Format

Offset from Beginning of Row	Purpose	Comments
0x00	Object size in bytes for CRC calculation starting from offset 0x00	
0x04	Magic number (0x01211219)	
0x08	Number of objects starting from offset 0xC to be verified for FACTORY_HASH	
0x0C	nused TOC	
0x10	Address of Unique ID (fixed size of 12 bytes) stored in SFlash	VIRGIN pro- tection state
0x14	Address of Flash boot object that includes Flash Patch object stored in SFlash	
0x18	Unused	
0x1C-0x1F8	Unused	
0x1FC	CRC16-CCITT (the upper two bytes contain the CRC little endian value and the lower two bytes are 0)	



#### Table 15-2. TOC2 Format

Offset from Beginning of Row	Absolute Address	SFlash Register	Purpose
0x00	0x16007C00	TOC2_OBJECT_SIZE	Object size in bytes for CRC calculation starting from offset 0x00
0x04	0x16007C04	TOC2_MAGIC_NUMBER	Magic Number (0x01211220)
0x08	0x16007C08	TOC2_KEY_BLOCK_ADDR	Address of Key Storage Flash Blocks. Note that this also marks the top of flash available.
0x0C	0x16007C0C	TOC2_SMIF_CFG STRUCT_ADDR	Null terminated table of pointers representing the SMIF configuration structure
0x10	0x16007C10	TOC2_FIRST_USER_APP_ADDR	Address of First User Application Object
0x14	0x16007C14	TOC2_FIRST_USER_APP_FOR- MAT	First Application Object Format (4 bytes). 0 means Basic Application Format, 1 means Cypress Secure Application Format, and 2 means Simplified Secure Application Format
0x18	0x16007C18	TOC2_SECOND_USER_AP- P_ADDR	Address of Second User Application Object (0's if none)
0x1C	0x16007C1C	TOC2_SECOND_USER_APP FORMAT	Second Application Object Format (4 bytes).
0x20	0x16007C20	TOC2_SHASH_OBJECT	Number of additional objects (In addition to the object included in the FACTORY_HASH) starting from offset 0x24 to be verified for SECURE_HASH. The maximum number of additional objects is 15.
0x24	0x16007C24	TOC2_SIGNATURE_VERIF_KEY	Address of signature verification key (0 if none). The object is signature scheme specific. It is the public key in case of RSA.
0x1F8	0x16007DF8	TOC2_FLAGS	Flash boot parameters. These fields are listed in Table 15-3.
0x1FC	0x16007DFC	TOC2_CRC_ADDR	CRC16-CCITT (the upper 2 bytes contain the CRC little endian value and the lower 2 bytes are 0)



TOC2_FLAGS Bits	Name	Default	Description
			CM0+ clock during boot. This clock will remain at this setting after Flash boot execution until the OEM firmware changes it.
			0 = 8 MHz IMO, no FLL
1:0	IMO/FLL clock frequency	2	1 = 25 MHz IMO + FLL
			2 = 50 MHz IMO + FLL
			3 = Use ROM boot clocks configuration (100 MHz)
			Determines the wait window to allow sufficient time to acquire the debug port.
			0 = 20 ms
			1 = 10 ms
4:2	Wait window time	0	2 = 1 ms
			3 = 0 ms (No wait window)
			4 = 100 ms
			5-7 = Reserved
			Determines whether SWJ pins are configured in SWJ mode by Flash boot in SECURE LCS.
			Note: SWJ pins may be enabled later in the user code.
6:5	SWJ (debug) pin state	2	0 = Do not enable SWJ pins
			1 = Do not enable SWJ pins
			2 = Enable SWJ pins
			3 = Do not enable SWJ pins
		0	Determines whether the application image digital signature verification (authentication) is performed.
0.7			0 = Authentication is enabled
8:7	App authenticate disable		1 = Authentication is disabled
			2 = Authentication is enabled
			3 = Authentication is enabled

Table 15-3	TOC2	FLAGS Bits	Default Settings	and Descriptions
	1002		Delaun Oenings,	

The wait window time is configurable; however, the CRC value used to validate the TOC2 must be updated after changing the value. New entries that need HASH can grow from the top starting at offset 0x28; entries that do not need HASH can grow from the bottom starting at offset 0x1F8. When the device is in the SECURE life-cycle state, the TOC2 can no longer be modified.

## 15.2.2 Life-cycle Stages and Protection States

SECURE and SECURE\_WITH\_DEBUG life-cycle stages are governed by eFuse. All life-cycle stages are irreversible once set. Table 15-4 shows the eFuse locations that store information, access restriction settings, and life-cycle stage settings.

Offset	# of Bytes	Name	Description
0x00	20	Reserved	Reserved for PSoC 6 MCU system usage
0x14	16	SECURE_HASH	Secure objects 128-bit hash
0x24	2	Reserved	Reserved
0x26	1	SECURE_HASH_ZEROS	Number of zeros in SECURE_HASH
0x27	2	DEAD_ACCESS_RESTRICT	Access restrictions in Dead life-cycle stage
0x29	2	SECURE_ACCESS_RESTRICT	Access restrictions in Secure life-cycle stage

Table 15-4. Object Location in eFuse



#### Table 15-4. Object Location in eFuse

Offset	# of Bytes	Name	Description
0x2B	1	LIFECYCLE_STAGE	Normal, Secure, and Secure with Debug fuse bits
0x2C	16	FACTORY_HASH	FACTORY_HASH value
0x40	16	CY_ASSET_HASH	CY_ASSET_HASH value
0x51	47	CUSTOMER_DATA	Customer data

Normal mode access restrictions to be applied on DAP are stored in SFlash.

Table 15-5	Normal Life-cv	cle Stage DAP	PRestriction Register in SFlash
10010 10 0.			

Offset	# of Bytes	Name	Description
0x1A00	2		Access restrictions applied to DAP in NORMAL life-cycle state.

The LIFECYCLE\_STAGE object in eFuse is used to set the life-cycle state of the device. Table 15-6 shows the bits and the associated settings of the LIFECYCLE STAGE location.

Table 15-6. eFuse Bits and Life-Cycle States

Bits	Field Name	Description
0	NORMAL	A '1' indicates that all factory trimming and testing is complete. The device is in NORMAL mode.
1	SECURE_WITH_DEBUG	A '1' indicates that the device is in SECURE_WITH_DEBUG mode. Before the device is tran- sitioned to this stage, the SECURE_HASH must have been programmed in eFuse and valid application code must have been programmed in the main flash.
2	SECURE	A '1' indicates that the device is in SECURE mode. The SECURE_HASH must have been pro- grammed in eFuse and valid application code has been programmed in the main flash.
3	RMA	This life-cycle stage allows Failure Analysis (FA). The part is transitioned to the RMA life-cycle stage when the customer wants Cypress to perform failure analysis. The customer erases all sensitive data before invoking the system call that transitions the part to RMA.

DAP settings for Secure and Dead protection states are set in the SECURE\_ACCESS\_RESTRICT0 and DEAD\_ACCESS\_RESTRICT0 registers. DAP settings for the Normal protection state is set in NORMAL\_ACCESS\_RESTRICTIONS in SFlash. Table 15-7 shows the format used to set the DAP settings for these states. For more information about the protection states, see the Device Security chapter on page 211.

Table 15-7. DAP Access Restriction Registers for Normal, Secure, and Dead Protection States (all default to 0)

Bits	Name	Description
0	CM0_AP_DISABLE	A '1' indicates that this device does not allow access to the M0+ debug access port.
1	CM4_AP_DISABLE	A '1' indicates that this device does not allow access to the M4 debug access port.



Bits	Name	Description
2	SYS_AP_DISABLE	A '1' indicates that this device does not allow access to the system debug access port.
3	SYS_AP_MPU_ENABLE         A '1' indicates that the MPU on the system debug access port must be programm locked according to the settings in the next four fields. The SYS_DISABLE bit mu '0' for this setting to matter. If the SYS_DISABLE bit is set to '1', then the next four invalid. This affects only the SYS_AP. It does not affect the CM0/4 AP.	
		This field indicates what portion of Supervisory Flash is accessible through the system debug access port. Only a portion of Supervisory Flash starting at the bottom of the area is exposed. Encoding is as follows:
	SFLASH_ALLOWED	0: entire region
5:4		1: one-half
		2: one-quarter
		3: nothing
		For example, for an encoding of "2: one-quarter", the valid code region starts at address 0x16000000 and will go up to one-quarter of the SFlash memory region.
		This field indicates what portion of the MMIO region is accessible through the system debug access port. Encoding is as follows:
7:6	MMIO ALLOWED	0: All MMIO registers
		1: Only IPC MMIO registers accessible (system calls)
		2, 3: No MMIO access

#### Table 15-7. DAP Access Restriction Registers for Normal, Secure, and Dead Protection States (all default to 0)

The SECURE\_ACCESS\_RESTRICT1, DEAD\_ACCESS\_RESTRICT1, and NORMAL\_ACCESS\_RESTRICTIONS [15:8] (SFlash) registers control debug access restriction to specific memory regions. Table 15-8 shows the format used to set these restrictions.


# Table 15-8. SECURE\_ACCESS\_RESTRICT1, DEAD\_ACCESS\_RESTRICT1, and NORMAL\_ACCESS\_RESTRICTIONS [15:8] Registers (All default to 0)

Bits	Name Description	
		This field indicates what portion of the main flash is accessible through the system debug access port. Only the portion starting at the bottom of flash (0x1000_0000) is exposed to the system DAP. The encoding is as follows:
		0: entire region
		1: seven-eighth
		2: three-fourth
2:0	FLASH_ALLOWED	3: one-half
		4: one-quarter
		5: one-eighth
		6: one-sixteenth
		7: nothing
		See Figure 15-2 for an example of the encoding for FLASH_ALLOWED.
5:3	SRAM_ALLOWED	This field indicates what portion of SRAM 0 is accessible through the system debug access port. Only the portion starting at the bottom of the area is exposed. Encoding is the same as FLASH_ALLOWED.
6	UNUSED	UNUSED
7	DIRECT_EXECUTE_DISABLE	Disables DirectExecute system call functionality (implemented in software). See the Nonvolatile Memory chapter on page 163 for more information.

As an example, if you want to limit the lower one-quarter of flash of a device with 2MB of flash, a "4" is written into the FLASH\_ALLOWED field. Only the flash area between 0x1000\_0000 and 0x1007\_FFFF will be accessible via the SYS\_DAP. The remaining areal between 0x1008\_0000 to 0x101F\_FFFF is not accessible. This means that only the lower quarter of flash can be reprogrammed, erased, or read by the debug port.







As shown in Figure 15-2, if you want to limit the lower fourth of flash of a device with 2MB of flash, write a '4' into the FLASH\_ALLOWED field. Only the flash area between 0x10000000 and 0x1007FFFF will be accessible via the SYS\_DAP. The remaining area between 0x10080000 to 0x101FFFFF would not be accessible. This means that only the lower fourth of flash can be reprogrammed, erased, or read by the debug port.

## 15.2.3 Secure Boot in ROM Boot

At the end of the ROM boot process, the SECURE eFuse bit is checked. If the life-cycle is SECURE, then ROM boot reads the SECURE access restrictions in eFuse and deploys the settings using the SYS\_AP MPU. If the APP\_AUTH\_DISABLE field of the TOC2 is not disabled, then ROM boot calculates the SECURE\_HASH value from the contents of Flash boot, the TOC1 and TOC2 structures, and the public key and compares it to the stored hash value (SECURE\_HASH) in eFuse. If they match, the Flash boot code and data are authentic. If the Flash boot code is authentic, then ROM boot will hand over the boot process to Flash boot, which resides in SFlash. If the Flash boot is not authentic, then the boot code sets the device into the DEAD protection state.

## 15.2.4 Protection Setting

ROM boot sets some of the protections units (SMPU, PPU, and MPU) during the boot process. It is recommended that these settings are not modified.

SYS\_AP DAP access restrictions are deployed by MPU15 based on access restrictions encoding stored in SFlash or eFuse. Eight MPU structures implement the SYS\_AP DAP access restrictions. If the SYS\_AP MPU is disabled, the following regions are available for access through the system debug access port.

Protection Structure	Attribute Settings	Protected Region	Region Base	Region Size (Bytes)
PROT_MPU15_MPU_STRUCT0	ADDR: 0x00000000 ATT: 0x9E000000	ALL	0x0000000	2G
PROT_MPU15_MPU_STRUCT1	ADDR: 0x402200F8 ATT: 0x8700007F	IPC	0x40220000	96



#### Table 15-9. Protection Setting

Protection Structure	Attribute Settings	Protected Region	Region Base	Region Size (Bytes)
PROT_MPU15_MPU_STRUCT2	-	Work flash region protection option is not present in PSoC 6	_	-
PROT_MPU15_MPU_STRUCT3	ADDR: 0x16000000 ATT: 0x8E00007F	SFlash	0x16000000	32K (SFlash size)
PROT_MPU15_MPU_STRUCT4	ADDR: 0x10000000 ATT: 0x9100007F	Flash	0x1000000	256K (Flash Size)
PROT_MPU15_MPU_STRUCT6	ADDR: 0x8000000 ATT: 0x9000007F	RAM0	0x08000000	128K (SRAM0 size)

Other protection units are set up during ROM boot to restrict access to various regions to ensure device security. The following tables list those structures, the regions they protect, and the protection settings applied to those regions. The protection settings are applied in all life-cycle stages except VIRGIN.

#### Table 15-10. Region Access

Region	Description
CPUSS_BOOT	Contains CM0+ protection context 0-3, debug port control, protection status, RAM, and ROM trim control registers.
EFUSE_CTL	EFUSE_CTL register. Specifies retention for eFuse registers.
EFUSE_DATA	Contains registers that support life-cycle setting, key storage, and other one-time-programmable data.
FM_CTL	Specifies flash hardware block control settings including direct memory cell access addressing, write enable, and interface selection.
Bottom 2KB of SRAM	Contains the system call stack.
SROM	Contains system firmware that supports ROM boot and system calls.
CRYPTO MMIO	Contains registers that support error correction, random number generation, device key locations, and other general cryptography information.
IPC MMIO	Contains registers that support inter-processor communication

#### Table 15-11. Protection Structures

Protection Structure	Protection (Read/Write)	Attribute Settings	Protected Region	Region Base	Region Size (Bytes)
PERI_MS_PPU_FX15	No Access	ATT0: 0x00000000	CRYPTO Memory buffer, used to store operand data for crypto operation	0x40108000	4К
PERI_MS_PPU_FX18	Write only in PC0 Read Always	ATT0: 0x1515151F ATT1: 0x15151515	CPUSS_BOOT	0x40202000	512
PERI_MS_PPU_FX58	Write only in PC0 Read Always	ATT0: 0x1515151F ATT1: 0x15151515	MPU15_MAIN DAP MPU	0x40237C00	1K
PERI_MS_PPU_FX68	R/W only in PC0	ATT0: 0x0000001F	FM_CTL	0x4024F000	4K
PERI_MS_PPU_FX148	R/W only in PC0	ATT0: 0x0000001F	EFUSE_CTL Registers	0x402C0000	128
PERI_MS_PPU_FX149	R/W only in PC0	ATT0: 0x0000001F	EFUSE_DATA Registers	0x402C0800	512



Protection Structure	Protection (Read/Write)	Attribute Settings	Protected Region	Region Base	Region Size (Bytes)
PROT_SMPU_SMPU_STRUCT15	Read only in PC0	ATT0: 0x8AFFFE00 ATT1: 0x80FFFE40	Last 2KB of SRAM	0x0801F7D0	2К
PROT_SMPU_SMPU_STRUCT14	Read only in PC0	ATT0: 0x8E00FF00 ATT1: 0x8700FF49	SROM area containing boot code, Crypto, and Flash macro controls.	0x00001000	24К
PERI_MS_PPU_PR2	Disable access during system calls with Crypto enabled (all access allowed otherwise)	ATT0: 1F1F1F1F ATT1: 1F1F1F1F	Entire Crypto MMIO region during any crypto operation	0x40100000	64K
PERI_MS_PPU_PR3	Disable access during system calls (all access allowed otherwise)	ATT0: 1F1F1F1F ATT1: 1F1F1F1F	IPC MMIO (during system calls)	0x40220000	32

## 15.2.5 SWD/JTAG Repurposing

The TOC2 flag option SWJ\_PIN\_CTL provides an option that allows users to set the default state of the debug ports when in the SECURE life cycle stage. User firmware can, at any time, change the configuration of the SWD/JTAG pins to another mode, peripheral, configuration, or purpose. To allow debugging of such applications, a configurable 'listen window' is provided in the TOC2 at offset 0x1F8 bits [4:2]. The boot process will connect and enables the JTAG/SWD interface if the SWJ\_PIN\_CTL is set to 0x10 and wait for a specified time before starting application firmware. It is expected that application firmware checks the CPUSS DP\_STATUS.SWJ\_CONNECTED bit and repurposes the pins only when no SWD/JTAG connection is available.

## 15.2.6 Waking up from Hibernate

Waking up from Hibernate mode will result in system boot. The integrity checks on the SFlash trim values and SWD/JTAG connection delay (listen window in Flash boot) are skipped when waking from hibernate.


## 15.2.7 Disable Watchdog Timer

The ROM boot code will disable the watchdog timer (WDT) if the eFuse.WDT\_DISABLE bit is set.

## 15.2.8 ROM Boot Flow Chart

Figure 15-3 shows the ROM boot flow chart.





#### Figure 15-3. ROM Boot Flow Chart



# 15.3 Flash Boot

## 15.3.1 Overview

The second stage of boot, Flash boot, is entered after ROM boot has authenticated the Flash boot image if the device is in the SECURE or SECURE\_WITH\_DEBUG life-cycle stage, or if the APP\_AUTH\_DISABLE field is not set in TOC2. In the SECURE or SECURE\_WITH\_DEBUG life-cycle states, flash boot prevents an application that does not pass integrity checks from running. The integrity checks can optionally be enabled in the NORMAL mode by setting the APP\_AUTH\_DISABLE field in TOC2 to any 2-bit value other than 1. This ensures that the application originates from a valid source and has not been altered.

The Flash boot firmware:

- Runs on the security processor (Cortex-M0+)
- Validates the contents of the TOC2
- Validates the user application in the Secure life-cycle state or optionally in the Normal life-cycle state
- Sets up the debug access port (DAP)
- Enables system calls
- Hands control to the user application

## 15.3.2 Features of Flash Boot

- RSASSA PKCS1 V1.5 with SHA-256 User Application Signature Verification
- 2048-bit RSA public key with pre-calculated key coefficients for RSA calculation speed increase
- Support for all device life-cycle stages
- Configurable debug listen window

## 15.3.3 Using Flash Boot

Flash boot can be used to allow only authenticated firmware to run on a given platform.

Flash boot determines the life-cycle stage, validates the TOC2, and optionally validates the firmware before transferring execution to the user's CM0+ application code. The user's CM0+ application enables the CM4 core.

The user firmware will not execute if it is modified by third-party malicious software. The user firmware in flash is validated using the RSA algorithm. The 2048-bit public key in SFlash and the digital signature stored with the user application are located using the table of contents, which is located at the end of SFlash. The public key is hashed by SECURE\_HASH and is validated during boot time. If the code is defined as insecure, the device will go to dead mode with limited debug capabilities determined by the eFuse settings.

## 15.3.4 Flash Boot Layout

Flash boot consists of a Header field and a Code Segment field. For hash calculation, the object size must be a multiple of 16B so zero padding is applied in the Code Segment.



M0 ode egment	Core[0] code and data (Flash boot, Flash Patch) Core[0] Vector Table	
egment	Core[0] Vector Table	
	Alignment Padding	
oodor	Core0 CPU ID/Index	
Tleader	Core0 VT offset	
	Number of cores (N)	
	Attributes	
	Application ID/Version	
	Object Size	
E	eader	

#### Figure 15-4. Flash Boot Layout

## 15.3.4.1 Header

The Flash boot header consists of:

- The Flash boot object size
- The Flash boot application version
- The number of cores (set to '1' for Flash boot)
- CM0+ vector table offset
- Cypress ID and CPU Core Index

## 15.3.4.2 Code Segment


The CM0 code segment consists of:


- CM0+ vector table
- CM0+ Flash boot code and data
- Zero padding to make the Flash boot object a multiple of 16B

## 15.3.5 Flash Boot Flow Chart

The Flash boot program flow is shown in Figure 15-5. The entry point is a fixed offset in SFlash. Each section of the flow chart is labeled with an index number. In the sections following the flow chart, explanations of each step are provided with the associated index number.









## 15.3.5.1 Entry from ROM Boot (0)

ROM boot transfers control to Flash boot after it validates the SFlash block and TOC1 in the user flash.

## 15.3.5.2 Basic Initialization (1)

This stage sets the value of the stack pointer during runtime. To support recovery from Hard-Fault exceptions during Flash boot, this stage also enables interrupts.

## 15.3.5.3 Is TOC2 Valid? (2)

The TOC2 may be in three states:

- VALID: The TOC2 structure and CRC are valid. This is the default state of the TOC2.
- CORRUPTED: Either the TOC2 structure or CRC value are incorrect.
- ERASED: The first two 32-bit words at the start of TOC2 are equal to the SFlash erase value. The erased value is 0x0000\_0000.

If the PROTECTION is SECURE then ERASED state is a part of CORRUPTED state.

If the PROTECTION is not SECURE then ERASED state is a special case of VALID state. In this case, Flash boot treats all the TOC2 entries as having a default value:

- SFLASH\_TOC2\_FIRST\_USER\_APP\_ADDR is 0x1000\_0000 (the start of Flash).
- SFLASH\_TOC2\_FIRST\_USER\_APP\_FORMAT is 0 (Basic Application Format).
- SFLASH\_TOC2\_FLAGS = 0x0000\_0000

The other TOC2 entries will not be used when TOC2 is in ERASED or corrupted states.

## 15.3.5.4 Is Hard Fault Triggered? (3)

The Flash boot test system requires a way to trigger a hard fault in the Flash boot code. The condition to trigger a hard-fault is as follows:

- 1. SFLASH FLAGS bit FB HARDFAULT is set.
- 2. A 32-bit word in TOC2 at offset + 500 contains an address to a 32-bit word named HardFaultTrigger.
- 3. HardFaultTrigger value is 0x0000\_0001.

### 15.3.5.5 Trigger a Hard Fault (4)

Flash boot can be used to trigger a hard fault for a testing purposes.

This can be done, for example, by a 32-bit word read or write to an unaligned address, or to an invalid memory region.

The hard fault handler recovers the MCU into the DEAD state branch. In this branch, an error code is set and the DAP is enabled.

## 15.3.5.6 Get App #0 Reset Handler (5)

Flash boot reads the application start address from the TOC2 entry:

■ SFLASH\_TOC2\_FIRST\_USER\_APP\_ADDR for App#0.

The application format is stored in the TOC2 entry:

SFLASH\_TOC2\_FIRST\_USER\_APP\_FORMAT for App #0.

The address of reset handler inside the application depends on the application format.

### 15.3.5.7 Is Reset Handler Valid? (6)

Flash boot checks if the address of the reset handler for the user application is in RAM, SFlash, or application flash.

## 15.3.5.8 Authenticate App? (7)

Flash boot optionally authenticates a digital signature for the application image if the TOC2\_FLAGS bit APP AUTH DISABLE = 0.

If this field is set then the authentication step is skipped.

## 15.3.5.9 Is Public Key Valid (8)

The public key structure is filled by the user. Thus, it must be validated to ensure the correctness of the its entries before being used.

### 15.3.5.10 Is Digital Signature Valid? (9)


The user application located in main flash is validated using the standard RSA 2048-bit algorithm (RSASSA-PKCS1v1\_5-2048). The public key used for this operation is stored in the user public key area of SFlash.

The application can be in one of three formats, only two of which are validated using a public key.

The Crypto block is used for validation and is only enabled during the application validation process to conserve power.

The following figure shows the application validation flow.





#### Figure 15-6. Application Validation

## 15.3.5.11 Enable System Calls (10)

At this point the system calls are enabled. A table of the system calls is found in SROM API Library on page 169. The function calls are access via IPC that communicate to the CM0+ with interrupts. The SROM function EnableSystemCall() is called to enable these system calls.

### 15.3.5.12 Is DAP Enabled (11)

Determines if the Debug Access Port (DAP) is enabled by reading the CPUSS\_AP\_CTL register, that was set during ROM BOOT. The DAP consist of three sections: CM4 AP, CM0+ AP, and System AP. If any of these APs are enabled, then the DAP is considered to be enabled.

### 15.3.5.13 Configure SWD/JTAG Pins (12)

The SWD and JTAG pins are configured based on the values set in the TOC2\_FLAGS bit SWJ\_PIN\_CTL. The CPUSS\_AP\_CTL register will be used to set DAP.

#### 15.3.5.14 Wake from Hibernate? (13)

If the reason for the reset was wake from hibernate, skip the wait window and test mode check.

#### 15.3.5.15 Wait Window (14)

The CPU delays execution to allow the debug hardware to acquire the CM0+. The default delay time is 20 ms, but the user can set other delay options. For a SECURE mode device, it is recommended to set the delay to 0 as debug will not be enabled.

This delay allows the debug hardware to acquire the debug interface and set the operation to test mode.

### 15.3.5.16 Test Mode Enable? (15)

After the listen window delay, the firmware checks if the SRSS\_TST\_MODE register has either TEST\_MODE or TEST\_KEY\_DFT\_EN bit set. If either bit is set, execution is transferred to an endless loop in SROM. This is done by calling the BusyWaitLoop() ROM boot function.

#### 15.3.5.17 Launch CM0+ Application (16)

If the TOC2 is erased and the life-cycle stage is NORMAL, Flash boot assumes that an application is in the "Basic Application Format" and the application start address is the start of the user flash.



If the TOC2 is valid and the life-cycle stage is NORMAL, then the application can be in either the Basic or Cypress Standard Secure application formats.

Otherwise, the application is stored in the Cypress Secure application format.

The procedure to launch a user application is:

- 1. Set CPUSS\_CM0\_VECTOR\_TABLE\_BASE to the start of the user application interrupt vector table.
- Set CPUSS\_CM4\_VECTOR\_TABLE\_BASE to 0xFFFF\_0000.
- 3. Perform a core reset.
- 4. After a core reset is performed ROM boot is launched (on CM0+).
- ROM boot checks if CPUSS\_PROTECTION ! = 0, which means ROM boot is launched on CM0+ after a core reset.
- If (5) is true, ROM boot sets SP and PC register values from the user interrupt vector table. The address of a user application interrupt vector table is stored at step (1) to CPUSS\_CM0\_VECTOR\_TABLE\_BASE.
- 7. When ROM boot sets PC register value with the user reset handler address, user code starts executing.

#### Table 15-12. Error Code

#### 15.3.5.18 Set Up SP (17)

The SP register value for Flash boot is at the top of user RAM.

#### 15.3.5.19 Idle Loop (18)

Before going to an idle loop the Flash boot sets the CPUSS\_CM0\_VECTOR\_TABLE\_BASE MMIO register to 0xFFFF\_0000.

In this state, a NMI interrupt can wake up the device. To prevent unwanted firmware access, device access restrictions must be set up correctly for the appropriate life cycle stage. The protection settings for each life-cycle stage are listed in Life-cycle Stages and Protection States on page 195.

### 15.3.5.20 Set Error Code (30)

If the user application flash or the TOC2 was determined to be invalid, an error code will be written to IPC.DATA (structure 2); this will enable to detect the cause during debug.

Error Name	Value	Description
CY_FB_STATUS_SUCCESS	0xA100_0100	Success status value
CY_FB_STATUS_BUSY_WAIT_LOOP	0xA100_0101	Debugger probe acquired the device in Test Mode. The Flash boot entered a busy wait loop.
		Application signature validation failed for the device families where flash boot launches only one application from TOC2.
CY_FB_ERROR_INVALID_APP_SIGN	0xF100_0100	Either the application structure or a digital signature is invalid for the device families in which Flash boot may launch either of two applications in TOC2.
CY_FB_ERROR_INVALID_TOC	0xF100_0101	Empty or invalid TOC
CY_FB_ERROR_INVALID_KEY	0xF100_0102	Invalid public key
CY_FB_ERROR_UNREACHABLE	0xF100_0103	Unreachable code
CY_FB_ERROR_TOC_DATA_CLOCK	0xF100_0104	TOC contains invalid CM0+ clock attribute
CY_FB_ERROR_TOC_DATA_DELAY	0xF100_0105	TOC contains invalid listen window delay
CY_FB_ERROR_FLL_CONFIG	0xF100_0106	FLL configuration failed
CY_FB_ERROR_INVALID_APP0_DATA	0xF100_0107	Application structure is invalid for the device families in which Flash boot may launch only one application from TOC2
CY_FB_ERROR_CRYPTO	0xF100_0108	Error in Crypto operation
CY_FB_ERROR_INVALID_PARAM	0xF100_0109	Invalid parameter value
CY_FB_ERROR_BOOT_HARD_FAULT	0xF100_010a	A hard fault exception had happened in the Flash boot
CY_FB_ERROR_UNEXPECTED_INTERRUPT	0xF100_010B	Any unexpected interrupt had happened in the Flash boot
CY_FB_ERROR_BOOTLOADER	0xF100_0140	Any bootloader error
CY_FB_ERROR_BOOT_LIN_INIT	0xF100_0141	Bootloader error, LIN initialization failed
CY_FB_ERROR_BOOT_LIN_SET_CMD	0xF100_0142	Bootloader error, LinSetCmd() failed



### 15.3.5.21 *Protection* = *Virgin?* (31)

The CPUSS\_PROTECTION MMIO register value is compared to the desired protection mode.

## 15.3.5.22 Life Cycle = SECURE (32)

The life-cycle stage value is stored in eFuse. To determine this value, Flash boot reads the corresponding eFuse bits. If the SECURE life-cycle bit is set in eFuse, then the device is in the SECURE life-cycle stage. Otherwise, the device is in another life-cycle stage.

**Note:** Life-cycle stage is not the same as protection mode. In this case, SECURE\_WITH\_DEBUG is not equal to SECURE life-cycle stage; however, the protection state equals to SECURE for both these stages.

### 15.3.5.23 *Protection = DEAD (33)*

In DEAD protection state, the system will not attempt to start any flash firmware and will restrict access to system resources to shield secure/sensitive information. The intention is to allow a controlled set of failure analysis capabilities only. By default, DEAD mode is open to all debug functions and users should change to the level of security required.

## 15.3.5.24 Deploy Access Restrictions (34)

SECURE\_DEAD access restrictions are applied for entering DEAD branch from the SECURE life-cycle stage.

Assess restrictions are applied by calling the RestrictAccess() ROM boot function.

## 15.3.5.25 Set Up DAP from AR (35)

ROM boot function GetAccessRestrictStruct() is called to determine which APs (access points, one of CM0+ AP, CM4, and TC) are enabled. Based on this information the proper values are written to the CPUSS\_AP\_CTL register.

### 15.3.5.26 Apply System Protection (36)

System protection settings are usually applied by ROM boot code before entering Flash boot. If the device enters the DEAD branch, the system protection settings are changed. Thus, Flash boot calls the ROM boot function ApplyProtectionSettings() to reconfigure them.

# 16. eFuse Memory



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The eFuse memory consists of a set of eFuse bits. When an eFuse bit is programmed, or "blown", its value can never be changed. Some of the eFuse bits are used to store various unchanging device parameters, including critical device factory trim settings, device life cycle stages (see the Device Security chapter on page 211), DAP security settings, and encryption keys. Other eFuse bits are available for custom use.

# 16.1 Features

The PSoC 6 MCU eFuses have the following features:

- A total of 1024 eFuse bits. 512 of them are available for custom purposes.
- The eFuse bits are programmed one at a time, in a manufacturing environment. The eFuse bits cannot be programmed in the field.
- Multiple eFuses can be read at the bit or byte level through a PDL API function call or an SROM call. An unblown eFuse reads as logic 0 and a blown eFuse reads as logic 1. There are no hardware connections from eFuse bits to elsewhere in the device.
- SROM system calls are available to program and read eFuses. See the Nonvolatile Memory chapter on page 163. For detailed information on programming eFuses, see the PSoC 6 MCU Programming Specifications.

# 16.2 Architecture

The PSoC 6 MCU eFuses can be programmed only in a manufacturing environment. V<sub>DDIO0</sub> must be set to 2.5 V, and the device must be in a specific test mode, entered through an XRES key. For more information, see the *PSoC 6 MCU Programming Specifications*.

Table 16-1 shows the usage of the PSoC 6 MCU eFuse bytes.

Offset	No. of Bytes	Name	Description
0	20	Reserved	Reserved for PSoC 6 MCU system usage
20	16	SECURE_HASH	Secure objects 128-bit hash
36	2	Reserved	Reserved for PSoC 6 MCU system usage
38	1	SECURE_HASH_ZEROS	Number of zeros in SECURE_HASH
39	2	DEAD_ACCESS_RESTRICT	Access restrictions in DEAD life cycle stage

Table 16-1. PSoC 6 MCU eFuse Byte Assignments



#### Table 16-1. PSoC 6 MCU eFuse Byte Assignments

Offset	No. of Bytes	Name	Description
41	2	SECURE_ACCESS_RESTRICT	Access restrictions in SECURE life cycle stage
43	1	LIFECYCLE_STAGE	Life cycle state
44	17	FACTORY_HASH, FACTORY_HASH_ZEROS	Secure objects 128-bit hash plus number of zeros in the hash
61	2	Reserved	Reserved for PSoC 6 MCU system usage
63	1	Unused	Not used
64	17	CY_ASSET_HASH, CY_ASSET_HASH_ZEROS	Similar to the factory hash, but it does not include trim values so it will be the same for all parts with the same silicon and firmware version. (This is generated and written to eFuse automatically).
81	47	CUSTOMER_DATA	Custom data

# 17. Device Security



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The PSoC 6 MCU offers several features to protect user designs from unauthorized access or copying. Selecting a secure life cycle stage, enabling flash protection, and using hardware-based encryption can provide a high level of security.

# 17.1 Features

The PSoC 6 MCU provides the following device security features:

- Nonvolatile and irreversible life cycle stages that can limit program and debug access.
- Shared memory protection unit (SMPU) that provides programmable flash, SRAM, and register protection.
- Cryptographic function block that provides hardware-based encryption and decryption of data and code.


## 17.2 Architecture

## 17.2.1 Life Cycle Stages and Protection States

PSoC 6 MCUs have configurable, nonvolatile life cycle stages. Life cycle stages follow a strict, irreversible progression governed by writing to eFuse – a 1024-bit nonvolatile memory with each bit being one time programmable (OTP). The eFuse can hold unalterable keys and trim information. See the eFuse Memory chapter on page 209 for more details of the eFuse; see the Nonvolatile Memory chapter on page 163 for eFuse access system calls.

This chapter discusses hardware blocks used to implement device security. For system-level implementation of device security, see *AN221111 - PSoC™ 6 MCU designing a custom secured system*.





#### Figure 17-1. PSoC 6 MCU Life Cycle Stage Transitions

The EFUSE\_DATA\_LIFECYCLE\_STAGE eFuse governs the life-cycle stages.

## 17.2.2 Flash Security

PSoC 6 MCUs include a flexible flash-protection system that controls access to flash memory. This feature is designed to secure proprietary code, but it can also be used to protect against inadvertent writes to the bootloader portion of flash.

Flash memory is organized in sectors. Flash protection is provided by a shared memory protection unit (SMPU). The SMPU is intended to distinguish between different protection contexts and to distinguish secure from non-secure accesses. The system function that performs flash programming first looks at the SMPU settings and will not allow to program or erase flash blocks protected by the SMPUs.

For more details, see the Protection Units chapter on page 40.

## 17.2.3 Hardware-Based Encryption

The PSoC 6 MCU has a cryptographic block (Crypto) that provides hardware implementation and acceleration of cryptographic functions. It implements symmetric key encryption and decryption, hashing, message authentication, random number generation (pseudo and true), and cyclic redundancy checking. It can work with internal as well as external memory. See the Cryptographic Function Block (Crypto) chapter on page 110 and Serial Memory Interface (SMIF) chapter on page 355 for more details.

# Section C: System Resources Subsystem (SRSS)



This section encompasses the following chapters:

- I/O System chapter on page 214
- Reset System chapter on page 236
- Clocking System chapter on page 240
- Backup System chapter on page 255
- Watchdog Timer chapter on page 262
- Power Supply and Monitoring chapter on page 273
- Device Power Modes chapter on page 280
- Trigger Multiplexer Block chapter on page 290

## **Top Level Architecture**

Color Key:		System Resources				
Power Modes and Domains		Power		Clocks		
System LP/ULP Mode		OVP	LVD	IMO	ECO	
CPUs Active/Sleep		POR	BOD	FLL	PLL	
System DeepSleep Mode		Buck Regulator		2x MCWDT		
				ILO	WDT	
System Hibernate Mode		XRES	Reset	RTC	WCO	
Backup Domain		Backu	p Regs	PMIC	Control	

Figure C-1. System-Wide Resources Block Diagram

# 18. I/O System



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

This chapter explains the PSoC 6 MCU I/O system, its features, architecture, operating modes, and interrupts. The I/O system provides the interface between the CPU core and peripheral components to the outside world. The flexibility of PSoC 6 MCUs and the capability of its I/O to route most signals to most pins greatly simplifies circuit design and board layout. The GPIO pins in the PSoC 6 MCU family are grouped into ports; a port can have a maximum of eight GPIO pins.

## 18.1 Features

The PSoC 6 MCU GPIOs have these features:

- Analog and digital input and output capabilities
- Eight drive strength modes
- Separate port read and write registers
- Overvoltage tolerant (OVT-GPIO) pins
- Separate I/O supplies and voltages for up to six groups of I/O
- Edge-triggered interrupts on rising edge, falling edge, or on both edges, on all GPIO
- Slew rate control
- Frozen mode for latching previous state (used to retain the I/O state in System Hibernate Power mode)
- Selectable CMOS and low-voltage LVTTL input buffer mode
- CapSense support
- Smart I/O provides the ability to perform Boolean functions in the I/O signal path
- Segment LCD drive support



# 18.2 Architecture

The PSoC 6 MCU is equipped with analog and digital peripherals. Figure 18-1 shows an overview of the routing between the peripherals and pins.





Figure 18-1. GPIO Interface Overview

GPIO pins are connected to I/O cells. These cells are equipped with an input buffer for the digital input, providing high input impedance and a driver for the digital output signals. The digital peripherals connect to the I/O cells via the high-speed I/O matrix (HSIOM). The HSIOM for each pin contains multiplexers to connect between the selected peripheral and the pin. Analog peripherals such as SAR ADC, Continuous Time Block (CTB), Low-Power comparator (LPCOMP), and CapSense are either connected to the GPIO pins directly or through the AMUXBUS.



## 18.2.1 I/O Cell Architecture

Figure 18-2 shows the I/O cell architecture present in every GPIO cell. It comprises an input buffer and an output driver that connect to the HSIOM multiplexers for digital input and output signals. Analog peripherals connect directly to the pin for point to point connections or use the AMUXBUS.





## 18.2.2 Digital Input Buffer

The digital input buffer provides a high-impedance buffer for the external digital input. The buffer is enabled or disabled by the IN\_EN[7:0] bit of the Port Configuration Register (GPIO PRTx CFG, where x is the port number).

The input buffer is connected to the HSIOM for routing to the CPU port registers and selected peripherals. Writing to the HSIOM port select register (HSIOM\_PORT\_SELx) selects the pin connection. See the PSoC 61 datasheet/PSoC 62 datasheet for the specific connections available for each pin.

If a pin is connected only to an analog signal, the input buffer should be disabled to avoid crowbar currents.

Each pin's input buffer trip point and hysteresis are configurable for the following modes:

- CMOS +  $I^2C$
- TTL

These buffer modes are selected by the VTRIP\_SEL[7:0]\_0 bit of the Port Input Buffer Configuration register. (GPIO\_PRTx\_CFG\_IN).

#### 18.2.3 Digital Output Driver

Pins are driven by the digital output driver. It consists of circuitry to implement different drive modes and slew rate control for the digital output signals. The HSIOM selects the control source for the output driver. The two primary types of control sources are CPU registers and fixed-function digital peripherals. A particular HSIOM connection is selected by

writing to the HSIOM port select register (HSIOM\_PORT\_SELx).

I/O ports are powered by different sources. The specific allocation of ports to supply sources can be found in the Pinout section of the PSoC 61 datasheet/PSoC 62 datasheet.

Each GPIO pin has ESD diodes to clamp the pin voltage to the I/O supply source. Ensure that the voltage at the pin does not exceed the I/O supply voltage  $V_{DDIO}/V_{DDD}/V_{DDA}$  or drop below  $V_{SSIO}/V_{SSA}/V_{SSA}$ . For the absolute maximum and minimum GPIO voltage, see the PSoC 61 datasheet/ PSoC 62 datasheet.

#### 18.2.3.1 Drive Modes

Each I/O is individually configurable to one of eight drive modes by the DRIVE\_MODE[7:0] field of the Port Configuration register, GPIO\_PRTx\_CFG. Table 18-1 lists the drive modes. Drive mode '1' is reserved and should not be used in most designs. CPU register and AMUXBUS connections support seven discrete drive modes to maximize design flexibility. Fixed-function digital peripherals, such as SCB and TCPWM blocks, support modified functionality for the same seven drive modes compatible with fixed peripheral signaling. Figure 18-3 shows simplified output driver diagrams of the pin view for CPU register control on each of the eight drive modes. Figure 18-4 is a simplified output driver diagram that shows the pin view for fixed-function-based peripherals for each of the eight drive modes.

		CPU Register, AMUXBUS				Fixed-Function Digital Peripheral			
Drive Mode	Value	OUT_EN = 1		OUT_EN = 0		OUT_EN = 1		OUT_EN = 0	
		OUT = 1	OUT = 0	OUT = 1	OUT = 0	OUT = 1	OUT = 0	OUT = 1	OUT = 0
High Impedance	0	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z
Reserved	1	Strong 1	Strong 0	HI-Z	HI-Z	Strong 1	Strong 0	Weak 1 & 0	Weak 1 & 0
Resistive Pull Up	2	Weak 1	Strong 0	HI-Z	HI-Z	Strong 1	Strong 0	Weak 1	Weak 1
Resistive Pull Down	3	Strong 1	Weak 0	HI-Z	HI-Z	Strong 1	Strong 0	Weak 0	Weak 0
Open Drain, Drives Low	4	HI-Z	Strong 0	HI-Z	HI-Z	Strong 1	Strong 0	HI-Z	HI-Z
Open Drain, Drives High	5	Strong 1	HI-Z	HI-Z	HI-Z	Strong 1	Strong 0	HI-Z	HI-Z
Strong	6	Strong 1	Strong 0	HI-Z	HI-Z	Strong 1	Strong 0	HI-Z	HI-Z
Resistive Pull Up and Down	7	Weak 1	Weak 0	HI-Z	HI-Z	Strong 1	Strong 0	Weak 1	Weak 0







Figure 18-3. CPU I/O Drive Mode Block Diagram







#### ■ High-Impedance

This is the standard high-impedance (HI-Z) state recommended for analog and digital inputs. For digital signals, the input buffer is enabled; for analog signals, the input buffer is typically disabled to reduce crowbar current and leakage in low-power designs. To achieve the lowest device current, unused GPIOs must be configured to the high-impedance drive mode with input buffer disabled. Highimpedance drive mode with input buffer disabled is also the default pin reset state.

Resistive Pull-Up or Resistive Pull-Down

Resistive modes provide a series resistance in one of the data states and strong drive in the other. Pins can be used for either digital input or digital output in these modes. If resistive pull-up is required, a '1' must be written to that pin's Data Register bit. If resistive pull-down is required, a '0' must be written to that pin's Data Register. Interfacing mechanical switches is a common application of these drive modes. The resistive modes are also used to interface PSoC with open drain drive lines. Resistive pull-up is used when the input is open drain low and resistive pull-down is used when the input is open drain high.

• Open Drain Drives High and Open Drain Drives Low

Open drain modes provide high impedance in one of the data states and strong drive in the other. Pins are useful as digital inputs or outputs in these modes. Therefore, these modes are widely used in bidirectional digital communication. Open drain drive high mode is used when the signal is externally pulled down and open drain drive low is used when the signal is externally pulled high. A common application for the open drain drives low mode is driving I<sup>2</sup>C bus signal lines.

Strong Drive

The strong drive mode is the standard digital output mode for pins; it provides a strong CMOS output drive in both high and low states. Strong drive mode pins should not be used as inputs under normal circumstances. This mode is often used for digital output signals or to drive external devices.

Resistive Pull-Up and Resistive Pull-Down

In the resistive pull-up and pull-down mode, the GPIO will have a series resistance in both logic 1 and logic 0 output states. The high data state is pulled up while the low data state is pulled down. This mode is useful when the pin is driven by other signals that may cause shorts.

#### 18.2.3.2 Slew Rate Control

GPIO pins have fast and slow output slew rate options for the strong drivers configured using the SLOW bit of the port output configuration register (GPIO\_PRTx\_CFG\_OUT). By default, this bit is cleared and the port works in fast slew mode. This bit can be set if a slow slew rate is required. Slower slew rate results in reduced EMI and crosstalk and are recommended for low-frequency signals or signals without strict timing constraints.

When configured for fast slew rate, the drive strength can be set to one of four levels using the DRIVE\_SEL field of the port output configuration register (GPIO\_PRTx\_CFG\_OUT). The drive strength field determines the active portion of the output drivers used and can affect the slew rate of output signals. Drive strength options are full drive strength (default), one-half strength, one-quarter strength, and oneeighth strength. Drive strength must be set to full drive strength when the slow slew rate bit (SLOW) is set.

**Note:** For some devices in the PSoC 6 MCU family, simultaneous GPIO switching with unrestricted drive strengths and frequency can induce noise in on-chip subsystems affecting CapSense and ADC results. Refer to the Errata section in the respective device datasheet for details.

#### 18.2.3.3 GPIO-OVT Pins

Select device pins are overvoltage tolerant (OVT) and are useful for interfacing to busses or other signals that may exceed the pin's  $V_{DDIO}$  supply, or where the whole device supply or pin  $V_{DDIO}$  may not be always present. They are identical to regular GPIOs with the additional feature of being overvoltage tolerant. GPIO-OVT pins have hardware to compare  $V_{DDIO}$  to the pin voltage. If the pin voltage exceeds  $V_{DDIO}$ , the output driver is disabled and the pin driver is tristated. This results in negligible current sink at the pin.

Note that in overvoltage conditions, the input buffer data will not be valid if the external source's specification of V<sub>OH</sub> and V<sub>OL</sub> do not match the trip points of the input buffer defined by the current V<sub>DDIO</sub> voltage.



# 18.3 High-Speed I/O Matrix

The high-speed I/O matrix (HSIOM) is a set of high-speed multiplexers that route internal CPU and peripheral signals to and from GPIOs. HSIOM allows GPIOs to be shared with multiple functions and multiplexes the pin connection to a user-selected peripheral. The HSIOM\_PRTx\_PORT\_SEL[1:0] registers allow a single selection from up to 32 different connections to each pin as listed in Table 18-2.

	Digital Driver Sig		Signal Source			Switches	
SELy_SEL	Name	OUT	OUT_EN	Signal Destination	AMUXA	AMUXB	Description
0	GPIO	OUT Register	1	IN Register	0	0	GPIO_PRTx_OUT register controls OUT
1	GPIO_DSI	OUT Register	DSI OUT_EN	IN Register	0	0	GPIO_PRTx_OUT register controls OUT, DSI controls OUT_EN
2	DSI_DSI	DSI OUT	DSI OUT_EN	DSI IN	0	0	DSI controls OUT and OUT_EN
3	DSI_GPIO	DSI OUT	OUT Register	DSI IN	0	0	DSI controls OUT, GPIO_PRTx_OUT register controls OUT_EN
4	AMUXA	OUT Register	1	IN Register	1	0	Analog mux bus A connected to pin
5	AMUXB	OUT Register	1	IN Register	0	1	Analog mux bus B connected to pin
6	AMUXA_DSI	OUT Register	IDSI OUT_EN	IN Register	DSI OUT	0	DSI controls analog mux bus A connection to pin, GPIO_PRTx_OUT register controls OUT, DSI OUT_EN controls OUT_EN
7	AMUXB_DSI	OUT Register	IDSI OUT_EN	IN Register	0	DSI OUT	DSI controls analog mux bus B connection to pin, GPIO_PRTx_OUT register controls OUT, DSI OUT_EN controls OUT_EN
8	ACT_0	Active Source OUT	Active Source OUT_EN	Active Source IN	0	0	Active functionality 0 - See the datasheet for specific pin connectivity
9	ACT_1	Active Source OUT	Active Source OUT_EN	Active Source IN	0	0	Active functionality 1 - See the datasheet for specific pin connectivity
10	ACT_2	Active Source OUT	Active Source OUT_EN	Active Source IN	0	0	Active functionality 2 - See the datasheet for specific pin connectivity
11	ACT_3	Active Source OUT	Active Source OUT_EN	Active Source IN	0	0	Active functionality 3 - See the datasheet for specific pin connectivity
12	DS_0	Deep Sleep Source OUT	Deep Sleep Source OUT- _EN	Deep Sleep IN	0	0	Deep Sleep functionality 0 - See the datasheet for specific pin connectivity
13	DS_1	Deep Sleep Source OUT	Deep Sleep Source OUT- _EN	Deep Sleep IN	0	0	Deep Sleep functionality 1 - See the datasheet for specific pin connectivity
14	DS_2	Deep Sleep Source OUT	Deep Sleep Source OUT- _EN	Deep Sleep IN	0	0	Deep Sleep functionality 2 - See the datasheet for specific pin connectivity
15	DS_3	Deep Sleep Source OUT	Deep Sleep Source OUT- _EN	Deep Sleep IN	0	0	Deep Sleep functionality 3 - See the datasheet for specific pin connectivity
16	ACT_4	Active Source OUT	Active Source OUT_EN	Active Source IN	0	0	Active functionality 4 - See the datasheet for specific pin connectivity
17	ACT_5	Active Source OUT	Active Source OUT_EN	Active Source IN	0	0	Active functionality 5 - See the datasheet for specific pin connectivity
18	ACT_6	Active Source OUT	Active Source OUT_EN	Active Source IN	0	0	Active functionality 6 - See the datasheet for specific pin connectivity

Table 18-2. HSIOM Connections



#### Table 18-2. HSIOM Connections

		Digital Driver Signal Source		Digital Input	Analog Switches		
SELy_SEL	Name	OUT	OUT_EN	Signal Destination	AMUXA	AMUXB	Description
19	ACT_7	Active Source OUT	Active Source OUT_EN	Active Source IN	0	0	Active functionality 7 - See the datasheet for specific pin connectivity
20	ACT_8	Active Source OUT	Active Source OUT_EN	Active Source IN	0	0	Active functionality 8 - See the datasheet for specific pin connectivity
21	ACT_9	Active Source OUT	Active Source OUT_EN	Active Source IN	0	0	Active functionality 9 - See the datasheet for specific pin connectivity
22	ACT_10	Active Source OUT	Active Source OUT_EN	Active Source IN	0	0	Active functionality 10 - See the datasheet for specific pin connectivity
23	ACT_11	Active Source OUT	Active Source OUT_EN	Active Source IN	0	0	Active functionality 11 - See the datasheet for specific pin connectivity
24	ACT_12	Active Source OUT	Active Source OUT_EN	Active Source IN	0	0	Active functionality 12 - See the datasheet for specific pin connectivity
25	ACT_13	Active Source OUT	Active Source OUT_EN	Active Source IN	0	0	Active functionality 13 - See the datasheet for specific pin connectivity
26	ACT_14	Active Source OUT	Active Source OUT_EN	Active Source IN	0	0	Active functionality 14 - See the datasheet for specific pin connectivity
27	ACT_15	Active Source OUT	Active Source OUT_EN	Active Source IN	0	0	Active functionality 15 - See the datasheet for specific pin connectivity
28	DS_4	Deep Sleep Source OUT	Deep Sleep Source OUT- _EN	Deep Sleep IN	0	0	Deep Sleep functionality 4 - See the datasheet for specific pin connectivity
29	DS_5	Deep Sleep Source OUT	Deep Sleep Source OUT- _EN	Deep Sleep IN	0	0	Deep Sleep functionality 5 - See the datasheet for specific pin connectivity
30	DS_6	Deep Sleep Source OUT	Deep Sleep Source OUT- _EN	Deep Sleep IN	0	0	Deep Sleep functionality 6 - See the datasheet for specific pin connectivity
31	DS_7	Deep Sleep Source OUT	Deep Sleep Source OUT- _EN	Deep Sleep IN	0	0	Deep Sleep functionality 7 - See the datasheet for specific pin connectivity

**Note:** The Active and Deep Sleep sources are pin dependent. See the "Pinouts" section of the PSoC 61 datasheet/PSoC 62 datasheet for more details on the features supported by each pin.



# 18.4 I/O State on Power Up

During power up, all the GPIOs are in high-impedance analog state and the input buffers are disabled. During runtime, GPIOs can be configured by writing to the associated registers. Note that the pins supporting debug access port (DAP) connections (SWD lines) are always enabled as SWD lines during power up. The DAP connection does not provide pull-up or pull-down resistors; therefore, if left floating some crowbar current is possible. The DAP connection can be disabled or reconfigured for general-purpose use through the HSIOM only after the device boots and starts executing code.

# 18.5 Behavior in Low-Power Modes

Table 18-3 shows the status of GPIOs in low-power modes.


Table 18-3.	GPIO in Low-Power Modes
-------------	-------------------------

Low-Power Mode	Status
CPU Sleep	Standard GPIO, GPIO-OVT, and SIO pins are active and can be driven by most peripherals such as CapSense, TCPWMs, and SCBs, which can operate in CPU Sleep mode.
	■ Inputs buffers are active; thus an interrupt on any I/O can be used to wake the CPU.
System Deep Sleep	<ul> <li>GPIO, GPIO-OVT, and SIO pins, connected to System Deep Sleep domain peripherals, are functional. All other pins maintain the last output driver state and configuration.</li> <li>Dis interprets on functional work work on the state and configuration.</li> </ul>
	Pin interrupts are functional on all I/Os and can be used to wake the device.
	Pin output states and configuration are latched and remain in the frozen state.
System Hibernate	Pin interrupts are functional only on select IOs and can be used to wake the device. See the PSoC 61 datasheet/PSoC 62 datasheet for specific hibernate pin connectivity.

## 18.6 Interrupt

All port pins have the capability to generate interrupts. Figure 18-5 shows the routing of pin signals to generate interrupts.

Figure 18-5. Interrupt Signal Routing



Pin signal through the "GPIO Edge Detect" block with direct connection to the CPU interrupt controller

Figure 18-6 shows the GPIO Edge Detect block architecture.




Figure 18-6. GPIO Edge Detect Block Architecture



An edge detector is present at each pin. It is capable of detecting rising edge, falling edge, and both edges without any reconfiguration. The edge detector is configured by writing into the EDGEv\_SEL bits of the Port Interrupt Configuration register, GPIO\_PRTx\_INTR\_CFG, as shown in Table 18-4.

Table 18-4. Edge Detector Configuration

EDGE_SEL	Configuration
00	Interrupt is disabled
01	Interrupt on Rising Edge
10	Interrupt on Falling Edge
11	Interrupt on Both Edges

Writing '1' to the corresponding status bit clears the pin edge state. Clearing the edge state status bit is important; otherwise, an interrupt can occur repeatedly for a single trigger or respond only once for multiple triggers, which is explained later in this section. When the Port Interrupt Control Status register is read at the same time an edge is occurring on the corresponding port, it can result in the edge not being properly detected. Therefore, when using GPIO interrupts, read the status register only inside the corresponding interrupt service routine and not in any other part of the code.

Firmware and the debug interface are able to trigger a hardware interrupt from any pin by setting the corresponding bit in the GPIO\_PRTx\_INTR\_SET register.

In addition to the pins, each port provides a glitch filter connected to its own edge detector. This filter can be driven by one of the pins of a port. The selection of the driving pin is done by writing to the FLT\_SEL field of the GPIO\_PRTx\_INTR\_CFG register as shown in Table 18-5.

FLT_SEL	Selected Pin
000	Pin 0 is selected
001	Pin 1 is selected
010	Pin 2 is selected
011	Pin 3 is selected
100	Pin 4 is selected
101	Pin 5 is selected
110	Pin 6 is selected
111	Pin 7 is selected

Table 18-5. Glitch Filter Input Selection

When a port pin edge occurs, you can read the Port Interrupt Status register, GPIO\_PRTx\_INTR, to know which pin caused the edge. This register includes both the latched information on which pin detected an edge and the current pin status. This allows the CPU to read both information in a single read operation. This register has an additional use – to clear the latched edge state. The GPIO\_PRTx\_INTR\_MASK register enables forwarding of the GPIO\_PRTx\_INTR edge detect signal to the interrupt controller when a '1' is written to a pin's corresponding bitfield. The GPIO\_PRTx\_INTR\_MASKED register can then be read to determine the specific pin that generated the interrupt signal forwarded to the interrupt controller. The masked edge detector outputs of a port are then ORed together and routed to the interrupt controller (NVIC in the CPU subsystem). Thus, there is only one interrupt vector per port.

The masked and ORed edge detector block output is routed to the Interrupt Source Multiplexer shown in Figure 9-3 on page 76, which gives an option of Level and Rising Edge detection. If the Level option is selected, an interrupt is triggered repeatedly as long as the Port Interrupt Status register bit is set. If the Rising Edge detect option is selected, an interrupt is triggered only once if the Port Interrupt Status register is not cleared. Thus, the interrupt status bit must be cleared if the Edge Detect block is used.

All of the port interrupt vectors are also ORed together into a single interrupt vector for use on devices with more ports than there are interrupt vectors available. To determine the port that triggered the interrupt, the GPIO\_INTR\_CAUSEx registers can be read. A '1' present in a bit location indicates that the corresponding port has a pending interrupt. The indicated GPIO\_PRTx\_INTR register can then be read to determine the pin source.

## 18.7 Peripheral Connections

#### 18.7.1 Firmware-Controlled GPIO

For standard firmware-controlled GPIO using registers, the GPIO mode must be selected in the HSIOM\_PORT\_SELx register.

The GPIO\_PRTx\_OUT register is used to read and write the output buffer state for GPIOs. A write operation to this register changes the GPIO's output driver state to the written value. A read operation reflects the output data written to this register and the resulting output driver state. It does not return the current logic level present on GPIO pins, which may be different. Using the GPIO\_PRTx\_OUT register, read-modify-write sequences can be safely performed on a port that has both input and output GPIOs.

In addition to the data register, three other registers – GPIO\_PRTx\_SET, GPIO\_PRTx\_CLR, and GPIO\_PRTx\_INV – are provided to set, clear, and invert the output data respectively on specific pins in a port without affecting other pins. This avoids the need for read-modifywrite operations in most use cases. Writing '1' to these register bitfields will set, clear, or invert the respective pin; writing '0' will have no affect on the pin state.



GPIO\_PRTx\_IN is the port I/O pad register, which provides the actual logic level present on the GPIO pin when read. Writes to this register have no effect.

#### 18.7.2 Analog I/O

Analog resources, such as LPCOMP, SAR ADC, and CTB, which require low-impedance routing paths have dedicated pins. Dedicated analog pins provide direct connections to specific analog blocks. They help improve performance and should be given priority over other pins when using these analog resources. See the PSoC 61 datasheet/PSoC 62 datasheet for details on these dedicated pins of the PSoC 6 MCU.

To configure a GPIO as a dedicated analog I/O, it should be configured in high-impedance analog mode (see Table 18-1) with input buffer disabled. The respective connection should be enabled via registers in the specific analog resource.

To configure a GPIO as an analog pin connecting to AMUXBUS, it should be configured in high-impedance analog mode with the input buffer disabled and then routed to the correct AMUXBUS using the HSIOM\_PORT\_SELx register.

While it is preferred for analog pins to disable the input buffer, it is acceptable to enable the input buffer if simultaneous analog and digital input features are required.

#### 18.7.2.1 AMUXBUS Connection and DSI

See the PSoC 61 datasheet/PSoC 62 datasheet to determine which GPIO provides AMUXBUS connectivity.

Static connection is made by selecting AMUXA or AMUXB in the HSIOM\_PORT\_SELx register.

To properly configure a pin as AMUXBUS input, follow these steps:

- 1. Configure the GPIO\_PRTx\_CFG register to set the pin in high-Impedance mode with input buffer disabled, enabling analog connectivity on the pin.
- 2. Configure the HSIOM\_PRT\_SELx register to connect the pin to AMUXBUS A or B.

#### 18.7.3 LCD Drive

GPIOs have the capability of driving an LCD common or segment line. See the PSoC 61 datasheet/PSoC 62 datasheet to determine which GPIO provides LCD connectivity. HSIOM\_PORT\_SELx registers are used to select pins for the LCD drive. See the LCD Direct Drive chapter on page 522 for details.

#### 18.7.4 CapSense

The pins that support CapSense can be configured as CapSense widgets such as buttons, slider elements, touchpad elements, or proximity sensors. See the PSoC 61

datasheet/PSoC 62 datasheet to determine which GPIO provides CapSense connectivity. CapSense also requires external capacitors and optional shield lines. See the *PSoC 4 and PSoC 6 MCU CapSense Design Guide* for more details.

## 18.8 Smart I/O

The Smart I/O block adds programmable logic to an I/O port. This programmable logic integrates board-level Boolean logic functionality such as AND, OR, and XOR into the port. A graphical interface is provided with the ModusToolbox install for configuring the Smart I/O block. For more information about the configurator tool, see the *ModusToolbox Smart I/O Configurator Guide*.

The Smart I/O block has these features:


- Integrate board-level Boolean logic functionality into a port
- Ability to preprocess HSIOM input signals from the GPIO port pins
- Ability to post-process HSIOM output signals to the GPIO port pins
- Support in all device power modes except Hibernate
- Integrate closely to the I/O pads, providing shortest signal paths with programmability

#### 18.8.1 Overview

The Smart I/O block is positioned in the signal path between the HSIOM and the I/O port. The HSIOM multiplexes the output signals from fixed-function peripherals and CPU to a specific port pin and vice-versa. The Smart I/O block is placed on this signal path, acting as a bridge that can process signals between port pins and HSIOM, as shown in Figure 18-7.







The signal paths supported through the Smart I/O block as shown in Figure 18-7 are as follows:

- 1. Implement self-contained logic functions that directly operate on port I/O signals
- 2. Implement self-contained logic functions that operate on HSIOM signals
- 3. Operate on and modify HSIOM output signals and route the modified signals to port I/O signals
- 4. Operate on and modify port I/O signals and route the modified signals to HSIOM input signals

The following sections discuss the Smart I/O block components, routing, and configuration in detail. In these sections, GPIO signals (io\_data) refer to the input/output signals from the I/O port; device or chip (chip\_data) signals refer to the input/output signals from HSIOM.

#### 18.8.2 Block Components

The internal logic of the Smart I/O includes these components:

- Clock/reset
- Synchronizers
- Three-input lookup table (LUT)
- Data unit

#### 18.8.2.1 Clock and Reset

The clock and reset component selects the Smart I/O block's clock (clk\_block) and reset signal (rst\_block\_n). A single clock and reset signal is used for all components in the block. The clock and reset sources are determined by the CLOCK\_SRC[4:0] bitfield of the SMARTIO\_PRTx\_CTL register. The selected clock is used for the synchronous logic in the block components, which includes the I/O input synchronizers, LUT, and data unit components. The selected reset is used to asynchronously reset the synchronous logic in the LUT and data unit components.

Note that the selected clock (clk\_block) for the block's synchronous logic is not phase-aligned with other synchronous logic in the device, operating on the same

clock. Therefore, communication between Smart I/O and other synchronous logic should be treated as asynchronous.

The following clock sources are available for selection:

- GPIO input signals "io\_data\_in[7:0]". These clock sources have no associated reset.
- HSIOM output signals "chip\_data[7:0]". These clock sources have no associated reset.
- Smart I/O clock (clk\_smartio). This is derived from the system clock (clk\_sys) using a peripheral clock divider. See the Clocking System chapter on page 240 for details on peripheral clock dividers. This clock is available only in System LP and ULP power modes. The clock can have one out of two associated resets: rst\_sys\_act\_n and rst\_sys\_dpslp\_n. These resets determine in which system power modes the block synchronous state is reset; for example, rst\_sys\_act\_n is intended for Smart I/O synchronous functionality in the System LP and ULP power modes and reset is activated in the System Deep Sleep power mode.
- Low-frequency system clock (clk\_lf). This clock is available in System Deep Sleep power mode. This clock has an associated reset, rst\_lf\_dpslp\_n. Reset is activated if the system enters Hibernate, or is at POR.

When the block is enabled, the selected clock (clk\_block) and associated reset (rst\_block\_n) are provided to the fabric components. When the fabric is disabled, no clock is released to the fabric components and the reset is activated (the LUT and data unit components are set to the reset value of '0').

The I/O input synchronizers introduce a delay of two clk\_block cycles (when synchronizers are enabled). As a result, in the first two cycles, the block may be exposed to stale data from the synchronizer output. Hence, during the first two clock cycles, the reset is activated and the block is in bypass mode.





#### Table 18-6. Clock and Reset Register Control

Register[BIT_POS]	Bit Name	Description
SMARTIO_PRTn_CTL[12:8]	CLOCK_SRC[4:0]	Clock (clk_block)/reset (rst_block_n) source selection: 0: io_data_in[0]/1  7: io_data_in[7]/1 8: chip_data[0]/1  15: chip_data[7]/1 16: clk_smartio/rst_sys_act_n; asserts reset in any power mode other than System LP or ULP; that is, Smart I/O is active only in LP or ULP power modes with clock from the peripheral divider. 17: clk_smartio/rst_sys_dpslp_n. Smart I/O is active in all power modes with a clock from the peripheral divider. However, the clock will not be active in System deep sleep power mode. 19: clk_lf/rst_lf_dpslp_n. Smart I/O is active in all power modes with a clock from ILO. 20-30: Clock source is a constant '0'. Any of these clock sources should be selected when Smart I/O is disabled to ensure low power consumption. 31: clk_sys/1. This selection is not intended for clk_sys operation. However, for asynchronous operation, three clk_sys cycles after enabling, the Smart I/O is fully functional (reset is de-activated). To be used for asynchronous (clockless) block functionality.

#### 18.8.2.2 Synchronizer

Each GPIO input signal and device input signal (HSIOM input) can be used either asynchronously or synchronously. To use the signals synchronously, a double flip-flop synchronizer, as shown in Figure 18-8, is placed on both these signal paths to synchronize the signal to the Smart I/O clock (clk\_block). The synchronization for each pin/input is enabled or disabled by setting or clearing the IO\_SYNC\_EN[i] bitfield for GPIO input signal and CHIP\_SYNC\_EN[i] for HSIOM signal in the SMARTIO PRTx SYNC CTL register, where 'i' is the pin number.





#### 18.8.2.3 Lookup Table (LUT)

Each Smart I/O block contains eight lookup table (LUT) components. The LUT component consists of a three-input LUT and a flip-flop. Each LUT block takes three input signals and generates an output based on the configuration set in the SMARTIO\_PRTx\_LUT\_CTLy register (y denotes the LUT number). For each LUT, the configuration is determined by an 8-bit lookup vector LUT[7:0] and a 2-bit opcode OPC[1:0] in the SMARTIO\_PRTx\_LUT\_CTLy register. The 8-bit vector is used as a lookup table for the three input signals. The 2-bit opcode determines the usage of the flip-flop. The LUT configuration for different opcodes is shown in Figure 18-9.

The SMARTIO\_PRTx\_LUT\_SELy registers select the three input signals (tr0\_in, tr1\_in, and tr2\_in) going into each LUT. The input can come from the following sources:

- Data unit output
- Other LUT output signals (tr\_out)
- HSIOM output signals (chip\_data[7:0])
- GPIO input signals (io\_data[7:0])


 $LUT_TR0_SEL[3:0]$  bits of the SMARTIO\_PRTx\_LUT\_SELy register selects the tr0\_in signal for the y<sup>th</sup> LUT. Similarly,  $LUT_TR1_SEL[3:0]$  bits and  $LUT_TR2_SEL[3:0]$  bits select the tr1\_in and tr2\_in signals, respectively. See Table 18-7 for details.



#### Table 18-7. LUT Register Control

Register[BIT_POS]	Bit Name	Description
SMARTIO_PRTx_LUT_CTLy[7:0]	LUT[7:0]	LUT configuration. Depending on the LUT opcode (LUT_OPC), the internal state, and the LUT input signals tr0_in, tr1_in, and tr2_in, the LUT configuration is used to determine the LUT output signal and the next sequential state.
SMARTIO_PRTx_LUT_CTLy[9:8]	LUT_OPC[1:0]	LUT opcode specifies the LUT operation as illustrated in Figure 18-9.
SMARTIO_PRTx_LUT_SELy[3:0]	LUT_TR0_SEL[3:0]	LUT input signal "tr0_in" source selection: 0: Data unit output 1: LUT 1 output 2: LUT 2 output 3: LUT 3 output 4: LUT 4 output 5: LUT 5 output 6: LUT 6 output 7: LUT 7 output 8: chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7) 9: chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7) 10: chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7) 11: chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7) 12: io_data_in[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7) 13: io_data_in[1] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7) 14: io_data_in[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7) 15: io_data_in[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7)
SMARTIO_PRTx_LUT_SELy[11:8]	LUT_TR1_SEL[3:0]	LUT input signal "tr1_in" source selection: 0: LUT 0 output 1: LUT 1 output 2: LUT 2 output 3: LUT 3 output 4: LUT 4 output 5: LUT 5 output 6: LUT 6 output 7: LUT 7 output 8: chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7) 9: chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7) 10: chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7) 11: chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7) 12: io_data_in[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7) 13: io_data_in[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7) 14: io_data_in[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7) 15: io data in[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7)
SMARTIO_PRTx_LUT_SELy[19:16]	LUT_TR2_SEL[3:0]	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL.





#### 18.8.2.4 Data Unit (DU)

Each Smart I/O block includes a data unit (DU) component. The DU consists of a simple 8-bit datapath. It is capable of performing simple increment, decrement, increment/decrement, shift, and AND/OR operations. The operation performed by the DU is selected using a 4-bit opcode DU\_OPC[3:0] bitfield in the SMARTIO\_PRTx\_DU\_CTL register.

The DU component supports up to three input trigger signals (tr0\_in, tr1\_in, tr2\_in) similar to the LUT component. These signals are used to initiate an operation defined by the DU opcode. In addition, the DU also includes two 8-bit data inputs (data0\_in[7:0] and data1\_in[7:0]) that are used to initialize the 8-bit internal state (data[7:0]) or to provide a reference. The 8-bit data input source is configured as:

- Constant '0x00'
- io\_data\_in[7:0]
- chip\_data\_in[7:0]
- DATA[7:0] bitfield of SMARTIO\_PRTx\_DATA register



The trigger signals are selected using the DU\_TRx\_SEL[3:0] bitfield of the SMARTIO\_PRTx\_DU\_SEL register. The DUT\_-DATAx\_SEL[1:0] bits of the SMARTIO\_PRTx\_DU\_SEL register select the 8-bit input data source. The size of the DU (number of bits used by the datapath) is defined by the DU\_SIZE[2:0] bits of the SMARTIO\_PRTx\_DU\_CTL register. See Table 18-8 for register control details.

Register[BIT_POS]	Bit Name	Description
SMARTIO_PRTx_DU_CTL[2:0]	DU_SIZE[2:0]	Size/width of the data unit (in bits) is DU_SIZE+1. For example, if DU_SIZE is 7, the width is 8 bits.
		Data unit opcode specifies the data unit operation: 1: INCR 2: DECR 3: INCR_WRAP
SMARTIO_PRTx_DU_CTL[11:8]	DU_OPC[3:0]	4: DECR_WRAP 5: INCR_DECR 6: INCR_DECR_WRAP 7: ROR 8: SHR 9. MUD_OD
		9: AND_OR 10: SHR_MAJ3 11: SHR_EQL Otherwise: Undefined.
SMARTIO_PRTx_DU_SEL[3:0]	DU_TR0_SEI[3:0]	Data unit input signal "tr0_in" source selection: 0: Constant '0'. 1: Constant '1'. 2: Data unit output. 10–3: LUT 7–0 outputs. Otherwise: Undefined.
SMARTIO_PRTx_DU_SEL[11:8]	DU_TR1_SEI[3:0]	Data unit input signal "tr1_in" source selection. Encoding same as DU_TR0 SEL
SMARTIO_PRTx_DU_SEL[19:16]	DU_TR2_SEI[3:0]	Data unit input signal "tr2_in" source selection. Encoding same as DU_TR0 SEL
SMARTIO_PRTx_DU_SEL[25:24]	DU_DATA0_SEL[1:0]	Data unit input data "data0_in" source selection: 0: 0x00 1: chip_data[7:0]. 2: io_data[7:0]. 3: SMARTIO_PRTx_DATA.DATA[7:0] register field.
SMARTIO_PRTx_DU_SEL[29:28]	DU_DATA1_SEL[1:0]	Data unit input data "data1_in" source selection. Encoding same as DU_DA-TA0_SEL.
SMARTIO_PRTx_DATA[7:0]	DATA[7:0]	Data unit input data source.

Table 18-8. Data Unit Register Control

The DU generates a single output trigger signal (tr\_out). The internal state (du\_data[7:0]) is captured in flip-flops and requires clk\_block.

The following pseudo code describes the various datapath operations supported by the DU opcode. Note that "Comb" describes the combinatorial functionality – that is, functions that operate independent of previous output states. "Reg" describes the registered functionality – that is, functions that operate on inputs and previous output states (registered using flip-flops).

```
// The following is shared by all operations.
mask = (2 ^ (DU_SIZE+1) - 1)
data_eql_data1_in = (data & mask) == (data1_in & mask));
data_eql_0 = (data & mask) == 0);
data_incr = (data + 1) & mask;
data_decr = (data - 1) & mask;
```





```
data0_masked
                 = data_in0 & mask;
// INCR operation: increments data by 1 from an initial value (data0) until it reaches a
// final value (data1).
Comb:tr_out = data_eql_data1_in;
Reg: data <= data;
     if (tr0_in) data <= data0_masked; //tr0_in is reload signal - loads masked data0
                                            // into data
      else if (tr1_in) data <= data_eq1_data1_in ? data : data_incr; //increment data until
                                                                     // it equals data1
// INCR_WRAP operation: operates similar to INCR but instead of stopping at data1, it wraps
// around to data0.
Comb:tr_out = data_eql_data1_in;
Reg: data <= data;
      if (tr0_in)
                      data <= data0_masked;</pre>
      else if (tr1_in) data <= data_eq1_data1_in ? data0_masked : data_incr;
// DECR operation: decrements data from an initial value (data0) until it reaches 0.
Comb:tr_out = data_eql_0;
Reg: data <= data;
      if (tr0_in)
                      data <= data0_masked;
      else if (tr1_in) data <= data_eql_0
                                               ? data : data_decr;
// DECR_WRAP operation: works similar to DECR. Instead of stopping at 0, it wraps around to
// data0.
Comb:tr_out = data_eql_0;
Reg: data <= data;
     if (tr0_in)
                     data <= data0_masked;
      else if (tr1_in) data <= data_eq1_0 ? data0_masked: data_decr;</pre>
// INCR_DECR operation: combination of INCR and DECR. Depending on trigger signals it either
// starts incrementing or decrementing. Increment stops at data1 and decrement stops at 0.
Comb:tr_out = data_eql_data1_in | data_eql_0;
Reg: data <= data;
     if (tr0_in) data <= data0_masked; // Increment operation takes precedence over
                                            // decrement when both signal are available
      else if (trl_in) data <= data_eql_data1_in ? data : data_incr;
      else if (tr2_in) data <= data_eql_0 ? data : data_decr;</pre>
// INCR_DECR_WRAP operation: same functionality as INCR_DECR with wrap around to data0 on
// reaching the limits.
Comb:tr_out = data_eql_data1_in | data_eql_0;
Reg: data <= data;
                     data <= data0_masked;
      if (tr0_in)
      else if (tr1_in) data <= data_eq1_data1_in ? data0_masked : data_incr;
      else if (tr2_in) data <= data_eql_0 ? data0_masked : data_decr;</pre>
// ROR operation: rotates data right and LSb is sent out. The data for rotation is taken from
// data0.
Comb:tr_out = data[0];
Reg: data <= data;
     if (tr0_in)
                      data
                                   <= data0_masked;
      else if (tr1_in) {
                                    <= {0, data[7:1]} & mask; //Shift right operation
                      data
                      data[du_size] <= data[0]; //Move the data[0] (LSb) to MSb
      }
```




```
// SHR operation: performs shift register operation. Initial data (data0) is shifted out and
// data on tr2_in is shifted in.
Comb:tr_out = data[0];
Reg: data <= data;
      if (tr0_in)
                                     <= data0_masked;
                       data
      else if (tr1_in) {
                                     <= {0, data[7:1]} & mask; //Shift right operation
                       data
                       data[du_size] <= tr2_in; //tr2_in Shift in operation</pre>
      }
// SHR_MAJ3 operation: performs the same functionality as SHR. Instead of sending out the
// shifted out value, it sends out a '1' if in the last three samples/shifted-out values
// (data[0]), the signal high in at least two samples. otherwise, sends a '0'. This function
// sends out the majority of the last three samples.
               (data == 0x03)
Comb:tr_out =
               (data == 0x05)
               (data == 0x06)
               (data == 0x07);
Reg: data <= data;
      if (tr0_in)
                                     <= data0_masked;
                       data
      else if (tr1_in) {
                                     <= {0, data[7:1]} & mask;
                       data
                       data[du_size] <= tr2_in;</pre>
      }
// SHR_EQL operation: performs the same operation as SHR. Instead of shift-out, the output is
// a comparison result (data0 == data1).
Comb:tr_out = data_eql_data1_in;
Reg: data <= data;
      if
                                     <= data0_masked;
             (tr0_in) data
      else if (tr1_in) {
                                      <= {0, data[7:1]} & mask;
                       data
                       data[du_size] <= tr2_in;</pre>
      }
// AND_OR operation: ANDs data1 and data0 along with mask; then, ORs all the bits of the
// ANDed output.
Comb:tr_out = | (data & data1_in & mask);
Reg: data <= data;
      if (tr0_in) data <= data0_masked;</pre>
```

#### 18.8.3 Routing

The Smart I/O block includes many switches that are used to route the signals in and out of the block and also between various components present inside the block. The routing switches are handled through the PRTGIO\_PRTx\_LUT\_SELy and SMARTIO\_PRTx\_DU\_SEL registers. Refer to the registers TRM for details. The Smart I/O internal routing is shown in Figure 18-10. In the figure, note that LUT7 to LUT4 operate on io\_data/chip\_data[7] to io\_data/chip\_data[4] whereas LUT3 to LUT0 operate on io\_data/chip\_data[3] to io\_data/chip\_data[0].



Figure 18-10. Smart I/O Routing





## 18.8.4 Operation

The Smart I/O block should be configured and operated as follows:

- 1. Before enabling the block, all the components and routing should be configured as explained in "Block Components" on page 225.
- 2. In addition to configuring the components and routing, some block level settings must be configured correctly for desired operation.
  - a. Bypass control: The Smart I/O path can be bypassed for a particular GPIO signal by setting the BYPASS[i] bitfield in the SMARTIO\_PRTx\_CTL register. When bit 'i' is set in the BYPASS[7:0] bitfield, the i<sup>th</sup> GPIO signal is bypassed to the HSIOM signal path directly – Smart I/O logic will not be present in that signal path. This is useful when the Smart I/ O function is required only on select I/Os.
  - b. Pipelined trigger mode: The LUT input multiplexers and the LUT component itself do not include any combinatorial loops. Similarly, the data unit also does not include any combinatorial loops. However, when one LUT interacts with the other or to the data unit, inadvertent combinatorial loops are possible. To overcome this limitation, the PIPELINE\_EN bitfield of the SMARTIO\_PRTx\_CTL register is used. When set, all the outputs (LUT and DU) are registered before branching out to other components.
- 3. After the Smart I/O block is configured for the desired functionality, the block can be enabled by setting the ENABLED bitfield of the SMARTIO\_PRTx\_CTL register. If disabled, the Smart I/O block is put in bypass mode, where the GPIO signals are directly controlled by the HSIOM signals and vice-versa. The Smart I/O block must be configured; that is, all register settings must be updated before enabling the block to prevent glitches during register updates.

Register [BIT_POS]	Bit Name	Description
		Enable for pipeline register:
SMARTIO_PRTx_CTL[25]	PIPELINE_EN	0: Disabled (register is bypassed).
		1: Enabled
		Enable Smart I/O. Should only be set to '1' when the Smart I/O is completely configured:
		0: Disabled (signals are bypassed; behavior as if BYPASS[7:0] is 0xFF). When disabled, the block (data unit and LUTs) reset is activated.
		If the block is disabled:
SMARTIO PRTx CTL[31]	ENABLED	- The PIPELINE_EN register field should be set to '1', to ensure low power consumption.
		- The CLOCK_SRC register field should be set to 20 to 30 (clock is constant '0'), to ensure low power consumption.
		1: Enabled. When enabled, it takes three clk_block clock cycles until the block reset is de- activated and the block becomes fully functional. This action ensures that the I/O pins' input synchronizer states are flushed when the block is fully functional.
SMARTIO PRTx CTL[7:0]	BYPASS[7:0]	Bypass of the Smart I/O, one bit for each I/O pin: BYPASS[i] is for I/O pin i. When ENABLED is '1', this field is used. When ENABLED is '0', this field is not used and Smart I/ O is always bypassed.
		0: No bypass (Smart I/O is present in the signal path)
		1: Bypass (Smart I/O is absent in the signal path)

Table 18-9. Smart I/O Block Controls



# 18.9 Registers

Table 18-10. I/O Registers

Name	Description
GPIO_PRTx_OUT	Port output data register reads and writes the output driver data for I/O pins in the port.
GPIO_PRTx_OUT_CLR	Port output data clear register clears output data of specific I/O pins in the port.
GPIO_PRTx_OUT_SET	Port output data set register sets output data of specific I/O pins in the port.
GPIO_PRTx_OUT_INV	Port output data invert register inverts output data of specific I/O pins in the port.
GPIO_PRTx_IN	Port input state register reads the current pin state present on I/O pin inputs.
GPIO_PRTx_INTR	Port interrupt status register reads the current pin interrupt state.
GPIO_PRTx_INTR_MASK	Port interrupt mask register configures the mask that forwards pin interrupts to the CPU's interrupt controller.
GPIO_PRTx_INTR_MASKED	Port interrupt masked status register reads the masked interrupt status forwarded to the CPU interrupt controller.
GPIO_PRTx_INTR_SET	Port interrupt set register allows firmware to set pin interrupts.
GPIO_PRTx_INTR_CFG	Port interrupt configuration register selects the edge detection type for each pin interrupt.
GPIO_PRTx_CFG	Port configuration register selects the drive mode and input buffer enable for each pin.
GPIO_PRTx_CFG_IN	Port input buffer configuration register configures the input buffer mode for each pin.
GPIO_PRTx_CFG_OUT	Port output buffer configuration register selects the output driver slew rate for each pin.
HSIOM_PORT_SELx	High-speed I/O Mux (HSIOM) port selection register selects the hardware peripheral connection to I/O pins.

**Note** The 'x' in the GPIO register name denotes the port number. For example, GPIO\_PTR1\_OUT is the Port 1 output data register.

# 19. Reset System



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The PSoC 6 MCU family supports several types of resets that guarantee error-free operation during power up and allow the device to reset based on user-supplied external hardware or internal software reset signals. The PSoC 6 MCU also contains hardware to enable the detection of certain resets.

## 19.1 Features

The PSoC 6 MCU has these reset sources:

- Power-on reset (POR) to hold the device in reset while the power supply ramps up to the level required for the device to function properly
- Brownout reset (BOD) to reset the device if the power supply falls below the device specifications during normal operation
- External reset (XRES) to reset the device using an external input
- Watchdog timer (WDT) reset to reset the device if the firmware execution fails to periodically service the watchdog timer
- Software initiated reset to reset the device on demand using firmware
- Logic-protection fault resets to reset the device if unauthorized operating conditions occur
- Clock-supervision logic resets to reset the device when clock-related errors occur
- Hibernate wakeup reset to bring the device out of the Hibernate low-power mode

## 19.2 Architecture

The following sections provide a description of the reset sources available in the PSoC 6 MCU family.

**Note:** None of these sources can reset the Backup system. The Backup domain is reset only when all the power supplies are removed from it, also known as a "cold start" or if the firmware triggers a reset using the BACKUP\_RESET register. Firmware reset is required if the VBACKUP supply was invalid during a previous power supply ramp-up or brownout event. For more details, see the Backup System chapter on page 255.



#### Table 19-1 lists all the reset sources in the PSoC 6 MCU.

Table 19-1. P	SoC 6 MCU	<b>Reset Sources</b>
---------------	-----------	----------------------

Reset Source	Reset Condition	Availability in System Power Modes	Cause Detection
Power-on Reset	This reset condition occurs during device power-up. POR holds the device under reset until the $V_{DDD}$ reaches the threshold voltage as specified in the PSoC 61 datasheet/PSoC 62 datasheet.	All	Not inferable using the reset cause registers.
Brownout Reset	V <sub>DDD</sub> falls below the minimum logic operating voltage specified in the PSoC 61 datasheet/PSoC 62 datasheet.	All	Not inferable using the reset cause registers.
Watchdog Timer Reset	WDT is not reset by firmware within the configured reset time period of the WDT.	All	RESET_HWWDT bit or RESET_SWWDT0 to RESET_SWWDT3 status bits of the RES_CAUSE register is set when a watchdog reset occurs. This bit remains set until cleared by the firmware or until a POR, XRES, or BOD reset occurs. All other resets leave this bit unaltered.
Hibernate Wakeup	System wakes up from Hibernate power mode.	Hibernate	Value written to the TOKEN bit field of the PWR_HIBERNATE register is retained after reset.
Software Reset	SYSRESETREQ bit is set by the firmware in the CM0_AIRCR/CM4_AIRCR register.	Active	RESET_SOFT bit of the RES_CAUSE register is set
External Reset	Logic LOW input to XRES pin	All	Not inferable using the reset cause registers.
Logic Protection Fault Reset			RESET_ACT_FAULT or RESET_DPSLP_FAULT bits of the RES_CAUSE register is set.
Clock-Supervision Logic Reset Loss of a high-frequency clock or watch- crystal clock, or due to a high-frequency clock error.		Active, Deep Sleep modes	RESET_CSV_WCO_LOSS bit of the RES_CAUSE register is set when WCO clock is lost. The RESET_CSV_HF_LOSS of RES_CAUSE2 register can be used to identify resets caused by the loss of a high-frequency clock. RESET_CSV_HF_FREQ field can be used to identify resets caused by the frequency error of a high-frequency clock.

#### 19.2.1 Power-on Reset

Power-on reset is provided to keep the system in a reset state during power-up. POR holds the device in reset until the supply voltage,  $V_{DDD}$  reaches the datasheet specification. The POR activates automatically at power-up. Refer to thePSoC 61 datasheet/PSoC 62 datasheet for details on the POR trip-point levels.

POR events do not set a reset cause status bit, but can be partially inferred by the absence of any other reset source. If no other reset event is detected, then the reset is caused by POR, BOD, or XRES.

#### 19.2.2 Brownout Reset

Brownout reset monitors the chip digital voltage supply  $V_{DDD}$  and generates a reset if  $V_{DDD}$  falls below the minimum logic operating voltage specified in the PSoC 61 datasheet/

PSoC 62 datasheet. See the Power Supply and Monitoring chapter on page 273 for more details.

BOD events do not set a reset cause status bit, but in some cases they can be detected. In some BOD events,  $V_{DDD}$  will fall below the minimum logic operating voltage specified by the datasheet, but remain above the minimum logic retention voltage.

#### 19.2.3 Watchdog Timer Reset

Watchdog timer reset causes a reset if the WDT is not serviced by the firmware within a specified time limit. See the Watchdog Timer chapter on page 262 for more details.

The RESET\_WDT bit or RESET\_MCWDT0 to RESET\_MCWDT3 status bits of the RES\_CAUSE register is set when a watchdog reset occurs. This bit remains set



until cleared by the firmware or until a POR, XRES, or BOD reset occurs. All other resets leave this bit unaltered.

For more details, see the Watchdog Timer chapter on page 262.

#### 19.2.4 Software Initiated Reset

Software initiated reset is a mechanism that allows the CPU to request a reset. The Cortex-M0+ and Cortex-M4 Application Interrupt and Reset Control registers (CM0\_AIRCR and CM4\_AIRCR, respectively) can request a reset by writing a '1' to the SYSRESETREQ bit of the respective registers.

Note that a value of 0x5FA should be written to the VECTKEY field of the AIRCR register before setting the SYSRESETREQ bit; otherwise, the processor ignores the write. See the CPU Subsystem (CPUSS) chapter on page 31 and Arm documentation on AIRCR for more details.

The RESET\_SOFT status bit of the RES\_CAUSE register is set when a software reset occurs. This bit remains set until cleared by firmware or until a POR, XRES, or BOD reset occurs. All other resets leave this bit unaltered.

#### 19.2.5 External Reset

External reset (XRES) is a reset triggered by an external signal that causes immediate system reset when asserted. The XRES pin is active low – a logic '1' on the pin has no effect and a logic '0' causes reset. The pin is pulled to logic '1' inside the device. XRES is available as a dedicated pin. For detailed pinout, refer to the pinout section of the PSoC 61 datasheet/PSoC 62 datasheet.

The XRES pin holds the device in reset as long as the pin input is '0'. When the pin is released (changed to logic '1'), the device goes through a normal boot sequence. The logical thresholds for XRES and other electrical characteristics are listed in the Electrical Specifications section of the PSoC 61 datasheet/PSoC 62 datasheet. XRES is available in all power modes, but cannot reset the Backup system.

An XRES event does not set a reset cause status bit, but can be partially inferred by the absence of any other reset source. If no other reset event is detected, then the reset is caused by POR, BOD, or XRES.

#### 19.2.6 Logic Protection Fault Reset

Logic protection fault reset detects any unauthorized protection violations and causes the device to reset if they occur. One example of a protection fault is reaching a debug breakpoint while executing privileged code.

The RESET\_ACT\_FAULT or RESET\_DPSLP\_FAULT bits of the RES\_CAUSE register is set when a protection fault occurs in Active or Deep Sleep modes, respectively. These bits remain set until cleared or until a POR, XRES, or BOD reset. All other resets leave this bit unaltered.

#### 19.2.7 Clock-Supervision Logic Reset

Clock-supervision logic initiates a reset due to the loss of a high-frequency clock or watch-crystal clock, or due to a high-frequency clock error.

The RESET\_CSV\_WCO\_LOSS bit of the RES\_CAUSE register is set when the clock supervision logic requests a reset due to the loss of a watch-crystal clock (if enabled).

The RESET\_CSV\_HF\_LOSS is a 16-bit field in the RES\_CAUSE2 register that can be used to identify resets caused by the loss of a high-frequency clock. Similarly, the RESET\_CSV\_HF\_FREQ field can be used to identify resets caused by the frequency error of a high-frequency clock.

For more information on clocks, see the Clocking System chapter on page 240.

#### 19.2.8 Hibernate Wakeup Reset

Hibernate wakeup reset occurs when one of the Hibernate wakeup sources performs a device reset to return to the Active power mode. See the Device Power Modes chapter on page 280 for details on Hibernate mode and available wakeup sources.

TOKEN is an 8-bit field in the PWR\_HIBERNATE register that is retained through a Hibernate wakeup sequence. The firmware can use this bitfield to differentiate hibernate wakeup from a general reset event. Similarly, the PWR\_HIB\_DATA register can retain its contents through a Hibernate wakeup reset, but is cleared when XRES is asserted.

## **19.3 Identifying Reset Sources**

When the device comes out of reset, it is often useful to know the cause of the most recent or even older resets. This is achieved through the RES\_CAUSE and RES\_CAUSE2 registers. These registers have specific status bits allocated for some of the reset sources. These registers record the occurrences of WDT reset, software reset, logic-protection fault, and clock-supervision resets. However, these registers do not record the occurrences of POR, BOD, XRES, or Hibernate wakeup resets. The bits in these registers are set on the occurrence of the corresponding reset and remain



set after the reset, until cleared by the firmware or a loss of retention, such as a POR, XRES, or BOD.

Hibernate wakeup resets can be detected by examining the TOKEN field in the PWR\_HIBERNATE register as described previously. Hibernate wakeup resets that occur as a result of

Table 19-2.	Reset Ca	use Bits to	Detect Re	eset Source
-------------	----------	-------------	-----------	-------------

Number of Bitfield Description Register Bits RES CAUSE RESET WDT 1 A hardware WDT reset has occurred since the last power cycle. RES CAUSE 1 RESET\_ACT\_FAULT Fault logging system requested a reset from its Active logic. RESET\_DPSLP\_FAULT **RES CAUSE** Fault logging system requested a reset from its Deep Sleep logic. 1 Clock supervision logic requested a reset due to loss of a watch-crystal RES CAUSE RESET\_CSV\_WCO\_LOSS 1 clock. A CPU requested a system reset through its SYSRESETREQ. This can **RES CAUSE** RESET SOFT 1 be done via a debugger probe or in firmware. RES CAUSE RESET MCWDT0 1 Multi-counter WDT reset #0 has occurred since the last power cycle. RES CAUSE **RESET MCWDT1** 1 Multi-counter WDT reset #1 has occurred since the last power cycle. RES\_CAUSE RESET\_MCWDT2 1 Multi-counter WDT reset #2 has occurred since the last power cycle. RES CAUSE **RESET MCWDT3** 1 Multi-counter WDT reset #3 has occurred since the last power cycle. Clock supervision logic requested a reset due to loss of a high-frequency **RES CAUSE2** RESET CSV HF LOSS 16 clock. Each bit index K corresponds to a clk hf<K>. Unimplemented clock bits return zero. Clock supervision logic requested a reset due to frequency error of a RES\_CAUSE2 RESET\_CSV\_HF\_FREQ 16 high-frequency clock. Each bit index K corresponds to a clk\_hf<K>. Unimplemented clock bits return zero.

For more information, see the RES\_CAUSE and RES\_CAUSE2 registers in the registers TRM.

If these methods cannot detect the cause of the reset, then it can be one of the non-recorded and non-retention resets: BOD, POR, or XRES. These resets cannot be distinguished using on-chip resources.

## 19.4 Register List

Table 19-3. Reset System Register List

Register	Description
RES_CAUSE	Reset cause observation register
RES_CAUSE2	Reset cause observation register 2
PWR_HIBERNATE	Hibernate power mode control register. Contains a TOKEN field that can be used to detect the Hibernate wakeup reset
PWR_HIB_DATA	Retains its contents through Hibernate wakeup reset
CM4_AIRCR	Application interrupt and reset control register of Cortex-M4
CM0_AIRCR	Application interrupt and reset control register of Cortex-M0+

an XRES cannot be detected. The other reset sources can be inferred to some extent by the status of the RES\_CAUSE and RES\_CAUSE2 registers, as shown in Table 19-2.

# 20. Clocking System



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

PSoC 6 MCU provides flexible clocking options with on-chip crystal oscillators, phase lock loop, frequency lock loop, and supports multiple external clock sources.

## 20.1 Features

The PSoC 6 MCU clock system includes these resources:

- Two internal clock sources:
  - □ 8-MHz internal main oscillator (IMO)
  - □ 32-kHz internal low-speed oscillator (ILO)
- Three external clock sources
  - D External clock (EXTCLK) generated using a signal from an I/O pin
  - □ External 16–35 MHz crystal oscillator (ECO)
  - □ External 32-kHz watch crystal oscillator (WCO)
- One frequency lock loop (FLL) with 24–100 MHz output range
- One phase-locked loop (PLL) with 10.625–150 MHz output range



## 20.2 Architecture

Figure 20-1 gives a generic view of the clocking system in PSoC 6 MCUs.




Figure 20-1. Clocking System Block Diagram



## 20.3 Clock Sources

#### 20.3.1 Internal Main Oscillator (IMO)

The IMO is an accurate, high-speed internal (crystal-less) oscillator that produces a fixed frequency of 8 MHz. The IMO output can be used by the PLL or FLL to generate a wide range of higher frequency clocks, or it can be used directly by the high-frequency root clocks.

When USB is present the USB Start-of-Frame (SOF) signal is used to trim the IMO to ensure that the IMO matches the accuracy of the USB SOF. The ENABLE\_LOCK bitfield in the USBFS0\_USBDEV\_CR register of the USB block needs to be set for this feature to work. The driver for the USB block in the PDL does this automatically.

The IMO is available in the system LP, ULP, and Deep Sleep power modes.

#### 20.3.2 External Crystal Oscillator (ECO)

The PSoC 6 MCU contains an oscillator to drive an external 16-MHz to 35-MHz crystal. This clock source is built using an oscillator circuit in PSoC. The circuit employs an external crystal that needs to be populated on the external crystal pins of the PSoC 6 MCU. See *AN218241 - PSoC 6 MCU Hardware Design Considerations* for more details.

The ECO can be enabled by using the CLK\_ECO\_CONFIG ECO EN register bitfields.

#### 20.3.2.1 ECO Trimming

The ECO supports a wide variety of crystals and ceramic resonators with the nominal frequency range specification of f = 16 MHz – 35 MHz. The crystal manufacturer typically provides numerical values for parameters, namely the maximum drive level (DL), the maximum equivalent series resistance (ESR), shunt capacitance of the crystal (C<sub>0</sub>), and the parallel load capacitance (C<sub>L</sub>). These parameters can be used to calculate the transconductance (g<sub>m</sub>) and the maximum peak to peak (V<sub>PP</sub>).

Max peak to peak value:

$$V_{PP} = 2 \times V_{P}$$

$$V_{p} = 2 \times \frac{\sqrt{\frac{2 \times DL}{ESR}}}{4\pi \times f \times (C_{L} + C_{0})}$$

Transconductance:

$$g_m = 4 \times 5 \times (2\pi \times f \times (C_L + C_0))^2 \times ESR$$

ECO does not support  $V_{PP}$  less than 1.3 V.

The following fields are found in the CLK\_TRIM\_ECO\_CTL register. The Amplitude trim (ATRIM) and WDTRIM settings control the trim for amplitude of the oscillator output. ATRIM

sets the crystal drive level when automatic gain control (AGC) is enabled (CLK\_ECO\_CONFIG.AGC\_EN = 1). AGC must be enabled all the time.

ATRIM and WDTRIM values are set at 15 and 7, respectively.

The GTRIM sets up the trim for amplifier gain based on the calculated  $g_{m}$  as shown in Table 20-1.

Table 20-1. GTRIM Settings

9 <sub>m</sub>	GTRIM
g <sub>m</sub> < 9 mA/V	0x01
9 mA/V < g <sub>m</sub> < 18 mA/V	0x00
g <sub>m</sub> > 18 mA/V	INT (g <sub>m</sub> / 9 mA/V)

RTRIM and FTRIM are set to 0 and 3, respectively.

First, set up the trim values based on Table 20-1 and other listed values; then enable the ECO. After the ECO is enabled, the CLK\_ECO\_STATUS register can be checked to ensure it is ready.

## 20.3.3 External Clock (EXTCLK)

The external clock is a 0- to 100-MHz range clock that can be sourced from a signal on a designated I/O pin. This clock can be used as the source clock for either the PLL or FLL, or can be used directly by the high-frequency clocks.

When manually configuring a pin as an input to EXTCLK, the drive mode of the pin must be set to high-impedance digital to enable the digital input buffer. See the I/O System chapter on page 214 for more details. Consult the PSoC 61 datasheet/PSoC 62 datasheet to determine the specific pin used for EXTCLK. See KBA224493 for more details.

#### 20.3.4 Internal Low-speed Oscillator (ILO)

The ILO operates with no external components and outputs a stable clock at 32.768 kHz nominal. The ILO is relatively low power and low accuracy. It is available in all power modes. If the ILO is to remain active in Hibernate mode, and across power-on-reset (POR) or brownout detect (BOD), the ILO\_BACKUP bit must be set in the CLK\_ILO\_CONFIG register.

The ILO can be used as the clock source for CLK\_LF, which in turn can be used as a source for the backup domain (CLK\_BAK). CLK\_BAK runs the real-time clock (RTC). This can be useful if you do not wish to populate a WCO. Although the ILO is not suitable as an RTC due to its poor accuracy, it can be used as a HIBERNATE wakeup source using the wakeup alarm facility in the RTC. In this case, the V<sub>DDD</sub> rail must be supplied during HIBERNATE for the ILO to run, and the ILO\_BACKUP bit must be set in the CLK\_ILO\_CONFIG register. CLK\_LF is also the source of





the MCWDT timers; see the Watchdog Timer chapter on page 262 for details.

The ILO is always the source of the watchdog timer (WDT).

The ILO is enabled and disabled with the ENABLE bit of the CLK\_ILO\_CONFIG register. Always leave the ILO enabled as it is the source of the WDT.

If the WDT is enabled, the only way to disable the ILO is to first clear the WDT\_LOCK bit in the WDT\_CTL register and then clear the ENABLE bit in the CLK\_ILO\_CONFIG register. If the WDT\_LOCK bit is set, any register write to disable the ILO will be ignored. Enabling the WDT will automatically enable the ILO.

The calibration counters described in Clock Calibration Counters on page 254 can be used to measure the ILO against a high-accuracy clock such as the ECO. This result can then be used to determine how the ILO must be adjusted. The ILO can be trimmed using the CLK\_TRIM\_ILO\_CTL register.

## 20.3.5 Watch Crystal Oscillator (WCO)


The WCO is a highly accurate 32.768-kHz clock source. It is the primary clock source for the RTC. The WCO can also be used as a source for CLK\_LF.

The WCO can be enabled and disabled by setting the WCO\_EN bit in the CTL register for the backup domain. The WCO can also be bypassed and an external 32.768-kHz clock can be routed on a WCO output pin. This is done by setting the WCO\_BYPASS bit in the CTL register for the backup domain. See WCO with External Clock/Sine Wave Input on page 257 for more details.

## 20.4 Clock Generation

#### 20.4.1 Phase-Locked Loop (PLL)

The PSoC 6 MCU contains one PLL, which resides on CLK\_PATH1. It is capable of generating a clock output in the range 10.625–150 MHz; the input frequency must be between 4 and 64 MHz. This makes it possible to use the IMO to generate much higher clock frequencies for the rest of the system.



The PLL is configured following these steps:

**Note:**  $f_{ref}$  is the input frequency of the PLL, that is, the frequency of input clock, such as 8 MHz for the IMO.

- Determine the desired output frequency (f<sub>out</sub>). Calculate the reference (REFERENCE\_DIV), feedback (FEEDBACK\_DIV), and output (OUTPUT\_DIV) dividers subject to the following constraints:
  - a. PFD frequency (phase detector frequency). f<sub>pfd</sub> = f<sub>ref</sub> / REFERENCE\_DIV. It must be in the range 4 MHz to 8 MHz. There may be multiple reference divider values that meet this constraint.
  - b. VCO frequency. f<sub>vco</sub> = f<sub>pfd</sub> \* FEEDBACK\_DIV. It must be in the range 170 MHz to 400 MHz. There may be multiple feedback divider values that meet this constraint with different REFERENCE\_DIV choices.
  - c. Output frequency.  $f_{out} = f_{vco} / OUTPUT_DIV$ . It must be in the range 10.625 MHz to 150 MHz. Note that your device may not be capable of operating at this frequency; check the device datasheet. It may not be possible to get the desired frequency due to

granularity; therefore, consider the frequency error of the two closest choices.

- d. Choose the best combination of divider parameters depending on the application. Some possible decision-making factors are: minimum output frequency error, lowest power consumption (lowest  $f_{vco}$ ), or lowest jitter (highest  $f_{vco}$ ).
- Program the divider settings in the appropriate CLK\_PLL\_CONFIG register. Do not enable the PLL on the same cycle as configuring the dividers. Do not change the divider settings while the PLL is enabled.
- 3. Enable the PLL (CLK\_PLL\_CONFIG.ENABLE = 1). Wait at least 1 µs for PLL circuits to start.
- 4. Wait until the PLL is locked before using the output. By default, the PLL output is bypassed to its reference clock and will automatically switch to the PLL output when it is locked. This behavior can be changed using PLL\_CONFIG.BYPASS\_SEL. The status of the PLL can be checked by reading CLK\_PLL\_STATUS. This register contains a bit indicating the PLL has locked. It also contains a bit indicating if the PLL lost the lock status.



To disable the PLL, first set the PLL\_CONFIG.BYPASS\_SEL to PLL\_REF. Then wait at least six PLL output clock cycles before disabling the PLL by setting PLL\_CONFIG.ENABLE to '0'.

#### 20.4.2 Frequency Lock Loop (FLL)

The PSoC 6 MCU contains one frequency lock loop (FLL), which resides on Clock Path 0. The FLL is capable of generating a clock output in the range 24 MHz to 100 MHz; the input frequency must be between 0.001 and 100 MHz, and must be at least 2.5 times less than the CCO frequency. This makes it possible to use the IMO to generate much higher clock frequencies for the rest of the system.

The FLL is similar in purpose to a PLL but is not equivalent:

- FLL can start up (lock) much faster than the PLL.
- It consumes less current than the PLL.
- FLL does not lock the phase. At the heart of the FLL is a current-controlled oscillator (CCO). The output frequency of this CCO is controlled by adjusting the trim of the CCO; this is done in hardware and is explained in detail later in this section.
- FLL can produce up to 100-MHz clock with good duty cycle through its divided clock output.
- FLL reference clock can be the WCO (32 kHz), IMO (8 MHz), or any other periodic clock source.

**Note:** The CCO frequency must be at least 2.5 times greater than the reference frequency.

The CCO can output a stable frequency in the 48 MHz to 200 MHz range. This range is divided into five sub-ranges as shown by Table 20-2.

CCO Range	0	1	2	3	4
f <sub>min</sub>	48 MHz	64 MHz	85 MHz	113 MHz	150 MHz
f <sub>max</sub>	64 MHz	85 MHz	113 MHz	150 MHz	200 MHz

**Note:** The output of the CCO has an option to enable a divide by two or not. For this device, the divide by two must always be enabled.

Within each range, the CCO output is controlled via a 9-bit trim field. This trim field is updated via hardware based on the control algorithm described below.

A reference clock must be provided to the FLL. This reference clock is typically the IMO, but could be many different clock sources. The FLL compares the reference clock against the CCO clock to determine how to adjust the CCO trim. Specifically, the FLL will count the number of CCO clock cycles inside a specified window of reference clock cycles. The number of reference clock cycles to count


is set by the FLL\_REF\_DIV field in the CLK\_FLL\_CONFIG2 register.


After the CCO clocks are counted, they are compared against an ideal value and an error is calculated. The ideal value is programmed into the FLL\_MULT field of the CLK\_FLL\_CONFIG register.

As an example, the reference clock is the IMO (8 MHz), the desired CCO frequency is 100 MHz, the value for FLL\_REF\_DIV is set to 146. This means that the FLL will count the number of CCO clocks within 146 clock periods of the reference clock. In one clock cycle of the reference clock (IMO), there should be 100 / 8 = 12.5 clock cycles of the CCO. Multiply this number by 146 and the value of FLL\_MULT should be 1825.

If the FLL counts a value different from 1825, it attempts to adjust the CCO such that it achieves 1825 the next time it counts. This is done by scaling the error term with FLL\_LF\_IGAIN and FLL\_LF\_PGAIN found in CLK\_FLL\_CONFIG3. Figure 20-3 shows how the error (err) term is multiplied by FLL\_LF\_IGAIN and FLL\_LF\_PGAIN and then summed with the current trim to produce a new trim value for the CCO. The CCO\_LIMIT field in the CLK\_FLL\_CONFIG4 can be used to put an upper limit on the trim adjustment; this is not needed for most situations.







The FLL determines whether it is "locked" by comparing the error term with the LOCK\_TOL field in the CLK\_FLL\_CONFIG2 register. When the error is less than LOCK\_TOL the FLL is considered locked.

After each adjustment to the trim the FLL can be programmed to wait a certain number of reference clocks before doing a new measurement. The number of reference clocks to wait is set in the SETTLING\_COUNT field of CLK\_FLL\_CONFIG3. Set this such that the FLL waits ~1 µs before a new count. Therefore, if the 8-MHz IMO is used as the reference this field should be programmed to '8'.

When configuring the FLL there are two important factors that must be considered: lock time and accuracy. Accuracy is the closeness to the intended output frequency. These two numbers are inversely related to each other via the value of REF\_DIV. Higher REF\_DIV values lead to higher accuracy, whereas lower REF\_DIV values lead to faster lock times.

In the example used previously the 8-MHz IMO was used as the reference, and the desired FLL output was 100 MHz. For that example, there are 12.5 CCO clocks in one reference clock. If the value for REF\_DIV is set to '1' then FLL\_MULT must be set to either '13' or '12'. This will result in a CCO output of either 96 MHz or 104 MHz, and an error of 4 percent from the desired 100 MHz. Therefore, the best way to improve this is to increase REF\_DIV. However, the larger REF\_DIV is, the longer each measurement cycle takes, thus increasing the lock time. In this example, REF\_DIV was set to 146. This means each measurement cycle takes 146 \* (1/8 MHz) = 18.25  $\mu$ s, whereas when REF\_DIV is set to 1, each measurement cycle takes 1 \* (1/ 8 MHz) 0.125  $\mu$ s.

Another issue with lower REF\_DIV values is that the minimum LOCK\_TOL is 1, so the output of the CCO can have an error of  $\pm 1$ . In the example where REF\_DIV = 1 and FLL\_MULT = 13, the MULT value can really be 12, 13, or 14 and still be locked. This means the output of the FLL may vary between 96 and 112 MHz, which may not be desirable.

Thus, a choice must be made between faster lock times and more accurate FLL outputs. The biggest change to make for this is the value of REF\_DIV. The following section describes how to configure all of the FLL registers and gives some example equations to set REF\_DIV N for best accuracy.

#### 20.4.2.1 Configuring the FLL

This section provides a guide to calculate FLL parameters. ModusToolbox and the PDL provide drivers and calculators that automatically populate the FLL registers based on FLL input and output frequency requirements.

The following equations are tailored to achieve the best accuracy.

In these equations:

 $N = REF_DIV$ 

M = FLL MULT

- 1. Set CCO\_RANGE in the CLK\_FLL\_CONFIG4 register.
  - a. Determine the output frequency of the FLL.
  - b. Calculate the CCO frequency. The CCO frequency = 2 \* FLL output frequency.



- c. Use Table 20-3 to determine the CCO range.
- d. Write CCO range into CCO\_RANGE in the CLK\_FLL\_CONFIG4 register.

Table 20-3. CCO Frequency Ranges

CCO Range	0 1		0 1 2		4	
f <sub>min</sub>	48 MHz	64 MHz	85 MHz	113 MHz	150 MHz	
f <sub>max</sub>	64 MHz	85 MHz	113 MHz	150 MHz	200 MHz	

2. Set the FLL\_OUTPUT\_DIV in CLK\_FLL\_CONFIG. Set the output divider to '1'.

3. Set FLL\_REF\_DIV in CLK\_FLL\_CONFIG2.

FLL\_REF\_DIV divides the FLL input clock. The FLL counts the number of CCO clocks within one period of the divided reference clock. A general equation to calculate the reference divider is as follows:

 $N = ROUNDUP\left(\frac{2 \times f_{ref}}{CCO_{Trim_{Step}} \times f_{CCO_{Target}}}\right)$ 

Equation 20-1

The CCO<sub>TrimStep</sub> is found in Table 20-4.

Table 20-4. CCO Trim Steps

CCO Range	D Range 0		2	3	4
CCO_Trim_Steps	0.0011	0.0011	0.0011	0.0011	0.00117

A larger N results in better precision on the FLL output, but longer lock times; a smaller N will result in faster lock times, but less precision.

Note: When the WCO is used as the reference clock, N must be set to 19.

4. Set FLL\_MULT in CLK\_FLL\_CONFIG.

FLL\_MULT is the ratio between the desired CCO frequency and the divided input frequency. This is the ideal value for the counter that counts the number of CCO clocks in one period of the divided input frequency.

$$M = f_{CCO_{Target}} \times \frac{N}{f_{ref}}$$

Equation 20-2

5. Set the FLL\_LF\_IGAIN and FLL\_LF\_PGAIN in CLK\_FLL\_CONFIG3.

Within each range of the CCO there are 512 steps of adjustment for the CCO frequency. These steps are controlled by CCO\_FREQ in the CLK\_FLL\_CONFIG4 register. The FLL automatically adjusts CCO\_FREQ based on the output of the FLL counter.

The output of the counter gives the number of CCO clocks, over one period of the divided reference clock, by which the FLL is off. This value is then multiplied by the sum of FLL\_LF\_IGAIN and FLL\_LF\_PGAIN. The result of this multiplication is then summed with the value currently in the CCO\_FREQ register.

To determine the values for  $I_{\mbox{GAIN}}$  and  $\mbox{P}_{\mbox{GAIN}}$  use the following equation:

$$I_{GAIN} < \left(\frac{0.85}{K_{CCO} \times \frac{N}{f_{ref}}}\right)$$

Equation 20-3

Find the value of I<sub>GAIN</sub> closest but not over the values in the gain row in Table 20-5.

Table 20-5. IGAIN and PGAIN Register Values

Register Value	0	1	2	3	4	5	6	7	8	9	10	11
Gain Value	1/256	1/128	1/64	1/32	1/16	1/8	1/4	1/2	1	2	4	8

Program FLL\_LF\_IGAIN with the register value that corresponds to the chosen gain value.

Take the I<sub>GAIN</sub> value from the register and use it in the following equation:

$$P_{GAIN} < I_{GAINreg} - \frac{0.85}{K_{CCO} \times \frac{N}{f_{ref}}}$$

Equation 20-4

Find the value of  $P_{GAIN}$  closest but not over the values in the gain row in Table 20-5. Program FLL\_PF\_IGAIN with the register value that corresponds to the chosen gain value.

For best performance Pgain\_reg + Igain\_reg should be as close as possible to calculated  $I_{GAIN}$  without exceeding it. kCCO is the gain of the CCO; Table 20-6 lists the kCCO for each CCO range.

Table 20-6. kCCO Values

CCO Range	Range 0 1		2	3	4
kCCO	48109.38	64025.65	84920	113300	154521.85

6. Set SETTLING\_COUNT in CLK\_FLL\_CONFIG3.

SETTLING\_COUNT is the number of reference clocks to wait for the CCO to settle after it has changed. It is best to set this such that the settling time is around 1  $\mu$ s.

SETTLING\_COUNT =  $l \ \mu s \ * fref$ 

Do not set the settling time to anything less than 1 µs, greater will lead to longer lock times.

1. Set LOCK\_TOL in CLK\_FLL\_CONFIG2.

LOCK\_TOL determines how much error the FLL can tolerate at the output of the counter that counts the number of CCO clocks in one period of the divided reference clock. A higher tolerance can be used to lock more quickly or track a less accurate source. The tolerance should be set such that the FLL does not unlock under normal conditions. A lower tolerance means a more accurate output, but if the input reference is unstable then the FLL may unlock.

The following equation can be used to help determine the value:

$$LOCK\_TOL = M \times \left[ \left( \frac{1 + CCO_{accuracy}}{1 - F_{refaccuracy}} \right) - 1 \right]$$
Equation 20-5

CCO (accuracy) = 0.25% or 0.0025

ref (accuracy) is the accuracy of the reference clock

2. Set CCO\_FREQ in CLK\_FLL\_CONFIG4.

This field determines the frequency at which the FLL starts before any measurement. The nearer the FLL is to the desired frequency, the faster it will lock.

$$CCO_{FREQ} = ROUPNDUP \left( \frac{LOG\left(\frac{f_{CCO_{Target}}}{f_{CCO_{Base}}}\right)}{LOG(1 + CCO_{Trim_{Step}})} \right)$$

Equation 20-6

fCCO<sub>Base</sub> can be found in Table 20-7.

Table 20-7. CCO Base Frequency

CCO Range	0	1	2	3	4
CCO_Base	43600	58100	77200	103000	132000

Table 20-8. CCO Trim Steps

CCO Range	0	1	2	3	4
CCO_Trim_Steps	0.0011	0.0011	0.0011	0.0011	0.00117



9. Calculating Precision, Accuracy, and Lock Time of FLL

To calculate the precision and accuracy of the FLL, the accuracy of the input source must be considered. The precision is the larger of:

$$Precision_{FLL} = f_{ref} \times \left(\frac{1 + f_{ref}(accuracy)}{N \times f_{CCO_{Target}}}\right)$$
Equation 20-7

Or (CCO\_Trim\_Steps / 2)

Example: The desired FLL output is 100 MHz, thus CCO target is 200 MHz. The 2 percent accurate 8 MHz IMO is used as the reference input. N is calculated to be 69.

Precision<sub>FLL</sub> = ((8 MHz \* 1.02)/(69 \* 200 MHz)) = 0.059%, which is greater than the (CCO\_Trim\_Steps / 2)

The accuracy of the FLL output is the precision multiplied by the lock tolerance. If the CCO goes beyond this range, then the FLL will unlock.

Accuracy<sub>FLL</sub> = Precision<sub>FLL</sub> \* LOCK\_TOL

The value for the reference divider N should be tuned such that it achieves the best precision/accuracy versus lock time. The lock time depends on the time for each adjustment step in the locking process;

Step\_Time = (N /  $f_{ref}$ ) + (SETTLING\_COUNT /  $f_{ref}$ )

Multiply this number by the number of steps it takes to lock, to determine lock time. Typically, the FLL locks within the first  $\sim$ 10 steps.

#### 20.4.2.2 Enabling and Disabling the FLL

The FLL requires firmware sequencing when enabling, disabling, and entering/exiting DEEPSLEEP.

To enable the FLL, follow these steps:

- 1. Enable the CCO by writing CLK\_FLL\_CONFIG4.CCO\_ENABLE = 1 and wait until CLK\_FLL\_STATUS.CCO\_READY==1.
- 2. Ensure the reference clock has stabilized and CLK\_FLL\_CONFIG3.BYPASS\_SEL = FLL\_REF.
- 3. Write FLL\_ENABLE = 1 and wait until CLK\_FLL\_STATUS.LOCKED==1.
- 4. Write CLK\_FLL\_CONFIG3.BYPASS\_SEL = FLL\_OUT to switch to the FLL output.

To disable the FLL, follow these steps:

- 1. Ensure the processor is operating from a different clock than clk\_path0. If the muxes are changed, wait four FLL output clock cycles for it to complete.
- 2. Write CLK\_FLL\_CONFIG3.BYPASS\_SEL = FLL\_REF and read the same register to ensure the write completes.
- 3. Wait at least six FLL reference clock cycles and disable it with FLL\_ENABLE = 0.
- 4. Disable the CCO by writing CLK\_FLL\_CONFIG4.CCO\_ENABLE = 0.

Before entering DEEPSLEEP, either disable the FLL using the above sequence or use the following procedure to deselect/ select it before/after DEEPSLEEP. Before entering DEEPSLEEP, write CLK\_FLL\_CONFIG3.BYPASS\_SEL = FLL\_REF to change the FLL to use its reference clock. After DEEPSLEEP wakeup, wait until CLK\_FLL\_STATUS.LOCKED==1 and then write CLK\_FLL\_CONFIG3.BYPASS\_SEL = FLL\_OUT to switch to the FLL output.

Note: It is not recommended to use the FLL\_AUTO option in the BYPASS\_SEL field.



## 20.5 Clock Trees

The PSoC 6 MCU clocks are distributed throughout the device, as shown in Figure 20-1. The clock trees are described in this section:

- Path Clocks
- High-Frequency Root Clocks (CLK\_HF[i])
- Medium-Frequency Clock (CLK\_MF)
- Low-Frequency Clock (CLK\_LF)
- Timer Clock (CLK\_TIMER)
- Analog Pump Clock (CLK\_PUMP)

## 20.5.1 Path Clocks

The PSoC 6 MCU has five clock paths: CLK\_PATH0 contains the FLL, CLK\_PATH1 contains PLL0, CLK\_PATH2, and CLK\_PATH3are a direct connection to the high-frequency root clocks. Note that the FLL and PLL can be bypassed if they are not needed. These paths are the input sources for the high-frequency clock roots.

Each clock path has a mux to determine which source clock will clock that path. This configuration is done in CLK\_PATH\_SELECT[i] register.

Table 20-9. Clock Path Source Selections

Name	Description
	Selects the source for clk_path[i]
	0: IMO
	1: EXTCLK
PATH_MUX[2:0]	2: ECO
	3: Reserved4: DSI_MUX
	5-7: Reserved

The DSI mux is configured through the CLK\_DSI\_SELECT[i] register.

#### Table 20-10. DSI Mux Source Selection

Name	Description
	Selects the source for the DSI_MUX[i]
	0-15: Reserved
DSI_MUX[4:0]	16: ILO
	17: WCO
	18-31: Reserved

## 20.5.2 High-Frequency Root Clocks

The PSoC 6 MCU has four high-frequency root clocks (CLK\_HF[i]). Each CLK\_HF has a particular destination on the device, as shown in Table 20-11.

#### Table 20-11. CLK\_HF Destinations

Name	Description
CLK_HF[0]	Root clock for both CPUs, PERI, and AHB infrastructure
CLK_HF[1]	Clock output on clk_ext pin (when used as an output)
CLK_HF[2]	Root clock for the Serial Memory Interface subsystem
CLK_HF[3]	Root clock for USB communications

Each high-frequency root clock has a mux to determine its source. This configuration is done in the CLK\_ROOT\_SELECT[i] register.

Table 20-12. HFCLK Input Selection Bits	s
---	---

Name	Description
	HFCLK input clock selection
	0: Select CLK_PATH0
	1: Select CLK_PATH1
ROOT_MUX[3:0]	2: Select CLK_PATH2
	3: Select CLK_PATH3

Each CLK\_HF has a pre-divider, which is set in the CLK\_ROOT\_SELECT register.

Name	Description
	Selects predivider value for the clock root
ROOT_DVI[5:4]	0: No Divider
	1: Divide clock by 2
	2: Divide clock by 4
	3: Divide clock by 8

CLK\_HF[1-3] can be enabled and disabled. CLK\_HF[0] is always enabled as it is the source of the CPU. To enable and disable CLK\_HF[1-3] set the ENABLE bit in the CLK\_ROOT\_SELECT register.



## 20.5.3 Medium-Frequency Clock

The PSoC 6 MCU contains a medium-frequency clock (CLK\_MF). The source for this clock, termed medium-frequency oscillator (MFO) is derived from the IMO and is fixed at a frequency of 2 MHz (IMO/4).

CLK\_MF is enabled by setting CLK\_MF\_SELECT.ENABLE field to '1'. CLK\_MF can be pre-scaled by an integer value between 1 and 256 using CLK\_MF\_SELECT.MFCLK\_DIV field. The MFCLK\_DIV field should be modified only when the ENABLE field is '0'.

CLK\_MF (and IMO) can be configured to operate in Deep Sleep power mode by setting the CLK\_MFO\_CONFIG.DPSLP\_ENABLE field to '1'.

The CLF\_MF can be selected as one of the Deep Sleep sources of the LCD block, and provides better contrast than the low-frequency clock source.

#### 20.5.4 Low-Frequency Clock

The low-frequency clock (CLK\_LF) in the PSoC 6 MCU has two input options: ILO and WCO.

CLK\_LF is the source for the multi-counter watchdog timers (MCWDT) and the RTC.

The source of CLK\_LF is set in the LFCLK\_SEL bits of the CLK\_SELECT register. Writes to LFCLK\_SEL bits are protected by WDT\_LOCK field of the WDT\_CTL register; see Watchdog Timer chapter on page 262.

Table 20-14. LFCLK Input Selection Bits LFCLK\_SEL

Name	Description
	LFCLK input clock selection
	0: ILO. Uses the internal local oscillator as the source of the LFCLK
LFCLK_SEL[1:0]	1: WCO. Uses the watch crystal oscillator as the source of the LFCLK
	2: Reserved
	3: Reserved

#### 20.5.5 Timer Clock

The timer clock (CLK\_TIMER) can be used as a clock source for the CPU SYSTICK timer. The source for CLK\_TIMER can either be the IMO or CLK\_HF[0]. This selection is made in the TIMER\_SEL bitfield of the CLK\_TIMER\_CTL register. Several dividers can be applied to this clock, which are found in the CLK\_TIMER\_CTL register.

#### 20.5.6 Group Clocks (clk\_sys)

On the PSoC 6 platform, peripherals are grouped. Each group has a dedicated group clock (also referred to as clk\_sys). The group clock sets the clock rate for the AHB interface on the peripheral; it also sets the clock rate for the

trigger outputs and trigger input synchronization. Each group clock has an eight-bit divider located in the CLOCK\_CTL register in the PERI\_GROUP\_STRUCT in the PERI register set. For a majority of applications these dividers should be left at default (divide by 1).


### 20.5.7 Backup Clock (clk\_bak)

The backup clock is used to clock the backup domain, specifically the RTC. For more information see WCO with External Clock/Sine Wave Input on page 257.



# 20.6 CLK\_HF[0] Distribution

clk\_hf[0] is the root clock for the CPU subsystem and for the peripheral clock dividers.



#### 20.6.1 CLK\_FAST

CLK\_FAST clocks the Cortex-M4 processor. This clock is a divided version of CLK\_HF[0]. The divider for this clock is set in the CM4\_CLOCK\_CTL register of the CPU subsystem.

#### 20.6.2 CLK\_PERI

CLK\_PERI is the source clock for all programmable peripheral clock dividers and for the Cortex-M0+ processor. It is a divided version of CLK\_HF[0]. The divider for this clock is set in the PERI\_INT\_DIV bitfields of the CM0 CLOCK CTL register.

#### 20.6.3 CLK\_SLOW

CLK\_SLOW is the source clock for the Cortex-M0+. This clock is a divided version of CLK\_PERI. The divider for this clock is set in the SLOW\_INT\_DIV bitfields of the CM0\_CLOCK\_CTL register.

## 20.7 Peripheral Clock Dividers

The PSoC 6 MCU peripherals such as SCBs and TCPWMs require a clock. These peripherals can be clocked only by a peripheral clock divider.

The PSoC 6 MCU has 15 peripheral clock dividers (PCLK). It has four 8-bit dividers, eight 16-bit dividers, two fractional 16.5-bit dividers (16 integer bits, five fractional bits), and one 24.5-bit divider (24 integer bits, five fractional bits). The output of any of these dividers can be routed to any peripheral.

#### 20.7.1 Fractional Clock Dividers

Fractional clock dividers allow the clock divisor to include a fraction of 0..31/32. For example, a 16.5-bit divider with an integer divide value of 3 generates a 16-MHz clock from a 48-MHz CLK\_PERI. A 16.5-bit divider with an integer divide value of 4 generates a 12-MHz clock from a 48-MHz CLK\_PERI. A 16.5-bit divider with an integer divide value of 3 and a fractional divider of 16 generates a 48 / (3 + 16/32) = 48 / 3.5 = 13.7-MHz clock from a 48-MHz CLK\_PERI. Not all 13.7-MHz clock periods are equal in size; some will have a 16-MHz period and others will have a 12-MHz period, such that the average is 13.7 MHz.

Fractional dividers are useful when a high-precision clock is required (for example, for a UART/SPI serial interface). Fractional dividers are not used when a low jitter clock is required, because the clock periods have a jitter of one CLK\_PERI cycle.

#### 20.7.2 Peripheral Clock Divider Configuration

The peripheral clock dividers are configured using registers from the peripheral block; specifically DIV\_CMD, DIV\_8\_CTL, DIV\_16\_CTL, DIV\_16\_5\_CTL, DIV\_24\_5\_CTL, and CLOCK\_CTL registers.


First the clock divider needs to be configured. This is done via the DIV\_8\_CTL, DIV\_16\_CTL, DIV\_16\_5\_CTL, and DIV\_24\_5\_CTL registers. There is one register for each divider; for example, there are four DIV\_8\_CTL registers as there are four 8-bit dividers. In these registers, set the value of the integer divider; if it is a fractional divider then set the fraction portion as well.




After the divider is configured use the DIV CMD register to enable the divider. This is done by setting the DIV\_SEL to the divider number you want to enable, and setting the TYPE SEL to the divider type. For example, if you wanted to enable the 0th 16.5-bit divider, write '0' to DIV\_SEL and '2' to TYPE SEL. If you wanted to enable the seventh 16-bit divider, write '7' to DIV SEL and '1' to TYPE SEL. See the registers TRM for more details.


#### 20.7.2.1 Phase Aligning Dividers

For specific use cases, you must generate clocks that are phase-aligned. For example, consider the generation of two gated clocks at 24 and 12 MHz, both of which are derived from a 48-MHz CLK\_PERI. If phase alignment is not considered, the generated gated clocks appear as follows.




These clock signals may or may not be acceptable, depending on the logic functionality implemented on these two clocks. If the two clock domains communicate with each other, and the slower clock domain (12 MHz) assumes that each high/'1' pulse on its clock coincides with a high/'1' phase pulse in the higher clock domain (24 MHz), the phase misalignment is not acceptable. To address this, it is possible to have dividers produce clock signals that are phase-aligned with any of the other (enabled) clock dividers. Therefore, if (enabled) divider x is used to generate the 24-MHz clock, divider y can be phasealigned to divider x and used to generate the 12-MHz clock. The aligned clocks appear as follows.





Phase alignment also works for fractional divider values. If (enabled) divider x is used to generate the 38.4-MHz clock (divide by 1 8/32), divider y can be phase-aligned to divider x and used to generate the 19.2-MHz clock (divide by 2 16/32). The generated gated clocks appear as follows.

Figure 20-7. Phase-Aligned Fractional Dividers





Divider phase alignment requires that the divider to which it is phase-aligned is already enabled. This requires the dividers to be enabled in a specific order.

Phase alignment is implemented by controlling the start moment of the divider counters in hardware. When a divider is enabled, the divider counters are set to '0'. The divider counters will only start incrementing from '0' to the programmed integer and fractional divider values when the divider to which it is phase-aligned has an integer counter value of '0'.

Note that the divider and clock multiplexer control register fields are all retained during the Deep Sleep power mode. However, the divider counters that are used to implement the integer and fractional clock dividers are not. These counters are set to '0' during the Deep Sleep mode. Therefore, when transitioning from Deep Sleep to Active mode, all dividers (and clock signals) are enabled and phase-aligned by design.

Phase alignment is accomplished by setting the PA\_DIV\_SEL and PA\_DIV\_TYPE bits in the DIV\_CMD register before enabling the clock. For example, to align the fourth 8-bit divider to the third 16-bit divider, set DIV\_SEL to '4', TYPE\_SEL to '0', PA\_DIV\_SEL to '3', and PA\_TYPE\_SEL to '1'.

#### 20.7.2.2 Connecting Dividers to Peripheral

The PSoC 6 MCU has 28 peripherals, which can connect to one of the programmable dividers. Table 20-15 lists those peripherals.

Clock Number	Destination
0	scb[0].clock
1	scb[1].clock
2	scb[2].clock
3	scb[4].clock
4	scb[5].clock
5	scb[6].clock
6	smartio[9].clock
7	tcpwm[0].clocks[0]
8	tcpwm[0].clocks[1]
9	tcpwm[0].clocks[2]
10	tcpwm[0].clocks[3]
11	tcpwm[0].clocks[256]
12	tcpwm[0].clocks[257]
13	tcpwm[0].clocks[258]
14	tcpwm[0].clocks[259]
15	tcpwm[0].clocks[260]
16	tcpwm[0].clocks[261]
17	tcpwm[0].clocks[262]

Table 20-15. Clock Dividers to Peripherals

Table 20-15. Clock Dividers to Peripherals		
Clock Number	Destination	
18	tcpwm[0].clocks[263]	
19	csd.clock	
20	lcd.clock	
21	cpuss.clock_trace_in	
22	pass.clock_pump_peri	
23	pass.clock_sar[0]	
24	canfd[0].clock_can[0]	
25	usb.clock_dev_brs	
26	pass.clock_ctdac	
27	pass.clock_sar[1]	

To connect a peripheral to a specific divider, the PERI\_CLOCK\_CTL register is used. There is one PERI\_CLOCK\_CTL register for each entry in Table 20-15. For example, to select the seventh 16-bit divider for tcpwm[0].clocks[262] write to CLOCK CTL[17], set the

DIV SEL to '7', and the TYPE SEL to '1'.



# 20.8 Clock Calibration Counters

A feature of the clocking system in PSoC 6 MCUs is built-in hardware calibration counters. These counters can be used to compare the frequency of two clock sources against one another. The primary use case is to take a higher accuracy clock such as the ECO and use it to measure a lower accuracy clock such as the ILO. The result of this measurement can then be used to trim the ILO.

There are two counters: Calibration Counter 1 is clocked off of Calibration Clock 1 (generally the high-accuracy clock) and it counts down; Calibration Counter 2 is clocked off of Calibration Clock 2 and it counts up. When Calibration Counter 1 reaches 0, Calibration Counter 2 stops counting up and its value can be read. From that value the frequency of Calibration Clock 2 can be determined with the following equation.

Calibration Clock 2 Frequency =  $\frac{\text{Counter 2 Final Value}}{\text{Counter 1 Initial Value}} \times \text{Calibration Clock 1 Frequency}$ 

For example, if Calibration Clock 1 = 8 MHz, Counter 1 = 1000, and Counter 2 = 5

Calibration Clock 1 Frequency = (5/1000) \* 8 MHz = 40 kHz.

Calibration Clock 1 and Calibration Clock 2 are selected with the CLK\_OUTPUT\_FAST register. All clock sources are available as a source for these two clocks. CLK\_OUTPUT\_SLOW is also used to select the clock source.

Calibration Counter 1 is programmed in CLK\_CAL\_CNT1. Calibration Counter 2 can be read in CLK\_CAL\_CNT2.

When Calibration Counter 1 reaches 0, the CAL\_COUNTER\_DONE bit is set in the CLK\_CAL\_CNT1 register.

# 21. Backup System



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The Backup domain adds an "always on" functionality to PSoC 6 MCUs using a separate power domain supplied by a backup supply (V<sub>BACKUP</sub>) such as a battery or supercapacitor. It contains a real-time clock (RTC) with alarm feature, supported by a 32768-Hz watch crystal oscillator (WCO), and power-management IC (PMIC) control.

Backup is not a power mode; it is a power domain with its own power supply, which can be active during any of the device power modes. For more details, see the Power Supply and Monitoring chapter on page 273 and Device Power Modes chapter on page 280.


# 21.1 Features

- Fully-featured RTC
  - D Year/Month/Date, Day-of-Week, Hour : Minute : Second fields
  - □ All fields binary coded decimal (BCD)
  - □ Supports both 12-hour and 24-hour formats
  - Automatic leap year correction
- Configurable alarm function
  - □ Alarm on Month/Date, Day-of-Week, Hour : Minute : Second fields
  - **Two independent alarms**
- 32768-Hz WCO with calibration
- Automatic backup power switching
- Built-in supercapacitor charger
- External PMIC control
- 32-byte backup registers





# 21.2 Architecture



The Backup system includes an accurate WCO that can generate the clock required for the RTC with the help of an external crystal or external clock inputs. The RTC has a programmable alarm feature, which can generate interrupts to the CPU. An AHB-Lite interface provides firmware access to MMIO registers in the Backup domain.

An automatic backup power switch selects the  $V_{\text{DDBAK}}$  supply required to run the blocks in the Backup domain – either  $V_{\text{DDD}}$  (main power) or  $V_{\text{BACKUP}}$  (backup battery/ supercapacitor power).

The domain also has backup registers that can store 32 bytes of data and retain its contents even when the main supply ( $V_{DDD}$ ) is OFF as long as the backup supply ( $V_{BACKUP}$ ) is present. The Backup system can also control an external PMIC that supplies  $V_{DDD}$ .

# 21.3 Power Supply

Power to the backup system ( $V_{DDBAK}$ ) is automatically switched between  $V_{DDD}$  (main supply) and  $V_{BACKUP}$ (Backup domain supply).  $V_{BACKUP}$  is typically connected to an independent supply derived from a battery or supercapacitor (see the Power Supply and Monitoring chapter on page 273 for more details).

There are no V<sub>BACKUP</sub> versus V<sub>DDD</sub> sequencing restrictions for the power selector switch. Either V<sub>BACKUP</sub> or V<sub>DDD</sub> may be removed during normal operation, and the Backup system will remain powered.

The VDDBAK\_CTL bitfield in the BACKUP\_CTL register controls the behavior of the power selector switch. See the registers TRM for details of this register. Possible options are:

- VDDBAK\_CTL = 0 (Default mode): Selects V<sub>DDD</sub> when the brownout detector in the system resources is enabled and no brownout situation is detected (see the Power Supply and Monitoring chapter on page 273 for more details). Otherwise, it selects the highest supply among V<sub>DDD</sub> and V<sub>BACKUP</sub>.
- VDDBAK\_CTL = 1, 2, or 3: Always selects V<sub>BACKUP</sub> for debug purposes.

If a supercapacitor is connected to  $V_{BACKUP}$ , the PSoC 6 MCU can charge the supercapacitor while  $V_{DDD}$  is available. Supercapacitor charging can be enabled by writing "3C" to the EN\_CHARGE\_KEY bitfield in the BACKUP\_CTL register. Note that this feature is for charging supercapacitors only and cannot safely charge a battery. Do not write this key when  $V_{BACKUP}$  is connected to a battery. Battery charging must be handled at the board level using external circuitry.

**Note:** If  $V_{DDD}$  and  $V_{BACKUP}$  are connected on the PCB, the Backup domain may require an explicit reset triggered by firmware using the RESET bitfield in the BACKUP\_RESET register. This firmware reset is required if the  $V_{BACKUP}$  supply was invalid during a previous power supply ramp-up or brownout event. It is not necessary to reset the Backup domain if the RES\_CAUSE register indicates a non-power-related reset as the reset cause, or if the PSoC 6 MCU just



woke from the Hibernate power mode and the supply is assumed to have been valid the entire time.

It is possible to monitor the V<sub>BACKUP</sub> supply using an ADC attached to AMUXBUS-A by setting the VBACKUP\_MEAS bit in the BACKUP\_CTL register. Note that the V<sub>BACKUP</sub> signal is scaled by 10 percent so it is within the supply range of the ADC. See the SAR ADC chapter on page 506 for more details on how to connect the ADC to AMUXBUS-A.

# 21.4 Clocking

The RTC primarily runs from a 32768-Hz clock, after it is scaled down to one-second ticks. This clock signal can come from either of these internal sources:

- Watch-crystal oscillator (WCO). This is a high-accuracy clock generator that is suitable for RTC applications and requires a 32768-Hz external crystal populated on the application board. WCO can also operate without crystal, using external clock/sine wave inputs. These additional operating modes are explained later in this section. WCO is supplied by the Backup domain and can therefore run without V<sub>DDD</sub> present.
- Alternate Backup Clock (ALTBAK): This option allows the use of LFCLK generated by the System Resources Subsystem (SRSS) as the Backup domain clock. Note that LFCLK is not available in all device power modes or when the V<sub>DDD</sub> is removed. (See the Device Power Modes chapter on page 280 for more detail.)

Clock glitches can propagate into the Backup system when LFCLK is enabled or disabled by the SRSS. In addition, LFCLK may not be as accurate as WCO depending on the actual source of LFCLK. Because of these reasons, LFCLK is not recommend for RTC applications. Also, if the WCO is intended as the clock source then choose it directly instead of routing through LFCLK.

For more details on these clocks and calibration, see the Clocking System chapter on page 240.

The RTC clock source can be selected using the CLK\_SEL bitfield in the BACKUP\_CTL register. The WCO\_EN bit in the BACKUP\_CTL register can be used to enable or disable the WCO. If the WCO operates with an external crystal, make sure the WCO\_BYPASS bit in the BACKUP\_CTL register is cleared before enabling the WCO. In addition, the PRESCALER bitfield in BACKUP\_CTL must be configured for a prescaler value of 32768.

**Note:** External crystal and bypass capacitors of proper values must be connected to WCO\_IN and WCO\_OUT and pins. See the PSoC 61 datasheet/PSoC 62 datasheet for details of component values and electrical connections. In addition, GPIOs must be configured for WCO\_OUT and WCO\_IN signals. See the I/O System chapter on page 214 to know how to configure the GPIOs.

### 21.4.1 WCO with External Clock/Sine Wave Input

The WCO can also operate from external clock/sine wave inputs. In these modes, WCO must be bypassed by setting the WCO\_BYPASS bit in the BACKUP\_CTL register before enabling the WCO. Also, GPIOs must be configured for WCO\_OUT and WCO\_IN signals (in Analog mode). The external clock/sine wave input modes, prescaler settings, and electrical connections are as follows:

- 32768-Hz external clock mode: In this mode, WCO\_IN is floating and WCO\_OUT is externally driven by a 32768-Hz square wave clock toggling between ground and V<sub>DDD</sub> supply levels. In this configuration, the WCO\_OUT pin functions as a digital input pin for the external clock. The PRESCALER bitfield in BACKUP\_CTL must be configured for a prescaler value of 32768.
- 60-Hz external clock mode: This mode can be used for deriving a clock from the 60-Hz AC mains supply. In this mode, WCO\_OUT is floating and WCO\_IN is driven with an external sine wave with zero DC offset, derived from the 60-Hz/120-V mains through a 100:1 capacitive divider. For example, a suitable capacitive divider can be formed by connecting a 220-pF/6-V capacitor between WCO\_IN and ground, and a 2.2-pF/ 200-V capacitor between WCO\_IN and the 60-Hz/120-V mains input. The PRESCALER bitfield in BACKUP\_CTL must be configured for a prescaler value of 60.
- 50-Hz external clock mode: This mode is similar to the 60-Hz mode, and can be used for 50-Hz/220-V mains standard. The capacitive divider explained previously can be modified to fit this type of supply by having a 1-pF /250-V capacitor between WCO\_IN and the mains input. The PRESCALER bitfield in BACKUP\_CTL must be configured for a prescaler value of 50.

### 21.4.2 Calibration

The absolute frequency of the clock input can be calibrated using the BACKUP\_CAL\_CTL register. Calibration only works when the PRESCALER bitfield in BACKUP\_CTL is set to 32768.

CALIB\_VAL is a 6-bit field in the BACKUP\_CAL\_CTL register that holds the calibration value for absolute frequency (at a fixed temperature). One bit of this field translates into 128 ticks to be added or removed from the clock count. Therefore, each bit translates to a change of 1.085 ppm (= 128/(60\*60\*32768)).

The CALIB\_SIGN field in the BACKUP\_CAL\_CTL register controls whether the ticks are added (it takes fewer clock ticks to count one second) or subtracted (it takes more clock ticks to count one second).

For more information, see the BACKUP\_CAL\_CTL register in the registers TRM.



# 21.5 Reset

The PSoC 6 MCU reset sources that monitor device power supply such as power-on reset (POR) and brownout reset (BOD) cannot reset the backup system as long as the backup supply ( $V_{DDBAK}$ ) is present. Moreover, internal and external resets such as watchdog timer (WDT) reset and XRES cannot reset the backup system. The backup system is reset only when:

- all the power supplies are removed from the Backup domain, also known as a "cold-start".
- the firmware triggers a Backup domain reset using the RESET bitfield in the BACKUP\_RESET register.

# 21.6 Real-Time Clock

The RTC consists of seven binary coded decimal (BCD) fields and one control bit as follows: Table 21-1. RTC Fields

Bitfield Name	Number of Bits	Description	
RTC_SEC	7	Calendar seconds in BCD, 0-59	
RTC_MIN	7	Calendar minutes in BCD, 0-59	
RTC_HOUR	6	Calendar hours in BCD; value depends on 12-hour or 24-hour format set in the BACKUP_RTC_TIME register. In 24-hour mode, bits RTC_HOUR[5:0] = 0–23 In 12-hour mode, bit RTC_HOUR[5] = 0 for AM and 1 for PM Bits RTC_HOUR[4:0] = 1–12	
CTRL_12HR	1	Select the 12-hour or 24-hour mode: 1=12HR, 0=24HR	
RTC_DAY	3	Calendar day of the week in BCD, 1-7 You should define the meaning of the values	
RTC_DATE	6	Calendar day of the month in BCD, 1-31 Automatic leap year correction	
RTC_MON	4	Calendar month in BCD, 1-12	
RTC_YEAR	8	Calendar year in BCD, 0-99 (Can be used to represent years 2000 -2099)	

BCD encoding indicates that each four-bit nibble represents one decimal digit. Constant bits are omitted in the RTC implementation. For example, the maximum RTC\_SEC is 59, which can be represented as two binary nibbles 0101b 1001b. However, the most significant bit is always zero and is therefore omitted, making the RTC\_SEC a 7-bit field.

The RTC supports both 12-hour format with AM/PM flag, and 24-hour format for "hours" field. The RTC also includes a "day of the week" field, which counts from 1 to 7. You should define which weekday is represented by a value of '1'.

The RTC implements automatic leap year correction for the Date field (day of the month). If the Year is divisible by 4, the month of February (Month=2) will have 29 days instead of 28. When the year reaches 2100 - the Year field rolls over from 99 to 00 - the leap year correction will be wrong (2100 is flagged as a leap year which it is not); therefore, an interrupt is raised to allow the firmware to take appropriate actions. This interrupt is called the century interrupt.

User registers containing these bitfields are BACKUP\_RTC\_TIME and BACKUP\_RTC\_DATE. See the corresponding register descriptions in the registers TRM for details. As the user registers are in the high-frequency busclock domain and the actual RTC registers run from the low-frequency 32768-Hz clock, reading and writing RTC

registers require special care. These processes are explained in the following section.

### 21.6.1 Reading RTC User Registers

To start a read transaction, the firmware should set the READ bit in the BACKUP\_RTC\_RW register. When this bit is set, the RTC registers will be copied to user registers and frozen so that a coherent RTC value can safely be read by the firmware. The read transaction is completed by clearing the READ bit.

The READ bit cannot be set if:

- RTC is still busy with a previous operation (that is, the RTC\_BUSY bit in the BACKUP\_STATUS register is set)
- WRITE bit in the BACKUP\_RTC\_RW register is set

The firmware should verify that the above bits are not set before setting the READ bit.

### 21.6.2 Writing to RTC User Registers

When the WRITE bit in the BACKUP\_RTC\_RW register is set, data can be written into the RTC user registers; otherwise, writes to the RTC user registers are ignored. When all the RTC writes are done, the firmware must clear the WRITE bit for the RTC update to take effect. After the



WRITE bit is cleared, the hardware will copy all the new data on one single WCO clock edge to ensure coherency to the actual RTC registers.

The WRITE bit cannot be set if:

- RTC is still busy with a previous operation (that is, the RTC\_BUSY bit in the BACKUP\_STATUS register is set)
- READ bit in the BACKUP\_RTC\_RW register is set

The firmware should make sure that the values written to the RTC fields form a coherent legal set. The hardware does not check the validity of the written values. Writing illegal values results in undefined behavior of the RTC.

When in the middle of an RTC update with the WRITE bit set, and a brownout, reset, or entry to Deep Sleep or Hibernate mode occurs, the write operation will not be complete. This is because the WRITE bit will be cleared by a reset, and the RTC update is triggered only when this bit is cleared by a WRITE transaction. If the write operation is in progress (RTC\_BUSY), data corruption can occur if the system is reset or enters Deep Sleep or Hibernate mode.

# 21.7 Alarm Feature

The Alarm feature allows the RTC to be used to generate an interrupt, which may be used to wake up the system from Sleep, Deep Sleep, and Hibernate power modes.

The Alarm feature consists of six fields corresponding to the fields of the RTC: Month/Date, Day-of-Week, and Hour : Minute : Second. Each Alarm field has an enable bit that needs to be set to enable matching; if the bit is cleared, then the field will be ignored for matching.

The Alarm bitfields are as follows:

Table 21-2. Alarm Bitfields

Bitfield Name	Number of Bits	Description	
ALARM_SEC	7	Alarm seconds in BCD, 0-59	
ALARM_SEC_EN	1	Alarm second enable: 0=disable, 1=enable	
ALARM _MIN	7	Alarm minutes in BCD, 0-59	
ALARM_MIN_EN	1	Alarm minutes enable: 0=disable, 1=enable	
ALARM_HOUR	6	Alarm hours in BCD, value depending on the 12-hour or 24-hour mode In 12-hour mode, bit ALARM _HOUR[5] = 0 for AM and 1 for PM, bits ALARM_HOUR[4:0] = 1–12 In 24-hour mode, bits ALARM_HOUR[5:0] = 0–23	
ALARM_HOUR_EN	1	Alarm hour enable: 0=disable, 1=enable	
ALARM_DAY	3	Calendar day of the week in BCD, 1-7 You should define the meaning of the values	
ALARM_DAY_EN	1	Alarm day of the week enable: 0=disable, 1=enable	
ALARM _DATE	6	Alarm day of the month in BCD, 1-31 Leap year corrected	
ALARM _DATE_EN	1	Alarm day of the month enable: 0=disable, 1=enable	
ALARM _MON	4	Alarm month in BCD, 1-12	
ALARM _MON_EN	1	Alarm month enable: 0=disable, 1=enable	
ALM_EN	1	<ul><li>Master enable for alarm.</li><li>0: Alarm is disabled. Fields for date and time are ignored.</li><li>1: Alarm is enabled. If none of the date and time fields are enabled, then this alarm triggers once every second.</li></ul>	

If the master enable (ALM\_EN) is set, but all alarm fields for date and time are disabled, an alarm interrupt will be generated once every second. Note that there is no alarm field for Year because the life expectancy of a chip is about 20 years and thus setting an alarm for a certain year means that the alarm matches either once or never in the lifetime of the chip.

The PSoC 6 MCU has two independent alarms. See the BACKUP\_ALM1\_TIME, BACKUP\_ALM1\_DATE, BACKUP\_ALM2\_TIME, and BACKUP\_ALM2\_DATE registers in the registers TRM for details.

Note that the alarm user registers, similar to RTC user registers, require certain special steps before read/write operations, as explained in sections Reading RTC User Registers on page 258 and Writing to RTC User Registers on page 258.

Interrupts must be properly configured for the RTC to generate interrupts/wake up events. Also, to enable RTC interrupts to wake up the device from Hibernate mode, the MASK\_HIBALARM bit in the PWR\_HIBERNATE register must be set. See the Device Power Modes chapter on page 280 and Interrupts chapter on page 73 for details.



The BACKUP\_INTR\_MASK register can be used to disable certain interrupts from the backup system.

Table 21-3.	Interrupt Mask Bits
-------------	---------------------

Bit Name	Description	
ALARM1	Mask bit for interrupt generated by ALARM1	
ALARM2	Mask bit for interrupt generated by ALARM2	
CENTURY	Mask bit for century interrupt (interrupt generated when the Year field rolls over from 99 to 00)	

The RTC alarm can also control an external PMIC as explained in the following section.

# 21.8 PMIC Control

The backup system can control an external PMIC that supplies V<sub>DDD</sub>. PMIC enable is an active-high output that is available at a certain pin PMIC\_Wakeup\_Out. See the PSoC 61 datasheet/PSoC 62 datasheet for the location of this pin. This pin can be connected to the "enable" input of a PMIC. PMIC\_Wakeup\_Out will retain its state until the backup domain is powered. If there is a brownout and backup domain looses power, the pin is reset to its default high value.

Table 21-4 shows the bitfields in BACKUP\_PMIC\_CTL.

Table 21-4. PMIC Control Bits

Bitfield Name	Number of Bits	Description	
UNLOCK	8	This byte must be set to 0x3A for PMIC to be disabled. Any other value in this field will cause writes to PMIC_EN to be ignored. Do not change PMIC_EN in the same write cycle as setting/clearing the UNLOCK code; do these in separate write cycles.	
POLARITY	1	Reserved for future use. Keep this bit at '1'.	
		Output enable of the PMIC_EN pin.	
PMIC_EN_OUTEN	1	0: PMIC_EN pin output is HI-Z. This allows the PMIC_EN pin to be used as a GPIO. The HI-Z condition is kept only if the UNLOCK key (0x3A) is present.	
		1: PMIC_EN pin output is enabled.	
PMIC_ALWAYSEN	1	Override normal PMIC controls to prevent errant firmware from accidentally turning off the PMIC.	
		0: Normal operation; PMIC_EN and PMIC_OUTEN work as explained in their bitfield descriptions.	
		1: PMIC_EN is forced set; PMIC_EN and PMIC_OUTEN are ignored.	
		This bit is a write-once bit that cannot be cleared until the next Backup domain reset.	
PMIC_EN	1	Enable external PMIC (hardware output available at pin PMIC_Wakeup_Out). This bit is enabled by default.	
		This bit will only clear if the UNLOCK field was written correctly in a previous write operation and PMIC_ALWAYSEN = 0.	

Note that two writes to the BACKUP\_PMIC\_CTL register are required to change the PMIC\_EN setting. The first write should update the desired settings (including the UNLOCK code) but should not change PMIC\_EN or PMIC\_EN\_OUTEN. The second write must use the same bit values as the first one except desired PMIC\_EN/ PMIC\_EN\_OUTEN settings.

When the PMIC\_EN bit is cleared by firmware, the external PMIC is disabled and the system functions normally until  $V_{DDD}$  is no longer present (OFF with Backup mode). The firmware can set this bit if it does so before  $V_{DDD}$  is actually

removed. The time between firmware disabling the PMIC\_EN bit and the actual removal of  $V_{DDD}$  depends on the external PMIC and supply-capacitor characteristics.

Additionally, PMIC can be turned on by one of these events:

- An RTC Alarm/Century Interrupt
- A logic high input at the PMIC\_Wakeup\_In pin. See the PSoC 61 datasheet/PSoC 62 datasheet for the location of this pin. This allows a mechanical button or an external input from another device to wake up the system and enable the PMIC. The POLARITY bit in the



BACKUP PMIC CTL register must be set to '1' to use this feature. The same wakeup pin PMIC\_Wakeup\_In can wake up the device from Hibernate mode. See the Device Power Modes chapter on page 280 for details.

Make sure that one or more of these events are configured properly, and a battery or supercapacitor is connected to VBACKUP with sufficient charge to power the backup system until one of these events occur. Otherwise, the PMIC may continue to be in the disabled state with the PSoC 6 MCU unable to enable it again.

# 21.10 Register List

Table 21-5.	Backup Registers	

#### 21.9 **Backup Registers**

The Backup domain has sixteen registers (BACKUP BREG0 to BACKUP BREG15), which can be used to store 64 bytes of important information/flags. These registers retain their contents even when the main supply  $(V_{DDD})$  is off as long as backup supply  $(V_{BACKUP})$  is present. These registers can also be used to store information that must be retained when the device enters Hibernate mode.

Register Name	Description	
BACKUP_CTL	Main control register (including power and clock)	
BACKUP_RTC_RW	RTC read/write control register	
BACKUP_STATUS	Status register	
BACKUP_RTC_TIME	Calendar seconds, minutes, hours, and day of week	
BACKUP_RTC_DATE	Calendar day of month, month, and year	
BACKUP_ALM1_TIME	Alarm 1 seconds, minute, hours, and day of week	
BACKUP_ALM1_DATE	Alarm 1 day of month, and month	
BACKUP_ALM2_TIME	Alarm 2 seconds, minute, hours, and day of week	
BACKUP_ALM2_DATE	Alarm 2 day of month, and month	
BACKUP_INTR	Interrupt request register	
BACKUP_INTR_MASK	Interrupt mask register	
BACKUP_INTR_MASKED	Interrupt masked request register	
BACKUP_PMIC_CTL	PMIC control register	
BACKUP_BREG0 to BACK- UP_BREG15	Backup registers	
BACKUP_RESET	Reset register for the backup domain	

# 22. Watchdog Timer



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The watchdog timer (WDT) is a hardware timer that automatically resets the device in the event of an unexpected firmware execution path. The WDT, if enabled, must be serviced periodically in firmware to avoid a reset. Otherwise, the timer elapses and generates a device reset. In addition, the WDT can be used as an interrupt source or a wakeup source in low-power modes.

The PSoC 6 MCU family includes one free-running WDT and two multi-counter WDTs (MCWDT). The WDT has a 16-bit counter. Each MCWDT has two 16-bit counters and one 32-bit counter. Thus, the watchdog system has a total of seven counters – five 16-bit and two 32-bit. All 16-bit counters can generate a watchdog device reset. All seven counters can generate an interrupt on a match event.

# 22.1 Features

The PSoC 6 MCU WDT supports these features:

- One 16-bit free-running WDT with:
  - □ ILO as the input clock source
  - Device reset generation if not serviced within a configurable interval
  - Deriodic Interrupt/wakeup generation in LP/ULP Active, LP/ULP Sleep, Deep Sleep, and Hibernate power modes
- Two MCWDTs, each supporting:
  - Device reset generation if not serviced within a configurable interval
  - □ LFCLK (ILO or WCO) as the input clock source
  - Periodic interrupt/wake up generation in LP/ULP Active, LP/ULP Sleep, and Deep Sleep power modes (Hibernate mode is not supported)
  - Two 16-bit and one 32-bit independent counters, which can be configured as a single 64-bit or 48-bit (with one 16-bit independent counter), or two 32-bit cascaded counters

# 22.2 Architecture

The PSoC 6 MCU supports 174 system interrupts. The interrupts are routed to both the CPU cores. In the case of CM4 only the first 39 interrupts are routed to WIC while all 174 interrupts are routed to NVIC. The CM0 has access to only eight interrupts of the maximum supported 32 interrupts. The 174 interrupt sources are multiplexed and at a time eight interrupt sources can be connected to the CM0. The CPUSS\_CM0\_SYSTEM\_INT\_CTLx register decides which interrupts are connected to the CM0. See the Interrupts chapter on page 73 for details on how to configure the interrupt for the free-running



WDT/MCWDT to the required CPU. The free-running WDT/MCWDT resource must be used by one CPU only; it is not intended for simultaneous use by both CPUs because of the complexity involved in coordination.






Figure 22-1. Watchdog Timer Block Diagram

# 22.3 Free-running WDT

#### 22.3.1 Overview

Figure 22-2 shows the functional overview of the free-running WDT. The WDT has a free-running wraparound up-counter with a maximum of 16-bit resolution. The counter is clocked by the ILO. The timer can generate an interrupt on match and a reset event on the third unhandled interrupt. The number of bits used for a match comparison is configurable as depicted in Figure 22-2.





\* WDT\_MATCH.IGNORE\_BITS refer to value held by the bits[19:16] of the WDT\_MATCH register.
\*\* WDT\_MATCH\_MATCH refer to the value held by the bits[15:0] of the WDT\_MATCH register.

\*\* WDT\_MATCH.MATCH refer to the value held by the bits[15:0] of the WDT\_MATCH register \*\*\* SRSS\_INTR.WDT\_MATCH refers to the WDT\_MATCH bit of the SRSS\_INTR register.



When enabled, the WDT counts up on each rising edge of the ILO. When the counter value (WDT\_CNT register) equals the match value stored in MATCH bits [15:0] of the WDT\_MATCH register, an interrupt is generated. The match event does not reset the WDT counter and the WDT keeps counting until it reaches the 16-bit boundary (65535) at which point, it wraps around to 0 and counts up. The match interrupt is generated every time the counter value equals the match value.

The WDT\_MATCH bit of the SRSS\_INTR register is set whenever a WDT match interrupt occurs. This interrupt must be cleared by writing a '1' to the same bit. Clearing the interrupt resets the watchdog. If the firmware does not clear the interrupt for two consecutive occasions, the third interrupt generates a device reset.

In addition, the WDT provides an option to set the number of bits to be used for comparison. The IGNORE\_BITS (bits [19:16] of the WDT\_MATCH register) is used for this purpose. These bits configure the number of MSbs to ignore from the 16-bit count value while performing the match. For instance, when the value of these bits equals 3, the MSb 3

bits are ignored while performing the match and the WDT counter behaves similar to a 13-bit counter. Note that these bits do not reduce the counter size – the WDT\_CNT register still counts from 0 to 65535 (16-bit).

The WDT can be enabled or disabled using the WDT\_EN bit [0] of the WDT\_CTL register. The WDT\_CTL register provides a mechanism to lock the WDT configuration registers. The WDT\_LOCK bits [31:30] control the lock status of the WDT registers. These bits are special bits, which can enable the lock in a single write; to release the lock, two different writes are required. The WDT\_LOCK bits protect the WDT\_EN bit, WDT\_MATCH register, CLK\_ILO\_CONFIG register, and LFCLK\_SEL bits [1:0] of the CLK\_SELECT register. Note that the WDT\_LOCK bits are not retained in Deep Sleep mode and reset to their default (LOCK) state after a deep sleep wakeup. As a result, to update any register protected by the WDT\_LOCK bits after a deep sleep wakeup, a WDT\_UNLOCK sequence should be issued before the register update.

Table 22-1 explains various registers and bitfields used to configure and use the WDT.

Register [Bit_Pos]	Bit_Name	Description		
		Enable or disable the watchdog reset		
WDT_CTL[0]	WDT_EN	0: WDT reset disabled		
		1: WDT reset enabled		
		Lock or unlock write access to the watchdog configuration and clock related registers. When the bits are set, the lock is enabled.		
		0: No effect		
WDT CTL[31:30]	WDT LOCK	1: Clear bit 0		
		2: Clear bit 1		
		3: Set both bit 0 and 1 (lock enabled)		
		WDT will lock on a reset. This field is not retained in Deep Sleep or Hibernate mode, so the WDT will be locked after wakeup from these modes.		
WDT_CNT[15:0]	COUNTER	Current value of WDT counter		
WDT_MATCH[15:0]	MATCH	Match value to a generate watchdog match event		
WDT_MATCH[19:16]	IGNORE_BITS	Number of MSbs of the WDT_CNT register to ignore for comparison with the MATCH value. Up to 12 MSbs can be ignored; settings above 12 act same as a setting of 12.		
SRSS_INTR[0] WDT_MATCH		WDT interrupt request		
		This bit is set whenever a watchdog match event happens. The WDT interrupt is cleared by writing a '1' to this bit		
	WDT_MATCH	Mask for the WDT interrupt		
SRSS_INTR_MASK[0]		0: WDT interrupt is blocked		
		1: WDT interrupt is forwarded to CPU		

Table 22-1. Free-running WDT Configuration Options



### 22.3.2 Watchdog Reset

A watchdog is typically used to protect the device against firmware/system crashes or faults. When the WDT is used to protect against system crashes, the WDT interrupt bit should be cleared by a portion of the code that is not directly associated with the WDT interrupt. Otherwise, even if the main function of the firmware crashes or is in an endless loop, the WDT interrupt vector can still be intact and feed the WDT periodically. Note that when the debug probe is connected, the device reset is blocked and an interrupt is generated instead.

The safest way to use the WDT against system crashes is to:

- Configure the watchdog reset period such that firmware is able to reset the watchdog at least once during the period, even along the longest firmware delay path. If both CM4 and CM0 are being used then, use the free-running WDT for one of the CPU and one MCWDT for the other CPU to prevent firmware crashes on either core.
- Reset (feed) the watchdog by clearing the interrupt bit regularly in the main body of the firmware code by writing a '1' to the WDT\_MATCH bit in the SRSS\_INTR register. Note that this does not reset the watchdog counter, it feeds only the watchdog so that it does not cause a reset for the next two match events.

Do not reset the watchdog (clear interrupt) in the WDT interrupt service routine (ISR) if WDT is being used as a reset source to protect the system against crashes. Therefore, do not use the WDT reset feature and ISR together.

The recommended steps to use WDT as a reset source are as follows:

- 1. Make sure the WDT configuration is unlocked by clearing the WDT\_LOCK bits[31:30] of the WDT\_CTL register. Note that clearing the bits requires two writes to the register with each write clearing one bit as explained in Table 22-1.
- 2. Write the desired IGNORE\_BITS in the WDT\_MATCH register to set the counter resolution to be used for the match.
- 3. Write any match value to the WDT\_MATCH register. The match value does not control the period of watchdog reset as the counter is not reset on a match event. This value provides an option to control only the first interrupt interval, after that the successive interrupts' period is defined by the IGNORE\_BITS. Approximate watchdog period (in seconds) is given by the following equation:

Watchdog reset period = 
$$ILO_{period} \times (2 \times 2^{16 - IGNORE\_BITS} + WDT\_MATCH)$$

Equation 22-1

- 4. Set the WDT\_MATCH bit in the SRSS\_INTR register to clear any pending WDT interrupt.
- 5. Enable ILO by setting the ENABLE bit [31] of the CLK\_ILO\_CONFIG register.
- 6. Enable the WDT by setting the WDT\_EN bit in WDT\_CTL register.
- 7. Lock the WDT and ILO configuration by writing '3' to the WDT\_LOCK bits. This also locks the LFCLK\_SEL bits of the CLK\_SELECT register.
- 8. In the firmware, write '1' to the WDT\_MATCH bit in the SRSS\_INT register to feed (clear interrupt) the watchdog.

### 22.3.3 Watchdog Interrupt

In addition to generating a device reset, the WDT can be used to generate interrupts. Note that interrupt servicing and watchdog reset cannot be used simultaneously using the free-running WDT.

The watchdog counter can send interrupt requests to the CPU in CPU Active power modes and to the wakeup interrupt controller (WIC) in CPU Sleep and Deep Sleep power modes. In addition, the watchdog is capable of waking up the device from Hibernate power mode. It works as follows:

- CPU Active Mode: In Active power mode, the WDT can send the interrupt to the CPU. The CPU acknowledges the interrupt request and executes the ISR. Clear the interrupt in the ISR.
- CPU Sleep or Deep Sleep Mode: In this mode, the CPU is powered down. Therefore, the interrupt request from the WDT is directly sent to the WIC, which then wakes up the CPU. The CPU acknowledges the interrupt request and executes the ISR. Clear the interrupt in the ISR.
- Hibernate Mode: In this mode, the entire device except a few peripherals (such as WDT and LPCOMP) are powered down. Any interrupt to wake up the device in this mode results in a device reset. Hence, there is no interrupt service routine or mechanism associated with this mode.

For more details on device power modes, see the Device Power Modes chapter on page 280.

Because of its free-running nature, the WDT should not be used for periodic interrupt generation. Use the MCWDT instead; see 22.4 Multi-Counter WDTs. The MCWDT counters can be used to generate periodic interrupts. If absolutely required, follow these steps to use the WDT as a periodic interrupt generator:

- 1. Unlock the WDT if this is the first update to the WDT registers after a deep sleep or hibernate wakeup, or a device reset.
- 2. Write the desired IGNORE\_BITS in the WDT\_MATCH register to set the counter resolution to be used for the match.
- 3. Write the desired match value to the WDT\_MATCH register.
- 4. Set the WDT\_MATCH bit in the SRSS\_INTR register to clear any pending WDT interrupt.
- 5. Enable the WDT interrupt to CPU by setting the WDT\_MATCH bit in SRSS\_INTR\_MASK.
- 6. Enable SRSS interrupt to the CPU by configuring the appropriate ISER register (See the Interrupts chapter on page 73 for details).
- 7. In the ISR, unlock the WDT; clear the WDT interrupt and add the desired match value to the existing match value. By doing so, another interrupt is generated when the counter reaches the new match value (period).

# 22.4 Multi-Counter WDTs

### 22.4.1 Overview

Figure 22-3 shows the functional overview of a single multi-counter WDT block. The PSoC 6 MCU has two MCWDT blocks. Each MCWDT block includes two 16-bit counters (MCWDTx\_WDT0 and MCWDTx\_WDT1) and one 32-bit counter (MCWDTx\_WDT2). These counters can be configured to work independently or in cascade (up to 64-bit). The 16-bit counters can generate an interrupt or reset the device. The 32-bit counter can only generate an interrupt. All the counters are clocked by LFCLK.

**Note:** Because the PSoC 6 MCU includes two CPUs (Cortex-M0+ and Cortex-M4), associate one MCWDT block to only one CPU during runtime. Although both the MCWDT blocks are available for both CPUs, a single MCWDT is not intended to be used by multiple CPUs simultaneously; however, a CPU can be associated with 0 or more MCWDTs.




Figure 22-3. Multi-Counter WDT Functional Diagram



### 22.4.1.1 MCWDTx\_WDT0 and MCWDTx\_WDT1 Counters Operation

MCWDTx\_WDT0 and MCWDTx\_WDT1 are 16-bit up counters, which can be configured to be a 16-bit free-running counter or a counter with any 16-bit period. These counters can be used to generate an interrupt or reset.

The WDT\_CTR0 bits [15:0] and WDT\_CTR1 bits [16:31] of the MCWDTx\_CNTLOW register hold the current counter values of MCWDTx\_WDT0 and MCWDTx\_WDT1 respectively. The WDT\_MATCH0 bits [15:0] and WDT\_MATCH1 bits [16:31] of the MCWDTx\_MATCH register store the match value for MCWDTx\_WDT0 and MCWDTx\_WDT1 respectively. The WDT\_MODEx bits of the MCWDTx\_CONFIG register configure the action the watchdog counter takes on a match event (WDT\_MATCHx == WDT\_CTRx). The MCWDTx\_WDT0/WDT1 counters perform the following actions:

- Assert interrupt (WDT\_INTx) on match
- Assert a device reset on match
- Assert an interrupt on match and a device reset on the third unhandled interrupt

In addition to generating reset and interrupt, the match event can be configured to clear the corresponding counter. This is done by setting the WDT\_CLEARx bit of the MCWDTx\_CONFIG register. MCWDTx\_WDT0/WDT1 counter operation is shown in Figure 22-4.




Figure 22-4. MCWDTx\_WDT0/WDT1 Operation




Table 22-2.	MCWDTx	WDT0 and I	MCWDTx	WDT1	<b>Configuration Options</b>	

Register [Bit_Pos]	Bit_Name	Description	
		WDT action on a match event (WDT_CTRx == WDT_MATCHx)	
MCWDTx CONFIG[1:0]	WDT MODE0	0: Do nothing	
MCWDTx_CONFIG[9:8]	WDT_MODE1	1: Assert interrupt (WDT_INTx)	
		2: Assert device reset	
		3: Assert interrupt on match and a device reset on the third unhandled interrupt	
MCWDTx_CONFIG[2]	WDT_CLEAR0	Clear the MCWDTx_WDT0/WDT1 counter on match. In other words, (WDT MATCHx + 1) acts similar to a period for the MCWDTx_WDT0/WDT1 counter.	
MCWDTx_CONFIG[10]	WDT_CLEAR1	0: Free-running counter	
		1: Clear WDT_CTRx bits on match	
MCWDTx_CNTLOW[15:0]	WDT_CTR0	Current counter values. Bits[15:0] contain the current value of the MCWDTx WDT	
MCWDTx_CNTLOW[16:31]	WDT_CTR1	counter and bits[31:16] contain the current value of MCWDTx_WDT1 counter.	
		Match values	
MCWDTx_MATCH[15:0]	WDT_MATCH0	Changing WDT_MATCHx requires 1.5 LFCLK cycles to come into effect. After	
MCWDTx_MATCH[16:31]	WDT_MATCH1	changing WDT_MATCHx, do not enter the Deep Sleep mode for at least one LFCLK cycle to ensure the WDT updates to the new setting.	

### 22.4.1.2 MCWDTx\_WDT2 Counter Operation

The MCWDTx\_WDT2 is a 32-bit free-running counter, which can be configured to generate an interrupt. The MCWDTx\_CNTHIGH register holds the current value of the MCWDTx\_WDT2 counter. MCWDTx\_WDT2 does not support a match feature. However, it can be configured to generate an interrupt when one of the counter bits toggle. The WDT\_BITS2 bits [28:24] of the MCWDTx\_CONFIG register selects the bit on which the MCWDTx\_WDT2 interrupt is asserted. WDT\_MODE2 bit [16] of the MCWDTx\_CONFIG register decides whether to assert an interrupt on bit toggle or not. Figure 22-5 shows the MCWDTx\_WDT2 counter operation.







	-	
Register [Bit_Pos]	Bit_Name	Description
		MCWDTx_WDT2 mode
		0: Free-running counter
MCWDTx_CONFIG[16]	WDT_MODE2	1: Free-running counter with interrupt (WDT_INTx) request generation. The interrupts are generated when the bit position specified in WDT_BITS2 toggles in the counter value held by MCWDTx_CNTHIGH register.
	WDT_BITS2	Bit to monitor for MCWDTx_WDT2 interrupt assertion
MCWDTx_CONFIG[28:24]		0: Asserts when bit [0] of MCWDTx_CNTHIGH register toggles (interrupt every tick)
		31: Asserts when bit [31] of MCWDTx_CNTHIGH register toggles (interrupt every 2 <sup>31</sup> ticks)
MCWDTx CNTHIGH[31:0]	WDT CTR2	Current counter value of MCWDTx WDT2

#### Table 22-3. MCWDTx\_WDT2 Configuration Options

### 22.4.2 Enabling and Disabling WDT

The MCWDT counters are enabled by setting the WDT\_ENABLEx bit in the MCWDTx\_CTL register and are disabled by clearing it. Enabling or disabling a MCWDT requires 1.5 LFCLK cycles to come into effect. Therefore, the WDT\_ENABLEx bit value must not be changed more than once in that period and the WDT\_ENABLEDx bit of the MCWDTx\_CTL register can be used to monitor enabled/disabled state of the counter.

The WDT\_RESETx bit of the MCWDTx\_CTL register clears the corresponding MCWDTx counter when set in firmware. The hardware clears the bit after the counter resets. This option is useful when the MCWDTx\_WDT0 or MCWDTx\_WDT1 is configured to generate a device reset on a match event. In such cases, the device resets when the counter reaches the match value. Thus, setting the WDT\_RESET0 or WDT\_RESET1 bit resets MCWDTx\_WDT0 or MCWDTx\_WDT1 respectively, preventing device reset.

After the MCWDT is enabled, do not write to the MCWDT configuration (MCWDTx\_CONFIG) and control (MCWDTx\_CTL) registers. Accidental corruption of these registers can be prevented by setting the WDT\_LOCK bits [31:30] of the MCWDTx\_CTL register. If the application requires updating the match value (WDT\_MATCH) when the MCWDT is running, the WDT\_LOCK bits must be cleared. The WDT\_LOCK bits require two different writes to clear both the bits. Writing a '1' to the bits clears bit 0. Writing a '2' clears bit 1. Writing a '3' sets both the bits and writing '0' does not have any effect. Note that the WDT\_LOCK bits protects only MCWDTx\_CTL (except the WDT\_LOCK bits), MCWDTx\_CONFIG, and MCWDTx\_MATCH registers. The LFCLK select registers are protected by the free-running WDT lock bits.

Register [Bit_Pos]	Bit_Name	Description		
MCWDTx_CTL[0]	WDT_ENABLE0	Enable MCWDT counter x		
MCWDTx_CTL[8]	WDT_ENABLE1	0: Counter is disabled		
MCWDTx_CTL[16]	WDT_ENABLE2	1: Counter is enabled		
MCWDTx_CTL[1]	WDT_ENABLED0	la d'ante de la contra constitución de la contra de Tria da la contra de Constitución de Constitución de Const		
MCWDTx_CTL[9]	WDT_ENABLED1	Indicates the actual enabled/disabled state of counter x. This bit should be monitored after changing the WDT ENABLEx bit, to receive an acknowledgment of the change		
MCWDTx_CTL[17]	WDT_ENABLED2	Changing the WDT_LIVDLLX bit, to receive an acknowledgment of the change		
MCWDTx_CTL[3]	WDT_RESET0	Reset MCWDT counter x to 0. Hardware clears the bit when the reset is complete		
MCWDTx_CTL[11]	WDT_RESET1	0: Software - No action		
MCWDTx_CTL[19]	WDT_RESET2	1: Software - Resets the counter		
		Locks or unlocks write access to the MCWDTx_CTL (except the WDT_LOCK bits), MCWDTx- _CONFIG, and MCWDTx_MATCH registers. When the bits are set, the lock is enabled.		
		0: No effect		
MCWDTx_CTL[31:30]	WDT_LOCK	1: Clears bit 0		
		2: Clears bit 1		
		3: Sets both bit 0 and 1 (lock enabled)		

Table 22-4. Watchdog Configuration Options

**Note:** When the watchdog counters are configured to generate an interrupt every LFCLK cycle, make sure you read the MCWDTx\_INTR register after clearing the watchdog interrupt (setting the WDT\_INTx bit in the MCWDTx\_INTR register). Failure to do this may result in missing the next interrupt. Hence, the interrupt period becomes LFCLK/2.





### 22.4.3 Watchdog Cascade Options

The cascade configuration shown in Figure 22-3 provides an option to increase the MCWDT counter resolution. The WDT\_CASCADE0\_1 bit [3] of the MCWDTx\_CONFIG register cascades MCWDTx\_WDT0 and MCWDTx\_WDT1 and the WDT\_CASCADE1\_2 bit [11] of the MCWDTx\_CONFIG register cascades MCWDTx\_WDT1 and MCWDTx\_WDT2. Note that cascading two 16-bit counters does not provide a 32-bit counter; instead, you get a 16-bit period counter with a 16-bit prescaler. For example, when cascading MCWDTx\_WDT0 and MCWDTx\_WDT1, MCWDTx\_WDT0 acts as a prescaler for MCWDTx\_WDT1 and the prescaler value is defined by the WDT\_MATCH0 bits [15:0] in the MCWDTx\_MATCH register. The MCWDTx\_WDT1 has a period defined by WDT\_MATCH1 bits [31:16] in the MCWDTx\_MATCH register. The same logic applies to MCWDTx\_WDT1 and MCWDTx\_WDT2 cascading.

Register [Bit_Pos]	Bit_Name	Description
		Cascade MCWDTx_WDT0 and MCWDTx_WDT1
MCWDTx_CONFIG[3]	WDT_CASCADE0_1	0: MCWDTx_WDT0 and MCWDTx_WDT1 are independent counters
		1: MCWDTx_WDT1 increments two cycles after WDT_CTR0 == WDT_MATCH0
		Cascade MCWDTx_WDT1 and MCWDTx_WDT2
MCWDTx_CONFIG[11]	WDT_CASCADE1_2	0: MCWDTx_WDT1 and MCWDTx_WDT2 are independent counters
		1: MCWDTx_WDT2 increments two cycles after WDT_CTR1 == WDT_MATCH1

When using cascade (WDT\_CASCADE0\_1 or WDT\_CASCADE1\_2 set), resetting the counters when the prescaler or lower counter is at its match value with the counter configured to clear on match, results in the upper counter incrementing to 1 instead of remaining at 0. This behavior can be corrected by issuing a second reset to the upper counter after approximately 100 µs from the first reset. Note that the second reset is required only when the first reset is issued while the prescaler counter value is at its match value. Figure 22-6 illustrates the behavior when MCWDTx\_WDT0 and MCWDTx\_WDT1 are cascaded along with the second reset timing.







In addition, the counters exhibit non-monotonicity in the following cascaded conditions:

- If WDT\_CASCADE0\_1 is set, then WDT\_CTR1 does not increment the cycle after WDT\_CTR0 = WDT\_MATCH0.
- If WDT\_CASCADE1\_2 is set, then WDT\_CTR2 does not increment the cycle after WDT\_CTR1 = WDT\_MATCH1.
- If both WDT\_CASCADE0\_1 and WDT\_CASCADE1\_2 are set, then WDT\_CTR2 does not increment the cycle after WDT\_CTR1 = WDT\_MATCH1 and WDT\_CTR1 does not increment the cycle after WDT\_CTR0 = WDT\_MATCH0.

When cascading is enabled, always read the WDT\_CTR1 or WDT\_CTR2 counter value only when the prescaler counter (WDT\_CTR0 or WDT\_CTR1) value is not 0. This makes sure the upper counter is incremented after a match event in the prescaler counter.

## 22.4.4 MCDWT Reset

MCWDTx\_WDT0 and MCWDTx\_WDT1 can be configured to generate a device reset similar to the free-running WDT reset. Note that when the debug probe is connected, the device reset is blocked but an interrupt is generated if configured. Follow these steps to use the MCWDTx\_WDT0 or MCWDTx\_WDT1 counter of a MCWDTx block to generate a system reset:

- Configure the MCWDT to generate a reset using the WDT\_MODEx bits in MCWDTx\_CONFIG. Configure the WDT\_MODE0 or WDT\_MODE1 bits in MCWDTx\_CONFIG to '2' (reset on match) or '3' (interrupt on match and reset on the third unhandled interrupt).
- Optionally, set the WDT\_CLEAR0 or WDT\_CLEAR1 bit in the MCWDTx\_CONFIG register for MCWDTx\_WDT0 or MCWDTx\_WDT1 to reset the corresponding watchdog counter to '0' on a match event. Otherwise, the counters are free running. See Table 22-2 on page 268 for details.
- 3. Calculate the watchdog reset period such that firmware is able to reset the watchdog at least once during the period, even along the longest firmware delay path. For WDT\_MODEx == 2, match value is same as the watchdog period. For WDT\_MODEx == 3, match value is one-third of the watchdog period. Write the calculated match value to the WDT\_MATCH register for MCWDTx\_WDT0 or MCWDTx\_WDT1. Optionally, enable cascading to increase the interval. Note: The legal value for the WDT\_MATCH field is 1 to 65535.
- For WDT\_MODEx == 2, set the WDT\_RESETx bit in the MCWDTx\_CONFIG register to reset the WDTx counter to 0. For WDT\_MODEx == 3, set the WDT\_INTx bit in MCWDTx\_INTR to clear any pending interrupts.
- Enable WDTx by setting the WDT\_ENABLEx bit in the MCWDTx\_CTL register. Wait until the WDT\_ENABLEDx bit is set.

- Lock the MCWDTx configuration by setting the WDT\_LOCK bits of the MCWDTx\_CTL register.
- 7. In the firmware, feed (reset) the watchdog as explained in step 4.

Do not reset watchdog in the WDT ISR. It is also not recommended to use the same watchdog counter to generate a system reset and interrupt. For example, if MCWDTx\_WDT0 is used to generate system reset against crashes, then MCWDTx\_WDT1 or MCWDTx\_WDT2 should be used for periodic interrupt generation.

### 22.4.5 MCWDT Interrupt

When configured to generate an interrupt, the WDT\_INTx bits of the MCWDTx\_INTR register provide the status of any pending watchdog interrupts. The firmware must clear the interrupt by setting the WDT\_INTx. The WDT\_INTx bits of the MCWDTx\_INTR\_MASK register mask the corresponding WDTx interrupt of the MCWDTx block to the CPU.

Follow these steps to use WDT as a periodic interrupt generator:

- Write the desired match value to the WDT\_MATCH register for MCWDTx\_WDT0/WDT1 or the WDT\_BITS2 value to the MCWDTx\_CONFIG register for MCWDTx\_WDT2. Note: The legal value for the WDT\_MATCH field is 1 to 65535.
- 2. Configure the WDTx to generate an interrupt using the WDT\_MODEx bits in MCWDTx\_CONFIG. Configure the WDT\_MODE0 or WDT\_MODE1 bits in MCWDTx\_CONFIG for MCWDTx\_WDT0 or MCWDTx\_WDT1 to '1' (interrupt on match) or '3' (interrupt on match and reset on third unhandled interrupt). For MCWDTx\_WDT2, set the WDT\_MODE2 bit in the MCWDTx\_CONFIG register.
- 3. Set the WDT\_INT bit in MCWDTx\_INTR to clear any pending interrupt.
- Set the WDT\_CLEAR0 or WDT\_CLEAR1 bit in the MCWDTx\_CONFIG register for MCWDTx\_WDT0 or MCWDTx\_WDT1 to reset the corresponding watchdog counter to '0' on a match event.
- Mask the WDTx interrupt to the CPU by setting the WDT\_INTx bit in the MCWDTx\_INTR\_MASK register
- Enable WDTx by setting the WDT\_ENABLEx bit in the MCWDTx\_CTL register. Wait until the WDT\_ENABLEDx bit is set.
- Enable MCWDTx interrupt to the CPU by configuring the appropriate ISER register. Refer to the Interrupts chapter on page 73.
- 8. In the ISR, clear the WDTx interrupt by setting the WDT\_INTx bit in the MCWDTx\_INTR register.

Note that interrupts from all three WDTx counters of the MCWDT block are mapped as a single interrupt to the CPU. In the interrupt service routine, the WDT\_INTx bits of the



MCWDTx\_INTR register can be read to identify the interrupt source. However, each MCWDT block has its own interrupt to the CPU. For details on interrupts, see the Interrupts chapter on page 73.

The MCWDT block can send interrupt requests to the CPU in Active power mode and to the WIC in Sleep and Deep Sleep power modes. It works similar to the free-running WDT.

# 22.5 Reset Cause Detection

The RESET\_WDT bit [0] in the RES\_CAUSE register indicates the reset generated by the free-running WDT. The RESET\_MCWDTx bit in the RES\_CAUSE register indicates the reset generated by the MCWDTx block. These bits remain set until cleared or until a power-on reset (POR), brownout reset (BOD), or external reset (XRES) occurs. All other resets leave this bit unaltered.

For more details, see the Reset System chapter on page 236.

# 22.6 Register List

Table 22-6. WDT Registers

Name	Description
WDT_CTL	Watchdog Counter Control Register
WDT_CNT	Watchdog Counter Count Register
WDT_MATCH	Watchdog Counter Match Register
MCWDTx_MCWDT_CNTLOW	Multi-counter WDT Sub-counters 0/1
MCWDTx_MCWDT_CNTHIGH	Multi-counter WDT Sub-counter 2
MCWDTx_MCWDT_MATCH	Multi-counter WDT Counter Match Register for counters 0 and 1
MCWDTx_MCWDT_CONFIG	Multi-counter WDT Counter Configuration, including bit toggle interrupt generation for counter 2
MCWDTx_MCWDT_CTL	Multi-counter WDT Counter Control
MCWDTx_MCWDT_INTR	Multi-counter WDT Counter Interrupt Register
MCWDTx_MCWDT_INTR_SET	Multi-counter WDT Counter Interrupt Set Register
MCWDTx_MCWDT_INTR_MASK	Multi-counter WDT Counter Interrupt Mask Register
MCWDTx_MCWDT_INTR_MASKED	Multi-counter WDT Counter Interrupt Masked Register
CLK_SELECT	Clock Selection Register
CLK_ILO_CONFIG	ILO Configuration
SRSS_INTR	SRSS Interrupt Register
SRSS_INTR_SET	SRSS Interrupt Set Register
SRSS_INTR_MASK	SRSS Interrupt Mask Register
SRSS_INTR_MASKED	SRSS Interrupt Masked Register
RES_CAUSE	Reset Cause Observation Register

# 23. Power Supply and Monitoring



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The PSoC 6 MCU family supports an operating voltage range of 1.7 V to 3.6 V. It integrates multiple regulators including an on-chip buck converter to power the blocks within the device in various power modes. The device supports multiple power supply rails –  $V_{DDD}$ ,  $V_{DDA}$ ,  $V_{DDIO}$ , and  $V_{BACKUP}$  – enabling the application to use a dedicated supply for different blocks within the device. For instance,  $V_{DDA}$  is used to power analog peripherals such as ADC and opamps.

The PSoC 6 MCU family supports power-on-reset (POR), brownout detection (BOD), over-voltage protection (OVP), and low-voltage-detection (LVD) circuit for power supply monitoring and failure protection purposes.

# 23.1 Features

The power supply subsystem of the PSoC 6 MCU supports the following features:

- Operating voltage range of 1.7 V to 3.6 V
- User-selectable core logic operation at either 1.1 V (LP) or 0.9 V (ULP)
- Three independent supply rails (V<sub>DDD</sub>, V<sub>DDA</sub>, and V<sub>DDIO</sub>) for PSoC core peripherals and one independent supply rail (V<sub>BACKUP</sub>) for backup domain
- Multiple on-chip regulators
  - □ One low-dropout (LDO) regulator to power peripherals in Active power mode
  - One buck converter
  - D Multiple low-power regulators to power peripherals operating in different low-power modes
- Two BOD circuit (V<sub>DDD</sub> and V<sub>CCD</sub>) in all power modes except Hibernate mode
- LVD circuit to monitor V<sub>DDD</sub>, V<sub>AMUXA</sub>, V<sub>AMUXB</sub>, V<sub>BACKUP</sub>, or V<sub>DDIO</sub>
- One OVP block monitoring V<sub>CCD</sub>



# 23.2 Architecture




Figure 23-1. Power System Block Diagram



See the PSoC 61 datasheet/PSoC 62 datasheet for the values to be used for the capacitors and inductor shown in Figure 23-1.

The regulators and supply pins/rails shown in Figure 23-1 power various blocks inside the device. The availability of various supply rails/pins for an application will depend on the device package selected. Refer to the PSoC 61 datasheet/PSoC 62 datasheet for details.

All the core regulators draw their input power from the V<sub>DDD</sub> supply pin. The on-chip buck uses the V<sub>DD\_NS</sub> supply pin as its input. V<sub>CCD</sub> supply is used to power all active domain and high frequency peripherals. The output of the buck is connected to the V<sub>CCD</sub> pin and in firmware the V<sub>CCD</sub> supply can be switched to the buck output. A dedicated Deep Sleep regulator powers all the Deep Sleep peripherals. The Deep Sleep regulator switches its output to V<sub>CCD</sub> when available and to its regulated output when V<sub>CCD</sub> is not present (System Deep Sleep power mode). Hibernate domain does not implement any regulators and the peripherals available in that domain such as Low-Power comparator and ILO operate directly from V<sub>DDD</sub>.

When the  $V_{DDA}$  pin is not present, analog peripherals run directly from the  $V_{DDD}$ .

The I/O cells operate from various  $V_{DDx}$  ( $V_{DDA}$ ,  $V_{DDD}$ , or  $V_{DDIO}$ ) pins depending on the port where they are located.  $V_{CCD}$  supply is used to drive logic inside the I/O cells from core peripherals.  $V_{DDA}$  powers the analog logic such as analog mux switches inside the I/O cell. To know which I/Os operate from which supply, refer to the PSoC 61 datasheet/ PSoC 62 datasheet.

The device includes a V<sub>BACKUP</sub> supply pin to power a small set of peripherals such as RTC and WCO, which run independent from other supply rails available in the device. When the V<sub>BACKUP</sub> supply is not present, the device uses V<sub>DDD</sub> to power these peripherals.

In addition to the power rails and regulators, the device provides options to monitor supply rails and protection against potential supply failures. These include a POR circuit, a BOD circuit, an OVP circuit, and a LVD circuit.

# 23.3 Power Supply

### 23.3.1 Regulators Summary

#### 23.3.1.1 Core Regulators

The device includes the following core regulators to power peripherals and blocks in various power modes.

#### Linear Core Regulator

The device includes a linear LDO regulator to power the Active and Sleep mode peripherals. This regulator generates the core voltage ( $V_{CCD}$ ) required for Active mode

operation of the peripherals from V<sub>DDD</sub>. The regulator is capable of providing 0.9 V and 1.1 V for core operation. See Core Operating Voltage on page 276. The regulator is available in Active and Sleep power modes. This regulator implements two sub-modes - high-current and low-current modes. LINREG LPMODE bit [24] of the PWR CTL register selects between the two modes of operation. The high-current mode is the normal operating mode, that is, the device operates to its full capacity in Active or Sleep power modes. In the low-current mode or the minimum regulator current mode, the current output from the regulator is limited. This mode implements the Low-Power Active and Sleep power modes. The low-current mode sets a limitation on the capabilities and availability of resources in the Low-Power Active and Sleep modes. For details, see the Device Power Modes chapter on page 280.

By default, the linear regulator is powered on reset. The regulator can be disabled by setting the LINREG\_DIS bit [23] of the PWR\_CTL register. Note that the linear regulator should be turned OFF only when the following conditions are satisfied:

- Switching buck regulator is ON.
- The load current requirement of the device from the V<sub>CCD</sub> supply does not exceed 20 mA. This should be ensured by the firmware by disabling power consuming high-frequency peripherals and reducing the system clock frequency.

If the linear regulator is turned OFF without the above conditions satisfied, it will result in  $V_{CCD}$  brownout and the device will reset.

#### Switching (Buck) Core Regulator

The device includes a switching (buck) core regulator. The buck requires an inductor and a capacitor to generate the output. Note that the buck output is also available in the Deep Sleep device power mode.

The buck regulator can be enabled by setting the BUCK\_EN bit [30] of the PWR\_BUCK\_CTL register. The buck output can be enabled/disabled using the BUCK\_OUT1\_EN bit [31] of the PWR\_BUCK\_CTL registers. The buck output supports voltages from 0.85 V to 1.20 V. Use either 0.9 V or 1.1 V for  $V_{CCD}$  operation.

The output selection can be made using BUCK\_OUT\_SEL bits in the PWR\_BUCK\_CTL registers.

When used to power the core peripherals, the buck regulator provides better power efficiency than the linear regulator, especially at higher  $V_{DDD}$ . However, the buck regulator has less load current capability (20 mA individually or 30 mA combined) than the linear regulator. Therefore, when using the buck regulator, take care not to overload the regulator by running only the necessary peripherals at a lower frequency in firmware. Overload conditions can cause the buck output to drop and result in a brownout reset.



Follow these steps in firmware when switching to the buck regulator for core  $(V_{CCD})$  operation without causing a brownout.

- 1. Make sure the necessary inductor and capacitor connection for the buck as explained in Figure 23-1 is present in the hardware.
- 2. Change the core supply voltage to 50 mV more than the final buck voltage. For instance, if the final buck voltage is 0.9 V, then set the LDO output to 0.95 V and 1.15 V for 1.1 V buck operation. Set the ACT\_REG\_TRIM bits[4:0] of the PWR\_TRIM\_PWRSYS\_CTL register to '0x0B' to switch to 0.9 V and '0x1B' to switch to 1.1 V buck operation. This is discussed in Core Operating Voltage.
- 3. Reduce the device current consumption by reducing clock frequency and switching off blocks to meet the buck regulator's load capacity.
- 4. Disable System Deep Sleep mode regulators. Because the buck regulator is available in the System Deep Sleep power mode, other deep-sleep regulators can be powered down. This is done by setting the following bits in the PWR\_CTL register:
  - a. DPSLP\_REG\_DIS bit [20] Disables the deep-sleep core regulator.
  - b. RET\_REG\_DIS bit [21] Disables the logic retention regulator.
  - c. NWELL\_REG\_DIS bit [22] Disables the nwell regulator.
- 5. Set the buck output to the desired value by writing '2' (for 0.9 V) or '5' (for 1.1 V) to the BUCK\_OUT1\_SEL bits[2:0] of the PWR\_BUCK\_CTL register.
- Enable the buck regulator and output by setting the BUCK\_EN bit[30] and BUCK\_OUT1\_EN bit[31] of the PWR\_BUCK\_CTL register.
- 7. Wait 200  $\mu$ s for the buck regulator to start up and settle.
- 8. Disable the linear regulator by setting the LINREG\_DIS bit[23] of the PWR\_CTL register.

After transitioning to the buck regulator, do not switch back to the linear regulator mode to ensure proper device operation. This should happen once during powerup.

#### **Core Operating Voltage**

PSoC 6 MCUs can operate at either 0.9 V LP mode (nominal) or 1.1 V ULP mode (nominal) core voltage. On reset, the core is configured to operate at 1.1 V by default. At 0.9 V, power consumption is less, but there are some limitations. The maximum operating frequency for all HFCLK paths should not exceed 50 MHz, whereas the peripheral and slow clock should not exceed 25 MHz.

Follow these steps to change the PSoC 6 MCU core voltage:

- While transitioning to 0.9 V (ULP mode), reduce the operating frequency to be within the HFCLK and peri clock limits defined in the PSoC 61 datasheet/PSoC 62 datasheet for ULP mode. Turn off blocks, if required, to be within the maximum current consumption limit of the linear regulator at 0.9 V.
- Set the ACT\_REG\_TRIM bits[4:0] of the PWR\_TRIM\_PWRSYS\_CTL register to '0x07' for 0.9 V or '0x17' for 1.1 V. For the buck regulator, set the BUCK\_OUT1\_SEL bits[2:0] of the PWR\_BUCK\_CTL register to '0x02' for 0.9 V and '0x05' for 1.1 V.
- In the case of 1.1 V to 0.9 V transition, the time it takes to discharge or settle to the new voltage may depend on the load. So the system can continue to operate while the voltage discharges.
- In the case of 0.9 V to 1.1 V transition, wait 9 µs for the regulator to stabilize to the new voltage. The clock frequency can be increased after the settling delay.

#### Notes:

- When changing clock frequencies, make sure to update wait states of RAM/ROM/FLASH. Refer to the CPU Subsystem (CPUSS) chapter on page 31 for details on the wait states.
- Flash write is not allowed in 0.9 V (ULP mode) core operation.

#### **Other Low-power Regulators**

In addition to the core active regulators, the device includes multiple low-power regulators for powering Deep Sleep peripherals/logic (V<sub>CCDPSLP</sub>), digital retention logic/SRAM (V<sub>CCRET</sub>), and N-wells (V<sub>NWELL</sub>) in the device. Note that V<sub>NWELL</sub> is not shown in Figure 23-1 because this rail is used across the device for powering all the N-wells in the chip. These rails are shorted to V<sub>CCD</sub> in Active and Sleep power modes. V<sub>CCRET</sub> powers all the Active mode logic that needs to be in retention in Deep Sleep mode.

Note that none of these power rails are available in Hibernate mode. In Hibernate mode, all the hibernate logic and peripherals operate from  $V_{DDD}$  directly and a Hibernate wakeup resets the device. For details, refer to the Device Power Modes chapter on page 280.



### 23.3.2 Power Pins and Rails

Table 23-1 lists all the power supply pins available in the device. The supply rails running inside the device ( $V_{CCDPSLP}$ ,  $V_{CCRET}$ ,  $V_{DDBAK}$ , and  $V_{NWELL}$ ) are derived from these external supply pins/rails.

Table 23-1. Supply Pins

Supply Pin	Ground Pin	Voltage Range Supported <sup>a</sup>	Description
V <sub>DD</sub> or V <sub>DDD</sub>	$V_{SS}$ or $V_{SSD}$	1.7 V to 3.6 V	$V_{DD}$ is a single supply input for multiple supplies and $V_{DDD}$ is a digital supply input. Either of the pins will be present in a given package.
V <sub>DD_NS</sub>	V <sub>SS_NS</sub>	1.7 V to 3.6 V	Supply input to the buck regulator on-chip.
V <sub>CCD</sub>	$V_{SS}$ or $V_{SSD}$	Capacitor (0.9 V or 1.1 V)	Core supply or bypass capacitor for the internal core regulator (LDO).
V <sub>DDA</sub>	$V_{SS}$ or $V_{SSA}$ (if available)	1.7 V to 3.6 V	Analog supply voltage.
V <sub>DDIO</sub>	$V_{SS}$ or $V_{SSIO}$ (if available)	1.7 V to 3.6 V	Additional I/O supply voltage.
VBACKUP	$V_{SS}$ or $V_{SSD}$ (if available)	1.4 V to 3.6 V	Backup domain supply voltage.
V <sub>IND</sub>	-	Inductor	Inductor connection for the internal buck regulator.

a. Refer to the PSoC 61 datasheet/PSoC 62 datasheet for exact range and recommended connections.

### 23.3.3 Power Sequencing Requirements

 $V_{DDD}, V_{BACKUP}, V_{DDIO}$ , and  $V_{DDA}$  do not have any sequencing limitation and can establish in any order. The presence of  $V_{DDA}$  without  $V_{DD}$  or  $V_{DDD}$  can cause some leakage from  $V_{DDA}$ . However, it will not drive any analog or digital output. All the  $V_{DDA}$  pins in packages that offer multiple  $V_{DDA}$  supply pins, must be shorted externally (on the PCB). Note that the system will not exit reset until both  $V_{DDD}$  and  $V_{DDA}$  are established. However, it will not wait for other supplies to establish.

### 23.3.4 Backup Domain

The PSoC 6 MCU offers an independent backup supply option (V<sub>BACKUP</sub>). This rail powers a small set of peripherals that includes an RTC, WCO, and a small number of retention registers. This rail is independent of all other rails and can exist even when other rails are absent. As Figure 23-1 shows, this pin sources the V<sub>DDBAK</sub> rail in the device. The V<sub>DDBAK</sub> rail is connected to V<sub>DDD</sub> when no V<sub>BACKUP</sub> supply exists. For details on the backup domain, refer to the Backup System chapter on page 255.

### 23.3.5 Power Supply Sources

The PSoC 6 MCU offers power supply options that support a wide range of application voltages and requirements.  $V_{DDD}$  input supports a voltage range of 1.7 V to 3.6 V. If the application voltage is in this range, then the PSoC 6 MCU ( $V_{DDD}$ ) can be interfaced directly to the application voltage. In applications that have voltage beyond this range, a suitable PMIC (Buck or Boost or Buck-Boost) should be used to bring the voltage to this range.

Other supply rails and pins such as  $V_{DDA}$ ,  $V_{DDIO}$ , and  $V_{BACKUP}$  exist independent of  $V_{DDD}$  and  $V_{CCD}$ .

# 23.4 Voltage Monitoring

The PSoC 6 MCU offers multiple voltage monitoring and supply failure protection options. This includes POR, BOD, LVD, and OVP.

### 23.4.1 Power-On-Reset (POR)

POR circuits provide a reset pulse during the initial power ramp. POR circuits monitor  $V_{DDD}$  voltage. Typically, the POR circuits are not very accurate about the trip-point.

POR circuits are used during initial chip power-up and then disabled. Refer to the PSoC 61 datasheet/PSoC 62 datasheet for details on the POR trip-point levels.

### 23.4.2 Brownout-Detect (BOD)

The BOD circuit protects the operating or retaining logic from possibly unsafe supply conditions by applying reset to the device. The PSoC 6 MCU offers two BOD circuits – high-voltage BOD (HVBOD) and low-voltage BOD (LVBOD). The HVBOD monitors the V<sub>DDD</sub> voltage and LVBOD monitors the V<sub>CCD</sub> voltage. Both BOD circuits generate a reset if a voltage excursion dips below the minimum V<sub>DDD</sub>/V<sub>CCD</sub> voltage required for safe operation (see the PSoC 61 datasheet/PSoC 62 datasheet for details). The system will not come out of RESET until the supply is detected to be valid again.

The HVBOD circuit guarantees a reset in System LP, ULP, and Deep Sleep power modes before the system crashes,



provided the V<sub>DDD</sub> supply ramp satisfies the datasheet maximum supply ramp limits in that mode. There is no BOD support in Hibernate mode. Applications that require BOD support should not use Hibernate mode and should disable it. Refer to the Device Power Modes chapter on page 280 for details.

The LVBOD, operating on  $V_{CCD}$ , is not as robust as the HVBOD. The limitation is because of the small voltage detection range available for LVBOD on the minimum allowed  $V_{CCD}$ .

For details on the BOD trip-points, supported supply ramp rate, and BOD detector response time, refer to the PSoC 61 datasheet/PSoC 62 datasheet.

### 23.4.3 Low-Voltage-Detect (LVD)

An LVD circuit monitors external supply voltage and accurately detects depletion of the energy source. The LVD generates an interrupt to cause the system to take preventive measures.

The LVD can be configured to monitor V<sub>DDD</sub>, V<sub>AMUXA</sub>, or V<sub>AMUXB</sub>. The HVLVD1\_SRCSEL bits [6:4] of the PWR\_LVD\_CTL register selects the source of the LVD. The LVD support up to 15 voltage levels (thresholds) to monitor between 1.2 V to 3.1 V. The HVLVD1\_TRIPSEL bits [3:0] of the PWR\_LVD\_CTL register select the threshold levels of the LVD. LVD should be disabled before selecting the threshold. The HVLVD1\_EN bit [7] of the PWR\_LVD\_CTL register can be used to enable or disable the LVD.

Whenever the voltage level of the supply being monitored drops below the threshold, the LVD generates an interrupt. This interrupt status is available in the SRSS\_INTR register. HVLVD1 bit [1] of the SRSS\_INTR register indicates a pending LVD interrupt. The SRSS\_INTR\_MASK register decides whether LVD interrupts are forwarded to the CPU or not.

Note that the LVD circuit is available only in Active, LPACTIVE, Sleep, and LPSLEEP power modes. If an LVD is required in Deep Sleep mode, then the device should be configured to periodically wake up from Deep Sleep mode using a Deep Sleep wakeup source. This makes sure an LVD check is performed during Active/LPACTIVE mode.

When enabling the LVD circuit, it is possible to receive a false interrupt during the initial settling time. Firmware can mask this by waiting for 8 µs after setting the HVLVD1\_EN bit in the PWR\_LVD\_CTL register. The recommended firmware procedure to enable the LVD function is:

- 1. Ensure that the HVLVD1 bit in the SRSS\_INTR\_MASK register is 0 to prevent propagating a false interrupt.
- 2. Set the required trip-point in the HVLVD1\_TRIPSEL field of the PWR\_LVD\_CTL register.
- 3. Configure the LVD edge (falling/rising/both) that triggers the interrupt by configuring HVLVD1\_EDGE\_SEL

bits[1:0] of SRSS\_INTR\_CFG register. By default, the configuration disables the interrupt. **Note:** LVD logic may falsely detect a falling edge during Deep Sleep entry. This applies only when HVLVD1\_EDGE\_SEL is set to FALLING(2) or BOTH(3). Firmware can workaround this condition by disabling falling edge detection before entering Deep Sleep, and re-enabling it after exiting Deep Sleep.

- Enable the LVD by setting the HVLVD1\_EN bit in the PWR\_LVD\_CTL register. This may cause a false LVD event.
- 5. Wait at least 8 µs for the circuit to stabilize.
- Clear any false event by setting the HVLVD1 bit in the SRSS\_INTR register. The bit will not clear if the LVD condition is truly present.
- 7. Unmask the interrupt by setting the HVLVD1 bit in SRSS INTR MASK.


LVD is used to detect potential brownouts. When the supply being monitored drops below the threshold, the interrupt generated can be used to save necessary data to flash, dump logs, trigger external circuits, and so on.

For details on supported LVD thresholds, refer to the PSoC 61 datasheet/PSoC 62 datasheet and the PWR\_LVD\_CTL register definition in the registers TRM.



#### Figure 23-2. PSoC 6 MCU LVD Block

#### PSoC 6 LVD block



### 23.4.4 Over-Voltage Protection (OVP)

The PSoC 6 MCU offers an over-voltage protection circuit that monitors the  $V_{CCD}$  supply. Similar to the BOD circuit, the OVP circuit protects the device from unsafe supply conditions by applying a reset. As the name suggests, the OVP circuit applies a device reset, when the  $V_{CCD}$  supply goes above the maximum allowed voltage. The OVP circuit can generate a reset in all device power modes except the Hibernate mode.

# 23.5 Register List

Name	Description
PWR_CTL	Power Mode Control register - controls the device power mode options and allows observation of current state
PWR_BUCK_CTL	Buck Control register - controls the buck output and master buck enable
PWR_LVD_CTL	LVD Configuration register
SRSS_INTR	SRSS Interrupt register - shows interrupt requests from the SRSS peripheral
SRSS_INTR_MASK	SRSS Interrupt Mask register - controls forwarding of the interrupt to CPU
SRSS_INTR_SET	SRSS Interrupt Set register - sets interrupts; this register is used for firmware testing
SRSS_INTR_MASKED	SRSS Interrupt Masked register - logical AND of corresponding SRSS interrupt request (SRSS Interrupt register) and mask bits (SRSS Interrupt Mask register)

# 24. Device Power Modes



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The PSoC 6 MCU can operate in four system and three CPU power modes. These modes are intended to minimize the average power consumption in an application. The power modes supported by PSoC 6 MCUs, in the order of decreasing power consumption, are:

- System Low Power (LP) All peripherals and CPU power modes are available at maximum speed and current
- System Ultra Low Power (ULP) All peripherals and CPU power modes are available, but with limited speed and current
- CPU Active CPU is executing code in system LP or ULP mode
- CPU Sleep CPU code execution is halted in system LP or ULP mode
- CPU Deep Sleep CPU code execution is halted and system deep sleep is requested while in system LP or ULP mode
- System Deep Sleep Entered only after both CPUs enter CPU Deep Sleep mode. Only low-frequency peripherals are available
- System Hibernate Device and I/O states are frozen and the device resets on wakeup

CPU Active, Sleep, and Deep Sleep are standard Arm-defined power modes supported by the Arm CPU instruction set architecture (ISA). System LP, ULP, Deep Sleep and Hibernate modes are additional low-power modes supported by PSoC 6. Hibernate mode is the lowest power mode in the PSoC 6 MCU and on wakeup, the CPU and all peripherals go through a reset.

# 24.1 Features

The PSoC 6 MCU power modes have the following features:

- Four system and three CPU power modes aimed at optimizing power consumption in an application
- System ULP mode with reduced operating current and clock frequency while supporting full device functionality
- System Deep Sleep mode with support for multiple wakeup sources and configurable amount of SRAM retention
- System Hibernate mode with wakeup from I/O, comparator, WDT, RTC, and timer alarms

The power consumption in different power modes is further controlled by using the following methods:

- Enabling and disabling clocks to peripherals
- Powering on/off clock sources
- Powering on/off peripherals and resources inside the PSoC 6 device

# 24.2 Architecture

The PSoC 6 device supports multiple power modes. Some modes only affect the CPUs (CPU power modes) and others affect the whole system (system power modes). The system and CPU power modes are used in combination to control the total system performance and power. CPU power modes are entered separately for each CPU on the device.



The SysPm Peripheral Driver Library (PDL) driver supports all device power mode transitions and is the recommended method of transition and configuration of PSoC 6 MCU power resources.

Table 24-1 summarizes the power modes available in PSoC 6 MCUs, their description, and details on their entry and exit conditions.

System Power Mode	MCU Power Mode	Description	Entry Conditions	Wakeup Sources	Wakeup Action
	Active	System – Primary mode of operation. 1.1 V core voltage. All peripherals are avail- able (programmable). Maximum clock fre- quencies CPU – Active mode	Reset from external reset, brownout, power on reset system and Hibernate mode. Manual register write from sys- tem ULP mode. Wakeup from CPU Sleep or CPU Deep Sleep while in sys- tem LP mode. Wakeup from system Deep Sleep after entered from LP mode.	Not applicable	N/A
LP	Sleep	1.1 V core voltage. One or more CPUs in Sleep mode (execution halted). All periph- erals are available (programmable). Maxi- mum clock frequencies	In system LP mode, CPU executes WFI/ WFE instruction with Deep Sleep dis- abled	Any interrupt to CPU	Interrupt
	Deep Sleep	1.1 V core voltage. One CPU in Deep Sleep mode (execution halted). Other CPU in Active or Sleep mode. All periph- erals are available (programmable). Maxi- mum clock frequencies	In system LP mode, CPU executes WFI/ WFE instruction with Deep Sleep enabled	Any interrupt to CPU	Interrupt
	Active	0.9 V core voltage. All peripherals are available (programmable). Limited clock frequencies. No Flash write.	Manual register write from system LP mode. Wakeup from CPU Sleep or CPU Deep Sleep while in system ULP mode. Wakeup from system Deep Sleep after entered from ULP mode.	Not applicable	N/A
ULP	Sleep	0.9 V core voltage. One or more CPUs in Sleep mode (execution halted). All periph- erals are available (programmable). Lim- ited clock frequencies. No Flash write.	In system ULP mode, CPU executes WFI/WFE instruction with Deep Sleep disabled	Any interrupt to CPU	Interrupt
	Deep Sleep	0.9 V core voltage. One CPU in Deep Sleep mode (execution halted). Other CPU in Active or Sleep mode. All periph- erals are available (programmable). Lim- ited clock frequencies. No Flash write.	In system ULP mode, CPU executes WFI/WFE instruction with Deep Sleep enabled	Any interrupt to CPU	Interrupt
Deep Sleep	Deep Sleep	All high-frequency clocks and peripherals are turned off. Low-frequency clock (32 kHz) and low-power analog and digital peripherals are available for operation and as wakeup sources. SRAM is retained (programmable).	Both CPUs simultaneously in CPU Deep Sleep mode.	GPIO interrupt, Low-Power comparator, SCB, CTBm, watchdog timer, and RTC alarms	Interrupt
Hibernate	N/A	GPIO states are frozen. All peripherals and clocks in the device are completely turned off except optional low-power com- parators and backup domain. Wakeup is possible through WAKEUP pins, XRES, low-power comparator (programmable), WDT, and RTC alarms (programmable). Device resets on wakeup.	Manual register write from LP or ULP modes.	WAKEUP pin, low- power com- parator, watch- dog timer <sup>a</sup> , and RTC <sup>b</sup> alarms	Reset

Table 24-1. PSoC 6 MCU Power Modes

a. Watchdog timer is capable of generating a hibernate wakeup. See the Watchdog Timer chapter on page 262 for details.
b. RTC (along with WCO) is part of the backup domain and is available irrespective of the device power mode. RTC alarms are capable of waking up the device from any power mode.



### 24.2.1 CPU Power Modes

The CPU Active, Sleep, and Deep Sleep modes are the standard Arm-defined power modes supported by both Cortex-M4 and Cortex-M0+ CPUs. All Arm CPU power modes are available in both system LP and ULP power modes. CPU power modes affect each CPU independently.

### 24.2.1.1 CPU Active Mode

In CPU Active mode, the CPU executes code and all logic and memory is powered. The firmware may decide to enable or disable specific peripherals and power domains depending on the application and power requirements. All the peripherals are available for use in Active mode. The device enters CPU Active mode upon any device reset or wakeup.

### 24.2.1.2 CPU Sleep Mode

In CPU Sleep mode, the CPU clock is turned off and the CPU halts code execution. Note that in the PSoC 6 MCU, Cortex-M4 and Cortex-M0+ both support their own CPU Sleep modes and each CPU can be in sleep independent of the other CPU state. All peripherals available in Active mode are also available in Sleep mode. Any peripheral interrupt, masked to the CPU, will wake the CPU to Active mode. Only the CPU(s) with the interrupt masked will wake.

### 24.2.1.3 CPU Deep Sleep Mode

In CPU Deep Sleep mode, the CPU requests the device to go into system Deep Sleep mode. When the device is ready, it enters Deep Sleep mode as detailed in 24.2.3 System Deep Sleep Mode.

Because PSoC 6 has more than one CPU, both CPUs must independently enter CPU Deep Sleep before the system will transition to system Deep Sleep.

### 24.2.2 System Power Modes

System power modes affect the whole device and may be combined with CPU power modes.

#### 24.2.2.1 System Low Power Mode

System Low Power (LP) mode is the default operating mode of the device after reset and provides maximum system performance. In LP mode all resources are available for operation at their maximum power level and speed.

While in system LP mode the CPUs may operate in any of the standard Arm defined CPU modes detailed in 24.2.1 CPU Power Modes.

### 24.2.2.2 System Ultra Low Power Mode

System Ultra Low Power (ULP) mode is identical to LP mode with a performance tradeoff made to achieve lower system current. This tradeoff lowers the core operating

voltage, which then requires reduced operating clock frequency and limited high-frequency clock sources. Flash write operations are not available in ULP mode. Table 24-5 provides the list of resources available in ULP mode along with limitations.

While in system ULP mode, the CPUs may operate in any of the standard Arm-defined CPU modes detailed in 24.2.1 CPU Power Modes.

Transitioning between LP and ULP modes is performed by reducing the core regulator voltage from the LP mode voltage to the ULP mode voltage. The lower voltage reduces system operating current and slows down signal speeds requiring a lower maximum operating frequency. Refer to Core Operating Voltage section in Power Supply and Monitoring chapter on page 273 for details on how to switch between LP and ULP modes.

### 24.2.3 System Deep Sleep Mode

In system Deep Sleep mode, all the high-speed clock sources are off. This in turn makes high-speed peripherals unusable in system Deep Sleep mode. However, low-speed clock sources and peripherals may continue to operate, if configured and enabled by the firmware. In addition, the peripherals that do not need a clock or receive a clock from their external interface (I<sup>2</sup>C or SPI slave) may continue to operate, if configured for system Deep Sleep operation. The PSoC 6 MCU provides an option to configure the amount of SRAM, in blocks of 32 KB, that are retained during Deep Sleep mode.

Both Cortex-M0+ and Cortex-M4 can enter CPU Deep Sleep mode independently. However, the entire device enters system Deep Sleep mode only when both the CPUs are in CPU Deep Sleep. On wakeup, the CPU that woke up enters CPU Active mode and the other CPU remains in CPU Deep Sleep mode. On wakeup, the system will return to LP or ULP mode based on what mode was Active before entering system Deep Sleep. Both CPUs may wake up to CPU Active simultaneously from the same wakeup source if so configured.

The device enters system Deep Sleep mode after the following conditions are met.

- The LPM\_READY bit of the PWR\_CTL register should read '1'. This ensures the system is ready to enter Deep Sleep. If the bit reads '0', then the device will wait in system LP or ULP mode instead of system Deep Sleep until the bit is set, at which instant the device automatically enters Deep Sleep mode, if requested.
- Both Cortex-M0+ and Cortex-M4 must be in CPU Deep Sleep. This is achieved by setting the SLEEPDEEP bit [2] of the SCR register of both Cortex-M0+ and Cortex-M4 and then executing WFI or WFE instruction.
- The HIBERNATE bit [31] of the PWR\_HIBERNATE register should be cleared; otherwise, the device will enter system Hibernate mode.



In system Deep Sleep mode, the LP and ULP mode regulator is turned off and a lower power, Deep Sleep regulator sources all the peripherals enabled in system Deep Sleep mode. Alternatively, the buck regulator can be used to power the Deep Sleep peripherals. See the Power Supply and Monitoring chapter on page 273 for details. Table 24-5 provides the list of resources available in system Deep Sleep mode.

Interrupts from low-speed, asynchronous, or low-power analog peripherals can cause a CPU wakeup from system Deep Sleep mode. Note that when a debugger is running on either core, the device stays in system LP or ULP mode and the CPUs enter CPU Sleep mode instead of CPU Deep Sleep mode. PSoC 6 uses buffered writes. Therefore, writes to an MMIO register or memory can take few a cycles from the write instruction execution. The only way to ensure that the write operation is complete is by reading the same location after the write. It is required to follow a write by a read to the same location before executing a WFI/WFE instruction to enter CPU Deep Sleep mode.

### 24.2.4 System Hibernate Mode

System Hibernate mode is the lowest power mode of the device when external supplies are still present and XRES is deasserted. It is intended for applications in a dormant state. In this mode, both the Active LP/ULP mode regulator and Deep Sleep regulator are turned off and GPIO states are automatically frozen. Wakeup is facilitated through dedicated wakeup pins and a Low-Power comparator output. Low-Power comparator operation in Hibernate mode requires externally generated voltages for wakeup comparison. Internal references are not available in Hibernate mode. Optionally, an RTC alarm from the backup domain or a watchdog timer (16-bit free-running WDT) interrupt can generate a Hibernate wakeup signal. Set the MASK HIBALARM bit [18] of the PWR HIBERNATE register to enable the RTC alarm wakeup from Hibernate mode.

The device goes through a reset on wakeup from Hibernate. I/O pins remain in the configuration they were frozen before entering Hibernate mode. To differentiate between other system resets and a Hibernate mode wakeup, the TOKEN bits [7:0] of the PWR\_HIBERNATE register can be used as described in the Power Mode Transitions on page 285. The PWR\_HIBERNATE (except the HIBERNATE bit [31]) register along with the PWR\_HIB\_DATA register are retained through the Hibernate wakeup sequence and can be used by the application for retaining some content. Note that these registers are reset by other reset events. On a Hibernate wakeup event, the HIBERNATE bit [31] of the PWR\_HIBERNATE register is cleared.

The brownout detect (BOD) block is not available in Hibernate mode. As a result, the device does not recover from a brownout event in Hibernate mode. Do not enter Hibernate mode in applications that require brownout detection, that is, applications where the supply is not stable. In addition, make sure the supply is stable for at least 250 µs before the device enters Hibernate mode. To prevent accidental entry into Hibernate mode in applications that cannot meet these requirements, an option to disable the Hibernate mode is provided. Set the HIBERNATE\_DISABLE bit [30] of the PWR\_HIBERNATE register to disable Hibernate mode in the device. Note that this bit is a write-once bit during execution and is cleared only on reset. Debug functionality will be lost and the debugger will disconnect on entering Hibernate mode.

### 24.2.5 Other Operation Modes

In addition to the power modes discussed in the previous sections, there are three other states the device can be in – Reset, Off, and Backup states. These states are determined by the external power supply and XRES connections. No firmware action is required to enter these modes nor an interrupt or wakeup event to exit them.

### 24.2.5.1 Backup Domain

PSoC 6 offers an independent backup supply option that can be supplied through a separate Vbackup pin. For details on the backup domain and the powering options, refer to the Backup System chapter on page 255. This domain powers a real-time clock (RTC) block, WCO, and a small set of backup registers. Because the power supply to these blocks come from a dedicated Vbackup pin, these blocks continue to operate in all CPU and system power modes, and even when the device power is disconnected or held in reset as long as a Vbackup supply is provided. The RTC present in the backup domain provides an option to wake up the device from any CPU or system power mode. The RTC can be clocked by an external crystal (WCO) or the internal lowspeed oscillator (ILO). However, the ILO is available only if the device is powered - the device should not be in the off or reset state. Using ILO is not recommended for timekeeping purpose; however, it can be used for wakeup from Hibernate power mode.

### 24.2.5.2 Reset State

Reset is the device state when an external reset (XRES pin pulled low) is applied or when POR/BOD is asserted. Reset is not a power mode. During the reset state, all the components in the device are powered down and I/Os are tristated, keeping the power consumption to a minimum.

### 24.2.5.3 Off State

The off state simply represents the device state with no power applied. Even in the device off state, the backup domain can continue to receive power (Vbackup pin) and run the peripherals present in that domain. The reset and off states are discussed for completeness of all possible modes and states the device can be in. These states can be used in a system to further optimize power consumption. For instance, the system can control the supply of the PSoC 6 MCU by enabling or disabling the regulator output powering the device using the PMIC interface.



# 24.3 Power Mode Transitions

Figure 24-1 shows various states the device can be in along with possible power mode transition paths.




Figure 24-1. Power Mode Transitions in PSoC 6 MCU



# 24.3.1 Power-up Transitions

Table 24-2 summarizes various power-up transitions, their type, triggers, and actions.

Initial State	Final State	Туре	Trigger	Actions
Off	XRES	External	Power rail (V <sub>DDD</sub> ) ramps up above POR voltage level with XRES pin asserted.	1. All high-voltage logic is reset
Off	Reset	External	Power rail (V <sub>DDD</sub> ) ramps up above POR voltage level with XRES pin de-asserted.	<ol> <li>All high-voltage logic is reset</li> <li>Low-voltage (internal core and Deep Sleep mode) regulators and references are ramped up</li> <li>All low-voltage logic (logic operating from internal regulators) is reset</li> <li>IMO clock is started</li> </ol>
XRES	Reset	External	XRES is de-asserted with V <sub>DDD</sub> present and above POR level.	<ol> <li>Low-voltage regulators and references are ramped up</li> <li>All low-voltage logic is reset</li> <li>IMO clock is started</li> </ol>
Reset	Active	Internal	Reset sequence completes. This transition can also be caused by internal resets.	<ol> <li>Clock is released to the system</li> <li>System reset is de-asserted</li> <li>CPU starts execution</li> </ol>

Table 24-2. Power Mode Transitions

### 24.3.2 Power Mode Transitions

Table 24-3. Power Mode Transitions

Initial State	Final State	Туре	Trigger	Actions
		Internal	Firmware action	1. Device is put into ULP
System LP	System		1. Ensure the Clk_HF paths, peripheral, and slow clocks are less than the ULP clock speed limitations.	mode with all peripherals available with limited speed. Flash write operation are not
System LF	ULP		2. Flash/SRAM/ROM wait states values are increased to ULP values as detailed in the Nonvolatile Memory chapter on page 163.	
			3. Configure the core regulator to 0.9 V.	supported.
	System LP	System LP Internal	Firmware action	1. Device is put into LP mode with all peripherals available with maximum speed. Flash write
			1. Configure the core regulator to 1.1 V.	
System			2. Wait 9 µs to allow the core voltage to stabilize at the new value.	
ULP			3. Flash/SRAM/ROM wait states values are decreased to LP values as detailed in the Nonvolatile Memory chapter on page 163.	
			4. Increase the Clk_HF paths, peripheral, and slow clocks as desired up to the maximum LP clock speed specifications.	operations are supported.



#### Table 24-3. Power Mode Transitions

Initial State	Final State	Туре	Trigger	Actions
			Firmware action 1. Clear the SLEEPDEEP bit [2] of the SCR register for both Cortex-M0+ and Cortex-M4.	
System LP/ ULP and CPU Active	System LP/ ULP and CPU Sleep	Internal	<ol> <li>Optionally, set the SLEEPONEXIT bit [1] of the SCR register, if the CPU runs only on interrupts. When this bit is set, the CPU does not return to application code after the WFI/WFE instruction is executed. The CPU wakes up on any enabled (masked to CPU) interrupt or event and enters CPU Sleep mode as soon as it exits the interrupt or services the event.</li> <li>Optionally, set the SEVONPEND bit [4] of the SCR register if the application must wake up the CPU from any pending interrupt. If this bit is set, any interrupt that enters a pending state wakes up the CPU. This includes all the disabled (unmasked) interrupts to CPU.</li> <li>Execute WFI/WFE instruction on both CPUs.</li> </ol>	<ol> <li>CPU clocks are gated off</li> <li>CPU waits for an inter- rupt or event to wake it up.</li> </ol>
System LP/ ULP and CPU Active	System LP/ UP and CPU Deep Sleep	Internal	<ul> <li>Firmware action</li> <li>Perform these steps to enter Deep Sleep mode (LPM_READY bit [5] of the PWR_CTL register should read '1' before performing these steps):</li> <li>1. Clear the HIBERNATE bit [31] of the PWR_HIBERNATE register.</li> <li>2. Set the SLEEPDEEP bit [2] of the SCR register for one or both Cortex-M0+ and Cortex-M4.</li> <li>3. Optionally, set the SLEEPONEXIT bit [1] of the SCR register if the CPU runs only on interrupts. When this bit is set, the CPU does not return to application code after the WFI/WFE instruction is executed. The CPU wakes up on any enabled (masked to CPU) interrupt or event and enters CPU Deep Sleep mode as soon as it exits the interrupt or services the event.</li> <li>4. Optionally, set the SEVONPEND bit [4] of the SCR register if the application needs to wake up the CPU from any pending interrupt. If this bit is set, any interrupt that enters a pending state wakes up the CPU. This includes all the disabled (unmasked) interrupts to CPU.</li> <li>5. Read the SCR register before executing a WFI/WFE instruction to ensure the write operation is complete. PSoC 6 uses buffered writes and any write transfer just before executing WFI/WFE instruction should be followed by a read to the same memory location. This ensures that the write operation has taken effect before entering Deep Sleep mode. Execute WFI/WFE instruction on both CPUs.</li> <li>6. CPU in Deep Sleep mode generates a hardware request for the whole device to enter system Deep Sleep. A CPU waiting in CPU Deep Sleep state is functionally identical to CPU Sleep mode with the exception of the hardware request.</li> <li>7. If only one CPU is in Deep Sleep mode the system will remain in system LP or ULP mode until the other CPU also enters CPU Deep Sleep. While waiting, a masked interrupt can wake the CPU to Active mode.</li> </ul>	1. CPU clocks are gated off 2. CPU waits for a Deep Sleep interrupt to wake it up.
System LP/ ULP and CPU Deep Sleep	System Deep Sleep	Internal	Hardware action 1. When both CPUs enter CPU Deep Sleep mode and the LPM_READY bit [5] of the PWR_CTL register reads '1', the device will automatically transition to system Deep Sleep power mode.	<ol> <li>High-frequency clocks are shut down.</li> <li>Retention is enabled and non-retention logic is reset.</li> <li>Active regulator is dis- abled and Deep Sleep regulator takes over.</li> </ol>



#### Table 24-3. Power Mode Transitions

Initial State	Final State	Туре	Trigger	Actions
System LP/ ULP and CPU Active	System Hibernate	Internal	Firmware action Perform these steps to enter Hibernate mode (LPM_READY bit [5] of the PWR_CTL register should read '1' before performing these steps): 1. Set the TOKEN bits [7:0] of the PWR_HIBERNATE register (optional) and PWR_HIB_DATA register to some application-specific branching data that can be used on a wakeup event from Hibernate mode. 2. Set the UNLOCK bits [8:15] of the PWR_HIBERNATE register to 0x3A, this ungates writes to FREEZE and HIBERNATE bits of the PWR_HIBER- NATE register. 3. Configure wakeup pins polarity (POLARITY_HIBPIN bits [23:20]), wakeup pins mask (MASK_HIBPIN bits [27:24]) and wakeup alarm mask (MASK_HI- BALARM bit [18]) in the PWR_HIBERNATE register based on the applica- tion requirement. 4. Optionally, set the FREEZE bit [17] of the PWR_HIBERNATE register to freeze the I/O pins. 5. Set the HIBERNATE bit [31] of the PWR_HIBERNATE register to enter Hibernate mode. 6. Ensure that the write operation to the PWR_HIBERNATE register is complete by reading the PWR_HIBERNATE register. Otherwise, instead of entering Hibernate mode, the CPU may start executing instructions after the write instruction. When the write is followed by a WFI/WFE instruction, the WFI/WFE can prevent the write from taking effect. On completion of the write operation, the device automatically enters Hibernate mode.	<ol> <li>CPU enters low-power mode.</li> <li>Both high-frequency and low-frequency clocks are shut down.</li> <li>Retention is enabled</li> </ol>

## 24.3.3 Wakeup Transitions

#### Table 24-4. Wakeup Transitions

Initial State	Final State	Туре	Trigger	Actions
CPU Sleep	CPU Active	Internal/External	Any peripheral interrupt masked to CPU	<ol> <li>Clock to CPU is ungated.</li> <li>Peripheral interrupt is serviced by CPU.</li> <li>Device remains in current system LP or ULP power mode.</li> </ol>
System Deep Sleep	System LP/ ULP Active and CPU Active	Internal/External	Any Deep Sleep interrupt	<ol> <li>Active regulator and references are enabled.</li> <li>Retention is disabled and non-retention reset is de-asserted.</li> <li>High-frequency clocks are turned on.</li> <li>CPU exits low-power mode and services the interrupt.</li> <li>Returns to previous system LP or ULP power mode.</li> <li>Note: If only one CPU wakes up from the system Deep Sleep interrupt, then the other CPU remains in the CPU Deep Sleep state until its Deep Sleep interrupt wakes it up. However, the system will wake up to LP or ULP mode. Note that a Deep Sleep interrupt can wake up either one or both CPUs depending on the WIC configuration for the CPU. See the Interrupts chapter on page 73.</li> </ol>
Hibernate	System LP and CPU Active	External	Wakeup pin, RTC alarm, WDT interrupt, or Low-Power comparator output asserts	<ol> <li>Device is reset and goes through a reset to active power-up transition.</li> <li>Optionally, read the TOKEN bits [7:0] of the PWR_HIBERNATE and PWR_HIB_DATA registers for application-specific branching from hibernate wakeup.</li> <li>Optionally, set the I/O drive modes by reading the I/O frozen output and setting the I/O output to the read value.</li> <li>Unfreeze the I/O cells by clearing the FREEZE bit [17] of the PWR_HIBERNATE register.</li> </ol>



#### 24.4 Summary

	Power Modes							
Component		LP	ι	JLP				
	CPU Active	CPU Sleep/ Deep Sleep	CPU Active	CPU Sleep/ Deep Sleep	Deep Sleep	Hibernate	XRES	Power Off with Backup
Core functions								
CPU	On	Sleep	On	Sleep	Retention	Off	Off	Off
SRAM	On	On	On	On	Retention	Off	Off	Off
Flash	Read/Write	Read/Write	Read Only	Read Only	Off	Off	Off	Off
High-Speed Clock (IMO, ECO, PLL, FLL)	On	On	On	On	Off	Off	Off	Off
LVD	On	On	On	On	Off	Off	Off	Off
ILO	On	On	On	On	On	On	Off	Off
Peripherals								
USB	On	On	On	On	Suspend mode	Off	Off	Off
SMIF	On	On	On	On	Retention	Off	Off	Off
SAR ADC	On	On	On	On	On	Off	Off	Off
LPCMP	On	On	On	On	On <sup>a</sup>	On <sup>a</sup>	Off	Off
CTBm	On	On	On	On	On (lower GBW) <sup>b</sup>	Off	Off	Off
TCPWM	On	On	On	On	Off	Off	Off	Off
CSD	On	On	On	On	Retention	Off	Off	Off
LCD	On	On	On	On	On	Off	Off	Off
SCB	On	On	On	On	Retention (I <sup>2</sup> C/SPI wakeup available) <sup>c</sup>	Off	Off	Off
GPIO	On	On	On	On	On	Freeze	Off	Off
Watchdog timer	On	On	On	On	On	On	Off	Off
Multi-Counter WDT	On	On	On	On	On	Off	Off	Off
Resets								
XRES	On	On	On	On	On	On	On	Off
POR	On	On	On	On	On	On	Off	Off
BOD	On	On	On	On	On	Off	Off	Off
Watchdog reset	On	On	On	On	On	On <sup>d</sup>	Off	Off
Backup domain								
WCO, RTC, alarms	On	On	On	On	On	On	On	On

Table 24-5.	Resources	Available in	Different	Power Modes
-------------	-----------	--------------	-----------	-------------

a. Low-Power comparator may be optionally enabled in the Hibernate mode to generate wakeup.
b. Low-power comparator and CTBm may be optionally enabled in the system Deep Sleep mode to generate wakeup.
c. Only the SCB with system Deep Sleep support is available in the Deep Sleep power mode; other SCBs are not available in the Deep Sleep power mode.
d. Watchdog interrupt can generate a Hibernate wakeup. See the Watchdog Timer chapter on page 262 for details.



# 24.5 Register List

Name	Description
PWR_CTL	Power Mode Control register – controls the device power mode options and allows observation of current state
PWR_HIBERNATE	Hibernate Mode register – controls various Hibernate mode entry/exit related options
PWR_HIB_DATA	Hibernate Mode Data register – data register that is retained through a hibernate wakeup sequence
CM4_SCS_SCR	Cortex-M4 System Control register – controls the CM4 CPU sleep and deep sleep decisions on the WFI/WFE instruction execution. This register is detailed in the ARMv7-M Architecture Reference Manual available from Arm
CM0P_SCS_SCR	Cortex-M0+ System Control register – controls the CM0+ CPU sleep and deep sleep decisions on the WFI/ WFE instruction execution. This register is detailed in the ARMv7-M Architecture Reference Manual available from Arm
CPUSS_CM0_CTL	Controls the CM0+ power state. Note that this register may only be modified by the CM4 while the CM0+ is in CPU Deep Sleep mode
CPUSS_CM0_STATUS	Specifies if the CM0+ is in CPU Active, Sleep, or Deep Sleep power mode
CPUSS_CM4_PWR_CTL	Controls the CM4 power state. Note that this register may only be modified by the CM0+ while the CM4 is in CPU Deep Sleep mode.
CPUSS_CM4_STATUS	Specifies if the CM4 is in CPU Active, Sleep, or Deep Sleep power mode

# 25. Trigger Multiplexer Block



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples


Every peripheral in the PSoC 6 MCU is interconnected using trigger signals. Trigger signals are means by which peripherals denote an occurrence of an event or a state. These triggers are used as means to affect or initiate some action in other peripherals. The trigger multiplexer block helps to route triggers from a source peripheral block to a destination.

# 25.1 Features

- Ability to connect any trigger signal from one peripheral to another
- Supports a software trigger, which can trigger any signal in the block
- Supports multiplexing of triggers between peripherals
- One-to-one trigger paths for dedicated triggers that are more commonly routed
- Ability to configure a trigger multiplexer with trigger manipulation features in hardware such as inversion and edge/level detection
- Ability to block triggers in debug mode

# 25.2 Architecture

The trigger signals in the PSoC 6 MCU are digital signals generated by peripheral blocks to denote a state such as FIFO level, or an event such as the completion of an action. These trigger signals typically serve as initiator of other actions in other peripheral blocks. An example is an ADC peripheral block sampling three channels. After the conversion is complete, a trigger signal will be generated, which in turn triggers a DMA channel that transfers the ADC data to a memory buffer. This example is shown in Figure 25-1.






A PSoC 6 MCU has multiple peripheral bocks; each of these blocks can be connected to other blocks through trigger signals, based on the system implementation. To support this, the PSoC 6 MCU has hardware, which is a series of multiplexers used to route the trigger signals from potential sources to destinations. This hardware is called the trigger multiplexer block. The trigger multiplexer can connect to any trigger signal emanating out of any peripheral block in the PSoC 6 MCU and route it to any other peripheral to initiate or affect an operation at the destination peripheral block.



## 25.2.1 Trigger Multiplexer Group

The trigger multiplexer block is implemented using several trigger multiplexers. A trigger multiplexer selects a signal from a set of trigger output signals from different peripheral blocks to route it to a specific trigger input of another peripheral block. The multiplexers are grouped into trigger groups. All the trigger multiplexers in a trigger group have similar input options and are designed to feed similar destination signals. Hence the trigger group can be considered as a block that multiplexes multiple inputs to multiple outputs. This concept is illustrated in Figure 25-2. Both the trigger multiplexers and the one-to-one triggers offer trigger manipulation, which includes inversion or specifies the output signal as edge or level triggerd. For edge triggering, the trigger is synchronized to the consumer block's (the peripheral block that is receiving the trigger) clock and a two-cycle pulse is generated on this clock.

Figure 25-2. Trigger Multiplexer Groups



# a trigger multiplexer group with N inputs and M outputs

## 25.2.2 One-to-one Trigger

In addition to trigger multiplexers, there are dedicated trigger paths called one-to-one triggers. These trigger paths/routes are between fixed source and destination peripherals and cannot be multiplexed. These paths can be enabled or disabled. A group of registers in the format PERI\_TR\_1TO1\_GR[X]\_TR\_CTL[Y], with X being the trigger group and Y being the output trigger number from the one-to-one trigger, can be used to enable or disable the triggers path.

## 25.2.3 Trigger Multiplexer Block

The trigger multiplexer block has two types of trigger routings: trigger multiplexers that are capable of selecting from multiple trigger sources to a specific trigger destination and one-to-one triggers that are predetermined fixed trigger paths that can be enabled or disabled. See Table 25-2 for more information on each trigger group and its description.

**Note:** The triggers output into different peripherals, which may have more routing than is shown on the trigger routing diagram. For more information on this routing, go to the trigger destination peripheral block.

Figure 25-3 shows the trigger multiplexer architecture.







Figure 25-3. Trigger Multiplexer Block Architecture







#### Figure 25-4. TCPWM Trigger Layout

**Note:** This layout works for all groups except group 11.












#### Figure 25-7. SCB Trigger 1-to-1 Layout



## 25.2.4 Software Triggers

All input and output signals to a trigger multiplexer can be triggered from software. This is accomplished by writing into the PERI\_TR\_CMD register. This register allows you to trigger the corresponding signal for a number of peripheral clock cycles.

The PERI\_TR\_CMD[GROUP\_SEL] bitfield selects the trigger group of the signal being activated. The PERI\_TR\_CMD[OUT\_SEL] bitfield determines whether the trigger signal is in output or input of the multiplexer. PERI\_TR\_CMD[TR\_SEL] selects the specific line in the trigger group.

The PERI\_TR\_CMD[COUNT] bitfield sets up the number of peripheral clocks the trigger will be activated.

The PERI\_TR\_CMD[ACTIVATE] bitfield is set to '1' to activate the trigger line specified. Hardware resets this bit after the trigger is deactivated after the number of cycles set by the PERI\_TR\_CMD[COUNT].

# 25.3 Register List

Table 25-1. Register List

Register Name	Description
PERI_TR_CMD	Trigger command register. The control enables software activation of a specific input trigger or output trigger of the trigger multiplexer structure.
PERI_TR_GR[X]_TR_OUT_CTL[Y]	This register specifies the input trigger for a specific output trigger in a trigger group. It can also invert the signal and specify if the output signal should be treated as a level-sensitive or edge-sensitive trigger. Every trigger multiplexer has a group of registers, the number of registers being equal to the output bus size from the multiplexer. In the register format, X is the trigger group and Y is the output trigger line number from the multiplexer.
PERI_TR_1TO1_GR[X]_TR_OUT_CTL[Y]	This register specifies the input trigger for a specific output trigger in a one-to-one trigger group. It also includes trigger manipulation that can invert the signal and specify if the output signal should be treated as a level-sensitive or edge-sensitive trigger. Every one-to-one trigger multiplexer has a group of registers, the number of registers being equal to the output bus size from the multiplexer. The registers are formated with X as the trigger group and Y as the output trigger line number from the multiplexer.

Table 25-2. Trigger Group

Trigger Group Number	Description			
0	Routes all input trigger signals to DMA0			
1	outes all input trigger signals to DMA1			
2	Routes all input trigger signals to TCPWM			
3	Routes all input trigger signals to TCPWM			
4	Routes all input trigger signals to HSIOM			
5	Routes all input trigger signals to CPUSS CTI			
6	Routes all input trigger signals to MDMA			



## Table 25-2. Trigger Group

Trigger Group Number	Description
7	Routes all input trigger signals to trigger freeze operation and TCWPM free operation
8	Routes all input trigger signals to CSD ADC start
9	Routes all input trigger signals to PASS ADC start
10	Routes all input trigger signals to CAN TT Sync Inputs
11	Routes all input trigger signals to CTDAC Strobe
Trigger 1-to-1 Group	
0	Connects SCB triggers to DMA0
1	Connects SCB triggers to DMA1
2	Connects SAR0 triggers to DMA0
3	Connects SMIF triggers to DMA1
4	Connects CAN triggers to DMA1
5	Connects USB triggers to DMA0
6	Connects DMA0 triggers to USB
7	Connects DMA0 triggers to CAN
8	Connects SAR1 triggers to DMA1

# Section D: Digital Subsystem




This section encompasses the following chapters:


- Serial Communications Block (SCB) chapter on page 298
- Serial Memory Interface (SMIF) chapter on page 355
- CAN FD Controller chapter on page 372
- Timer, Counter, PWM chapter on page 427
- Universal Serial Bus (USB) Host chapter on page 489
- Universal Serial Bus (USB) Device Mode chapter on page 506
- LCD Direct Drive chapter on page 522



# **Top Level Architecture**

Po





# 26. Serial Communications Block (SCB)



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The Serial Communications Block (SCB) supports three serial communication protocols: Serial Peripheral Interface (SPI), Universal Asynchronous Receiver Transmitter (UART), and Inter Integrated Circuit (I<sup>2</sup>C or IIC). Only one of the protocols is supported by an SCB at any given time. Note that the number of SCBs in a PSoC 6 MCU varies by part number. Also, not all SCBs support all three modes (SPI, UART, and I2C), and all SCBs do not operate in deep sleep. Consult the PSoC 61 datasheet/PSoC 62 datasheet for these details.

## 26.1 Features

The SCB supports the following features:

- Standard SPI master and slave functionality with Motorola, Texas Instruments, and National Semiconductor protocols
- Standard UART functionality with SmartCard reader, Local Interconnect Network (LIN), and IrDA protocols
   Standard LIN slave functionality with LIN v1.3 and LIN v2.1/2.2 specification compliance
- Standard I<sup>2</sup>C master and slave functionality
- Trigger outputs for connection to DMA
- Multiple interrupt sources to indicate status of FIFOs and transfers
- Features available only on Deep Sleep-capable SCB:
  - □ EZ mode for SPI and I<sup>2</sup>C slaves; allows for operation without CPU intervention
  - □ CMD\_RESP mode for SPI and I<sup>2</sup>C slaves; allows for operation without CPU intervention
  - □ Low-power (Deep Sleep) mode of operation for SPI and I<sup>2</sup>C slaves (using external clocking)
  - Deep Sleep wakeup on I<sup>2</sup>C slave address match or SPI slave selection



# 26.2 Architecture

The operation modes supported by SCB are described in the following sections.

## 26.2.1 Buffer Modes

Each SCB has 256 bytes of dedicated RAM for transmit and receive operation. This RAM can be configured in three different modes (FIFO, EZ, or CMD\_RESP). The following sections give a high-level overview of each mode. The sections on each protocol will provide more details.

- Masters can only use FIFO mode
- I<sup>2</sup>C and SPI slaves can use all three modes. Note: EZ Mode and CMD Response Mode are available only on the Deep Sleep-capable SCB
- UART only uses FIFO mode

**Note:** This document discusses hardware implementation of the EZ mode; for the firmware implementation, see the PDL.

## 26.2.1.1 FIFO Mode

In this mode the RAM is split into two 128-byte FIFOs, one for transmit (TX) and one for receive (RX). The FIFOs can be configured to be 8 bits x 128 elements or 16 bits x 64 elements; this is done by setting the BYTE\_MODE bit in the SCB control register.

FIFO mode of operation is available only in Active and Sleep power modes. However, the  $I^2C$  address or SPI slave select can be used to wake the device from Deep Sleep on the Deep Sleep-capable SCB.

Statuses are provided for both the RX and TX FIFOs. There are multiple interrupt sources available, which indicate the status of the FIFOs, such as full or empty; see "SCB Interrupts" on page 346.

#### 26.2.1.2 EZ Mode

In easy (EZ) mode the RAM is used as a single 256-byte buffer. The external master sets a base address and reads and writes start from that base address.

EZ Mode is available only for SPI slave and  $I^2C$  slave. It is available only on the Deep Sleep capable SCB.

EZ mode is available in Active, Sleep, and Deep Sleep power modes.

**Note:** This document discusses hardware implementation of the EZ mode; for the firmware implementation, see the PDL.

#### 26.2.1.3 CMD\_RESP Mode

Command Response (CMD\_RESP) mode is similar to EZ mode except that the base address is provided by the CPU not the external master.

CMD\_RESP mode is available only for SPI slave and I<sup>2</sup>C slave. It is available only on the Deep Sleep-capable SCB.

CMD\_RESP mode operation is available in Active, Sleep, and Deep Sleep power modes.

## 26.2.2 Clocking Modes

The SCB can be clocked either by an internal clock provided by the peripheral clock dividers (referred to as clk\_scb in this document), or it can be clocked by the external master.

- UART, SPI master, and I<sup>2</sup>C master modes must use clk\_scb.
- Only SPI slave and I<sup>2</sup>C slave can use the clock from and external master, and only the Deep Sleep capable SCB supports this.

Internally- and externally-clocked slave functionality is determined by two register fields of the SCB CTRL register:

- EC\_AM\_MODE indicates whether SPI slave selection or I<sup>2</sup>C address matching is internally ('0') or externally ('1') clocked.
- EC\_OP\_MODE indicates whether the rest of the protocol operation (besides SPI slave selection and I<sup>2</sup>C address matching) is internally ('0') or externally ('1') clocked.

#### Notes:

- FIFO mode supports an internally- or externally-clocked address match (EC\_AM\_MODE is '0' or '1'); however, data transfer must be done with internal clocking. (EC\_OP\_MODE is '1').
- EZ and CMD\_RESP modes are supported with externally clocked operation (EC\_OP\_MODE is '1').

 Table 26-1 provides an overview of the clocking and buffer modes supported for each communication mode.



	Int	Internally clocked (IC)			Externally clocked (EC) (Deep Sleep SCB only)		
	FIFO	EZ	CMD_RESP	FIFO	EZ	CMD_RESP	
I <sup>2</sup> C master	Yes	No	No	No	No	No	
I <sup>2</sup> C slave	Yes	Yes	No	Yes <sup>a</sup>	Yes	Yes	
I <sup>2</sup> C master-slave	Yes	No	No	No	No	No	
SPI master	Yes	No	No	No	No	No	
SPI slave	Yes	Yes	No	Yes <sup>b</sup>	Yes	Yes	
UART transmitter	Yes	No	No	No	No	No	
UART receiver	Yes	No	No	No	No	No	

#### Table 26-1. Clock Mode Compatibility

a. In Deep Sleep mode the external-clocked logic can handle slave address matching, it then triggers an interrupt to wake up the CPU. The slave can be programmed to stretch the clock, or NACK until internal logic takes over. This applies only to the Deep Sleep-capable SCB.

b. In Deep Sleep mode the external-clocked logic can handle slave selection detection, it then triggers an interrupt to wake up the CPU. Writes will be ignored and reads will return 0xFF until internal logic takes over. This applies only to the Deep Sleep-capable SCB.

Table 26-2. 0	Clock Configuration and	I Mode support
---------------	-------------------------	----------------

Mode	EC_AM_MODE is '0'; EC_OP_MODE is '0'	'EC_AM_MODE is '1'; EC_OP_MODE is '0'	'EC_AM_MODE is '1'; EC_OP_MODE is '1'
FIFO mode	Yes	Yes	No
EZ mode	Yes	Yes	Yes
CMD_RESP mode	No	No	Yes

# 26.3 Serial Peripheral Interface (SPI)

The SPI protocol is a synchronous serial interface protocol. Devices operate in either master or slave mode. The master initiates the data transfer. The SCB supports single-master-multiple-slaves topology for SPI. Multiple slaves are supported with individual slave select lines.

#### 26.3.1 Features

- Supports master and slave functionality
- Supports three types of SPI protocols:
  - □ Motorola SPI modes 0, 1, 2, and 3
  - Texas Instruments SPI, with coinciding and preceding data frame indicator mode 1 only
  - □ National Semiconductor (MicroWire) SPI mode 0 only
- Master supports up to four slave select lines
  - □ Each slave select has configurable active polarity (high or low)
  - □ Slave select can be programmed to stay active for a whole transfer, or just for each byte
- Master supports late sampling for better timing margin
- Master supports continuous SPI clock
- Data frame size programmable from 4 bits to 16 bits
- Programmable oversampling
- MSb or LSb first
- Median filter available for inputs (when using the median filter, the minimum oversample factor is increased)
- Supports FIFO Mode
- Supports EZ Mode (slave only) and CMD\_RESP mode (slave only) on the Deep Sleep-capable SCB



## 26.3.2 General Description

Figure 26-1 illustrates an example of SPI master with four slaves.




Figure 26-1. SPI Example

A standard SPI interface consists of four signals as follows.

- SCLK: Serial clock (clock output from the master, input to the slave).
- MOSI: Master-out-slave-in (data output from the master, input to the slave).
- MISO: Master-in-slave-out (data input to the master, output from the slave).
- Slave Select (SS): Typically an active low signal (output from the master, input to the slave).

A simple SPI data transfer involves the following: the master selects a slave by driving its  $\overline{SS}$  line, then it drives data on the MOSI line and a clock on the SCLK line. The slave uses either of the edges of SCLK depending on the configuration to capture the data on the MOSI line; it also drives data on the MISO line, which is captured by the master.

#### 26.3.2.1 Transfer Separation

This parameter determines if individual data transfers are separated by slave select deselection, which is controlled by SCB\_SPI\_CTRL.SSEL\_CONTINUOUS (only applicable for Master mode):

Continuous – The slave select line is held in active state until the end of transfer (default).

The master assigns the slave select output after data has been written into the TX FIFO and keeps it active as long as there are data elements to transmit. The slave select output becomes inactive when all data elements have been transmitted from the TX FIFO and shifter register.

**Note:** This can happen even in the middle of the transfer if the TX FIFO is not loaded fast enough by the CPU or DMA. To overcome this behavior, the slave select can be controlled by firmware.

Separated – Every data frame 4-16 bits is separated by slave select line deselection by one SCLK period.

By default, the SPI interface supports a data frame size of eight bits (1 byte). The data frame size can be configured to any value in the range 4 to 16 bits. The serial data can be transmitted either most significant bit (MSb) first or least significant bit (LSb) first.



Three different variants of the SPI protocol are supported by the SCB:

- Motorola SPI: This is the original SPI protocol.
- Texas Instruments SPI: A variation of the original SPI protocol, in which data frames are identified by a pulse on the SS line.
- National Semiconductors SPI: A half-duplex variation of the original SPI protocol.

## 26.3.3 SPI Modes of Operation

## 26.3.3.1 Motorola SPI

The original SPI protocol was defined by Motorola. It is a full duplex protocol. Multiple data transfers may happen with the SS line held at '0'. When not transmitting data, the SS line is held at '1'.

#### **Clock Modes of Motorola SPI**

The Motorola SPI protocol has four different clock modes based on how data is driven and captured on the MOSI and MISO lines. These modes are determined by clock polarity (CPOL) and clock phase (CPHA).


Clock polarity determines the value of the SCLK line when not transmitting data. CPOL = '0' indicates that SCLK is '0' when not transmitting data. CPOL = '1' indicates that SCLK is '1' when not transmitting data.

Clock phase determines when data is driven and captured. CPHA = 0 means sample (capture data) on the leading (first) clock edge, while CPHA = 1 means sample on the trailing (second) clock edge, regardless of whether that clock edge is rising or falling. With CPHA = 0, the data must be stable for setup time before the first clock cycle.

- Mode 0: CPOL is '0', CPHA is '0': Data is driven on a falling edge of SCLK. Data is captured on a rising edge of SCLK.
- Mode 1; CPOL is '0', CPHA is '1': Data is driven on a rising edge of SCLK. Data is captured on a falling edge of SCLK.
- Mode 2: CPOL is '1', CPHA is '0': Data is driven on a rising edge of SCLK. Data is captured on a falling edge of SCLK.
- Mode 3: CPOL is '1', CPHA is '1': Data is driven on a falling edge of SCLK. Data is captured on a rising edge of SCLK.

Figure 26-2 illustrates driving and capturing of MOSI/MISO data as a function of CPOL and CPHA.

Figure 26-2. SPI Motorola, 4 Modes










Figure 26-3 illustrates a single 8-bit data transfer and two successive 8-bit data transfers in mode 0 (CPOL is '0', CPHA is '0').







#### **Configuring SCB for SPI Motorola Mode**

To configure the SCB for SPI Motorola mode, set various register bits in the following order:

- 1. Select SPI by writing '01' to the MODE (bits [25:24]) of the SCB\_CTRL register.
- 2. Select SPI Motorola mode by writing '00' to the MODE (bits [25:24]) of the SCB\_SPI\_CTRL register.
- 3. Select the clock mode in Motorola by writing to the CPHA and CPOL fields (bits 2 and 3 respectively) of the SCB\_SPI\_CTRL register.
- 4. Follow steps 2 to 4 mentioned in "Enabling and Initializing SPI" on page 314.

For more information on these registers, see the registers TRM.

#### 26.3.3.2 Texas Instruments SPI

The Texas Instruments' SPI protocol redefines the use of the  $\overline{SS}$  signal. It uses the signal to indicate the start of a data transfer, rather than a low active slave select signal, as in the case of Motorola SPI. The start of a transfer is indicated by a high active pulse of a single bit transfer period. This pulse may occur one cycle before the transmission of the first data bit, or may coincide with the transmission of the first data bit. The TI SPI protocol supports only mode 1 (CPOL is '0' and CPHA is '1'): data is driven on a rising edge of SCLK and data is captured on a falling edge of SCLK.

Figure 26-5 illustrates a single 8-bit data transfer and two successive 8-bit data transfers. The SELECT pulse precedes the first data bit. Note how the SELECT pulse of the second data transfer coincides with the last data bit of the first data transfer.






Figure 26-6 illustrates a single 8-bit data transfer and two successive 8-bit data transfers. The SELECT pulse coincides with the first data bit of a frame.









#### **Configuring SCB for SPI TI Mode**

To configure the SCB for SPI TI mode, set various register bits in the following order:

- 1. Select SPI by writing '01' to the MODE (bits [25:24]) of the SCB\_CTRL register.
- 2. Select SPI TI mode by writing '01' to the MODE (bits [25:24]) of the SCB\_SPI\_CTRL register.
- 3. Select the mode of operation in TI by writing to the SELECT\_PRECEDE field (bit 1) of the SCB\_SPI\_CTRL register ('1' configures the SELECT pulse to precede the first bit of next frame and '0' otherwise).
- 4. Set the CPHA bit of the SCB\_SPI\_CONTROL register to '0', and the CPOL bit of the same register to '1'.
- 5. Follow steps 2 to 4 mentioned in "Enabling and Initializing SPI" on page 314.

For more information on these registers, see the registers TRM.


## 26.3.3.3 National Semiconductors SPI

The National Semiconductors' SPI protocol is a half-duplex protocol. Rather than transmission and reception occurring at the same time, they take turns. The transmission and reception data sizes may differ. A single 'idle' bit transfer period separates transfers from reception. However, successive data transfers are not separated by an idle bit transfer period.

The National Semiconductors SPI protocol supports only mode 0.

Figure 26-7 illustrates a single data transfer and two successive data transfers. In both cases, the transmission data transfer size is eight bits and the reception data transfer size is four bits.





## Figure 26-7. SPI NS Data Transfer Example

### **Configuring SCB for SPI NS Mode**

To configure the SCB for SPI NS mode, set various register bits in the following order:

- 1. Select SPI by writing '01' to the MODE (bits [25:24]) of the SCB\_CTRL register.
- 2. Select SPI NS mode by writing '10' to the MODE (bits [25:24]) of the SCB\_SPI\_CTRL register.
- 3. Set the CPOL and CHPA bits of the SCB\_SPI\_CTRL register to '0'.
- 4. Follow steps 2 to 4 mentioned in "Enabling and Initializing SPI" on page 314.

For more information on these registers, see the registers TRM.



## 26.3.4 SPI Buffer Modes

SPI can operate in three different buffer modes – FIFO, EZ, and CMD\_RESP modes. The buffer is used in different ways in each of these modes. The following subsections explain each of these buffer modes in detail.

## 26.3.4.1 FIFO Mode

The FIFO mode has a TX FIFO for the data being transmitted and an RX FIFO for the data received. Each FIFO is constructed out of the SRAM buffer. The FIFOs are either 64 elements deep with 16-bit data elements or 128 elements deep with 8-bit data elements. The width of a FIFO is configured using the BYTE\_MODE bitfield of the SCB.CTRL register.

FIFO mode of operation is available only in Active and Sleep power modes, and not in the Deep Sleep mode.

Transmit and receive FIFOs allow write and read accesses. A write access to the transmit FIFO uses the TX\_FIFO\_WR register. A read access from the receive FIFO uses the RX\_FIFO\_RD register. For SPI master mode, data transfers are started when data is written into the TX FIFO. Note that when a master is transmitting and the FIFO becomes empty the slave is de-selected.

Transmit and receive FIFO status information is available through status registers, TX\_FIFO\_STATUS and RX\_FIFO\_STATUS, and through the INTR\_TX and INTR\_RX registers.

Each FIFO has a trigger output. This trigger output can be routed through the trigger mux to various other peripheral on the device such as DMA or TCPWMs. The trigger output of the SCB is controlled through the TRIGGER\_LEVEL field in the RX\_CTRL and TX\_CTRL registers.

- For a TX FIFO a trigger is generated when the number of entries in the transmit FIFO is less than TX\_FIFO\_CTRL.TRIGGER\_LEVEL.
- For the RX FIFO a trigger is generated when the number of entries in the FIFO is greater than the RX\_FIFO\_CTRL.TRIGGER\_LEVEL.

Note that the DMA has a trigger deactivation setting. For the SCB this should be set to 16.

#### Active to Deep Sleep Transition

Before going to deep sleep ensure that all active communication is complete. For a master this can easily be done by checking the SPI\_DONE bit in the INTR\_M register, and ensuring the TX FIFO is empty.

For a slave this can be achieved by checking the BUS\_BUSY bit in the SPI Status register. Also the RX FIFO should be empty before going to deep sleep. Any data in the FIFO will be lost during deep sleep.

Also before going to deep sleep the clock to the SCB needs to be disabled. This can be done by setting the SDA\_IN\_FILT\_TRIM[1] bit in the I2C\_CFG register to "0"

Lastly, when the device goes to deep sleep the SCB stops driving the GPIO lines. This leads to floating pins and can lead to undesirable current during deep sleep power modes. To avoid this condition before entering deep sleep mode change the HSIOM settings of the SCB pins to GPIO driven, then change the drive mode and drive state to the appropriate state to avoid floating pins. Consult the I/O System chapter on page 214 for more information on pin drive modes.


Note: Before going into deep sleep the wakeup interrupt should be cleared. See the "SPI Interrupts" on page 347 for more details.

#### Deep Sleep to Active Transition

EC\_AM = 1, EC\_OP = 0, FIFO Mode.

When the SPI Slave Select line is asserted the device will be awoken by an interrupt. After the device is awoken change the SPI pin drive modes and HSIOM settings back to what they were before deep sleep. When clk\_hf[0] is at the desired frequency set SDA\_IN\_FILT\_TRIM[1] to '1' to enable the clock to the SCB. Then write data into the TX FIFO. At this point the master can read valid data from the slave. Before that any data read by the master will be invalid.





#### Figure 26-8. SPI Slave Wakeup from Deep Sleep (Motorola, CPHA = 0, CPOL = 0)

## 26.3.4.2 EZSPI Mode

The easy SPI (EZSPI) protocol only works in the Motorola mode, with any of the clock modes. It allows communication between master and slave without the need for CPU intervention. In the PSoC 6 MCU, only the deep sleep-capable SCB supports EZSPI mode.

The EZSPI protocol defines a single memory buffer with an 8-bit EZ address that indexes the buffer (256-entry array of eight bit per entry) located on the slave device. The EZ address is used to address these 256 locations. All EZSPI data transfers have 8-bit data frames.

The CPU writes and reads to the memory buffer through the SCB\_EZ\_DATA registers. These accesses are word accesses, but only the least significant byte of the word is used.

EZSPI has three types of transfers: a write of the EZ address from the master to the slave, a write of data from the master to an addressed slave memory location, and a read by the master from an addressed slave memory location.

Note: When multiple bytes are read or written the master must keep SSEL low during the entire transfer.

#### **EZ Address Write**

A write of the EZ address starts with a command byte (0x00) on the MOSI line indicating the master's intent to write the EZ address. The slave then drives a reply byte on the MISO line to indicate that the command is acknowledged (0xFE) or not (0xFF). The second byte on the MOSI line is the EZ address.

#### **Memory Array Write**

A write to a memory array index starts with a command byte (0x01) on the MOSI line indicating the master's intent to write to the memory array. The slave then drives a reply byte on the MISO line to indicate that the command was registered (0xFE) or not (0xFF). Any additional bytes on the MOSI line are written to the memory array at locations indicated by the communicated EZ address. The EZ address is automatically incremented by the slave as bytes are written into the memory array. When the EZ address exceeds the maximum number of memory entries (256), it remains there and does not wrap around to 0. The EZ base address is reset to the address written in the EZ Address Write phase on each slave selection.

#### **Memory Array Read**

A read from a memory array index starts with a command byte (0x02) on the MOSI line indicating the master's intent to read from the memory array. The slave then drives a reply byte on the MISO line to indicate that the command was registered (0xFE) or not (0xFF). Any additional read data bytes on the MISO line are read from the memory array at locations indicated by the communicated EZ address. The EZ address is automatically incremented by the slave as bytes are read from the memory array. When the EZ address exceeds the maximum number of memory entries (256), it remains there and does not



wrap around to 0. The EZ base address is reset to the address written in the EZ Address Write phase on each slave selection.

Figure 26-9 illustrates the write of EZ address, write to a memory array and read from a memory array operations in the EZSPI protocol.




Figure 26-9. EZSPI Example



#### **Configuring SCB for EZSPI Mode**

By default, the SCB is configured for non-EZ mode of operation. To configure the SCB for EZSPI mode, set the register bits in the following order:

- 1. Select EZ mode by writing '1' to the EZ\_MODE bit (bit 10) of the SCB\_CTRL register.
- 2. Set the EC\_AM and EC\_OP modes in the SCB\_CTRL register as appropriate.
- 3. Set the BYTE\_MODE bit of the SCB\_CTRL register to '1'.
- 4. Follow the steps in "Configuring SCB for SPI Motorola Mode" on page 304.
- 5. Follow steps 2 to 4 mentioned in "Enabling and Initializing SPI" on page 314.

For more information on these registers, see the registers TRM.

#### Active to Deep Sleep Transition

Before going to deep sleep ensure the master is not currently transmitting to the slave. This can be done by checking the BUS BUSY bit in the SPI STATUS register.

If the bus is not busy, disable the clock to the SCB by setting the SDA\_IN\_FILT\_TRIM[1] bit to '0' in the I2C\_CFG register.

#### **Deep Sleep to Active Transition**

- EC\_AM = 1, EC\_OP = 0, EZ Mode. MISO transmits 0xFF until the internal clock is enabled. Data on MOSI is ignored until the internal clock is enabled. Do not enable the internal clock until clk\_hf[0] is at the desired frequency. After clk\_hf[0] is at the desired frequency set the SDA\_IN\_FILT\_TRIM[1] bit to '1' to enable the clock. The external master needs to be aware that when it reads 0xFF on MISO the device is not ready yet.
- EC\_AM = 1, EC\_OP = 1, EZ Mode. Do not enable the internal clock until clk\_hf[0] is at the desired frequency. After clk\_hf[0] is at the desired frequency set the SDA\_IN\_FILT\_TRIM[1] bit to '1' to enable the clock.

#### 26.3.4.3 Command-Response Mode

The command-response mode is defined only for an SPI slave. In the PSoC 6 MCU, only the deep sleep-capable SCB supports this mode. This mode has a single memory buffer, a base read address, a current read address, a base write address, and a current write address that are used to index the memory buffer. The base addresses are provided by the CPU. The current addresses are used by the slave to index the memory buffer for sequential accesses of the memory buffer. The base and current addresses are in the range [0, 255]. This mode is only supported by the Motorola mode of operation.

The CPU writes and reads to the memory buffer through the SCB\_EZ\_DATA registers. These accesses are word accesses, but only the least significant byte of the word is used.

The slave interface accesses the memory buffer using the current addresses. At the start of a write transfer (SPI slave selection), the base write address is copied to the current write address. A data element write is to the current write address location. After the write access, the current address is incremented by '1'. At the start of a read transfer, the base read address is copied to the current read address. A data element read is to the current read address location. After the read data element is transmitted, the current read address is incremented by '1'.

If the current addresses equal the last memory buffer address (address equals 255), the current addresses are not incremented. Subsequent write accesses will overwrite any previously written value at the last buffer address. Subsequent read accesses will continue to provide the (same) read value at the last buffer address. The bus master should be aware of the memory buffer capacity in command-response mode.

The base addresses are provided through CMD\_RESP\_CTRL. The current addresses are provided through CMD\_RESP\_STATUS. At the end of a transfer (SPI slave de-selection), the difference between a base and current address indicates how many read/write accesses were performed. The block provides interrupt cause fields to identify the end of a transfer. Command-response mode operation is available in Active, Sleep, and Deep Sleep power modes.

The command-response mode has two phases of operation:

- Write phase The write phase begins with a selection byte, which has its last bit set to '0' indicating a write. The master writes 8-bit data elements to the slave's memory buffer following the selection byte. The slave's current write address is set to the slave's base write address. Received data elements are written to the current write address memory location. After each memory write, the current write address is incremented.
- Read phase The read phase begins with a selection byte, which has its last bit set to '1' indicating a read. The master reads 8-bit data elements from the slave's memory buffer. The slave's current read address is set to the slave's base read address. Transmitted data elements are read from the current address memory location. After each read data element is transferred, the current read address is incremented.

During the reception of the first byte, the slave (MISO) transmits either 0x62 (ready) or a value different from 0x62 (busy). When disabled or reset, the slave transmits 0xFF (busy). The byte value can be used by the master to determine whether the slave is ready to accept the SPI request.






Figure 26-10. Command-Response Mode Example

Note that a slave's base addresses are updated by the CPU and not by the master.

#### Active to Deep Sleep Transition

Before going to deep sleep ensure the master is not currently transmitting to the slave. This can be done by checking the BUS\_BUSY bit in the SPI\_STATUS register.

If the bus is not busy, disable the clock to the SCB by setting the SDA\_IN\_FILT\_TRIM[1] bit to 0 in the I2C\_CFG register.

#### **Deep Sleep to Active Transition**

EC\_AM = 1, EC\_OP = 1, CMD\_RESP Mode.

Do not enable the internal clock until clk\_hf[0] is at the desired frequency. When clk\_hf[0] is at the desired frequency, set the SDA\_IN\_FILT\_TRIM[1] bit to '1' to enable the clock.

#### Configuring SCB for CMD\_RESP Mode

By default, the SCB is configured for non-CMD\_RESP mode of operation. To configure the SCB for CMD\_RESP mode, set the register bits in the following order:

- 1. Select the CMD\_RESP mode by writing '1' to the CMD\_RESP\_MODE bit (bit 12) of the SCB\_CTRL register.
- Set the EC\_AM and EC\_OP modes to '1' in the SCB\_CTRL register.
- 3. Set the BYTE\_MODE bit in the SCB\_CTRL register.
- 4. Follow the steps in "Configuring SCB for SPI Motorola Mode" on page 304.
- 5. Follow steps 2 to 4 mentioned in "Enabling and Initializing SPI" on page 314.

For more information on these registers, see the registers TRM.



## 26.3.5 Clocking and Oversampling

#### 26.3.5.1 Clock Modes

The SCB SPI supports both internally and externally clocked operation modes. Two bitfields (EC\_AM\_MODE and EC\_OP MODE) in the SCB\_CTRL register determine the SCB clock mode. EC\_AM\_MODE indicates whether SPI slave selection is internally (0) or externally (1) clocked. EC\_OP\_MODE indicates whether the rest of the protocol operation (besides SPI slave selection) is internally (0) or externally (1) clocked.

An externally-clocked operation uses a clock provided by the external master (SPI SCLK). **Note:** In the PSoC 6 MCU only the Deep Sleep-capable SCB supports externallyclocked mode of operation and only for SPI slave mode.

An internally-clocked operation uses the programmable clock dividers. For SPI, an integer clock divider must be used for both master and slave. For more information on system clocking, see the Clocking System chapter on page 240.

The SCB\_CTRL bitfields EC\_AM\_MODE and EC\_OP\_MODE can be configured in the following ways.

- EC\_AM\_MODE is '0' and EC\_OP\_MODE is '0': Use this configuration when only Active mode functionality is required.
  - □ FIFO mode: Supported.
  - □ EZ mode: Supported.
  - Command-response mode: Not supported. The slave (MISO) transmits a value different from a ready (0x62) byte during the reception of the first byte if command-response mode is attempted in this configuration.
- EC\_AM\_MODE is '1' and EC\_OP\_MODE is '0': Use this configuration when both Active and Deep Sleep functionality are required. This configuration relies on the externally-clocked functionality to detect the slave selection and relies on the internally-clocked functionality to access the memory buffer.

The "hand over" from external to internal functionality relies on a busy/ready byte scheme. This scheme relies on the master to retry the current transfer when it receives a busy byte and requires the master to support busy/ready byte interpretation. When the slave is selected, INTR\_SPI\_EC.WAKE\_UP is set to '1'. The associated Deep Sleep functionality interrupt brings the system into Active power mode.

- FIFO mode: Supported. The slave (MISO) transmits 0xFF until the CPU is awoken and the TX FIFO is populated. Any data on the MOSI line will be dropped until clk\_scb is enabled see "Deep Sleep to Active Transition" on page 311 for more details
- EZ mode: Supported. In Deep Sleep power mode, the slave (MISO) transmits a busy (0xFF) byte during

the reception of the command byte. In Active power mode, the slave (MISO) transmits a ready (0xFE) byte during the reception of the command byte.

- CMD\_RESP mode: Not supported. The slave transmits (MISO) a value different from a ready (0x62) byte during the reception of the first byte.
- EC\_AM\_MODE is '1' and EC\_OP\_MODE is '1'. Use this mode when both Active and Deep Sleep functionality are required. When the slave is selected, INTR\_SPI\_EC.WAKE\_UP is set to '1'. The associated Deep Sleep functionality interrupt brings the system into Active power mode. When the slave is deselected, INTR\_SPI\_EC.EZ\_STOP and/or

INTR\_SPI\_EC.EZ\_WRITE\_STOP are set to '1'.

- □ FIFO mode: Not supported.
- EZ mode: Supported.
- □ CMD\_RESP mode: Supported.

If EC\_OP\_MODE is '1', the external interface logic accesses the memory buffer on the external interface clock (SPI SCLK). This allows for EZ and CMD\_RESP mode functionality in Active and Deep Sleep power modes.

In Active system power mode, the memory buffer requires arbitration between external interface logic (on SPI SCLK) and the CPU interface logic (on system peripheral clock). This arbitration always gives the highest priority to the external interface logic (host accesses). The external interface logic takes two serial interface clock/bit periods for SPI. During this period, the internal logic is denied service to the memory buffer. The PSoC 6 MCU provides two programmable options to address this "denial of service":

- If the BLOCK bitfield of SCB\_CTRL is '1': An internal logic access to the memory buffer is blocked until the memory buffer is granted and the external interface logic has completed access. This option provides normal SCB register functionality, but the blocking time introduces additional internal bus wait states.
- If the BLOCK bitfield of SCB\_CTRL is '0': An internal logic access to the memory buffer is not blocked, but fails when it conflicts with an external interface logic access. A read access returns the value 0xFFF:FFFF and a write access is ignored. This option does not introduce additional internal bus wait states, but an access to the memory buffer may not take effect. In this case, the following failures are detected:
  - Read Failure: A read failure is easily detected because the returned value is 0xFFF:FFFF. This value is unique as non-failing memory buffer read accesses return an unsigned byte value in the range 0x0000:0000-0x0000:00ff.
  - Write Failure: A write failure is detected by reading back the written memory buffer location, and confirming that the read value is the same as the written value.



For both options, a conflicting internal logic access to the memory buffer sets INTR\_TX.BLOCKED field to '1' (for write accesses) and INTR\_RX.BLOCKED field to '1' (for read accesses). These fields can be used as either status fields or as interrupt cause fields (when their associated mask fields are enabled).

If a series of read or write accesses is performed and CTRL.BLOCKED is '0', a failure is detected by comparing the "logicalor" of all read values to 0xFFFF:FFFF and checking the INTR\_TX.BLOCKED and INTR\_RX.BLOCKED fields to determine whether a failure occurred for a series of write or read operations.

Table 26-3.	SPI Modes	Compatibility
-------------	-----------	---------------

	Internally clocked (IC)			Externally clocked (EC) (Deep Sleep SCB only)		
	FIFO	EZ	CMD_RESP	FIFO	EZ	CMD_RESP
SPI master	Yes	No	No	No	No	No
SPI slave	Yes	Yes	No	Yes <sup>a</sup>	Yes	Yes

a. In SPI slave FIFO mode, the external-clocked logic does selection detection, then triggers an interrupt to wake up the CPU. Writes will be ignored and reads will return 0xFF until the CPU is ready and the FIFO is populated.

#### 26.3.5.2 Using SPI Master to Clock Slave

In a normal SPI Master mode transmission, the SCLK is generated only when the SCB is enabled and data is being transmitted. This can be changed to always generate a clock on the SCLK line while the SCB is enabled. This is used when the slave uses the SCLK for functional operations other than just the SPI functionality. To enable this, write '1' to the SCLK\_CONTINUOUS (bit 5) of the SCB\_SPI\_CTRL register.

#### 26.3.5.3 Oversampling and Bit Rate

#### **SPI Master Mode**

The SPI master does not support externally clocked mode. In internally clocked mode, the logic operates under internal clock. The internal clock has higher frequency than the interface clock (SCLK), such that the master can oversample its input signals (MISO).

The OVS (bits [3:0]) of the SCB\_CTRL register specify the oversampling. The oversampling rate is calculated as the value in OVS register + 1. In SPI master mode, the valid range for oversampling is 4 to 16, when MISO is used; if MISO is not used then the valid range is 2 to 16. The bit rate is calculated as follows.

Hence, with clk\_scb at 100 MHz, the maximum bit rate is 25 Mbps with MISO, or 50 Mbps without MISO.

The numbers above indicate how fast the SCB hardware can run SCLK. It does not indicate that the master will be able to correctly receive data from a slave at those speeds. To determine that, the path delay of MISO must be calculated. It can be calculated using the following equation:

$$\frac{1}{2}t_{SCLK} \ge t_{SCLK\_PCB\_D} + t_{DSO} + t_{SCLK\_PCB\_D} + t_{DSI}$$
 Equation 26-2

Where:

 $t_{SCLK}$  is the period of the SPI clock

 $t_{SCLK\ PCB\ D}$  is the SCLK PCB delay from master to slave

t<sub>DSO</sub> is the total internal slave delay, time from SCLK edge at slave pin to MISO edge at slave pin


 $t_{SCLK\ PCB\ D}$  is the MISO PCB delay from slave to master

#### t<sub>DSI</sub> is the master setup time

Most slave datasheets will list tDSO, It may have a different name; look for MISO output valid after SCLK edge. Most master datasheets will also list tDSI, or master setup time. tSCLK\_PCB\_D and tSCLK\_PCB\_D must be calculated based on specific PCB geometries.



If after doing these calculations the desired speed cannot be achieved, then consider using the MISO late sample feature of the SCB. This can be done by setting the SPI\_CTRL.LATE\_MISO\_SAMPLE register. Late sampling addresses the round-trip delay associated with transmitting SCLK from the master to the slave and transmitting MISO from the slave to the master. MISO late sample tells the SCB to sample the incoming MISO signal on the next edge of SCLK, thus allowing for ½ SCLK cycle more timing margin, see Figure 26-11.



This changes the equation to:

$$SCLK \ge t_{SCLK \text{ PCB D}} + t_{DSO} + t_{SCLK \text{ PCB D}} + t_{DSI}$$

#### Equation 26-3

Because late sample allows for better timing, leave it enabled all the time. The t<sub>DSI</sub> specification in the PSoC 6 MCU datasheet assumes late sample is enabled.

Note: The SPI\_CTRL.LATE\_MISO\_SAMPLE is set to '0' by default.

t

#### **SPI Slave Mode**

In SPI slave mode, the OVS field (bits [3:0]) of SCB\_CTRL register is not used. The data rate is determined by Equation 26-2 and Equation 26-3. Late MISO sample is determined by the external master in this case, not by SPI\_CTRL.LATE\_MISO\_SAMPLE.

For PSoC 6 MCUs,  $t_{DSO}$  is given in the PSoC 61 datasheet/PSoC 62 datasheet. For internally-clocked mode, it is proportional to the frequency of the internal clock. For example it may be 20 ns + 3 \* $t_{CLK\_SCB}$ . Assuming 0 ns PCB delays, and a 0 ns external master  $t_{DSI}$  Equation 26-1 can be re-arranged to  $t_{CLK\_SCB} \le ((t_{SCLK}) - 40 \text{ ns})/6$ .

## 26.3.6 Enabling and Initializing SPI

The SPI must be programmed in the following order:

- 1. Program protocol specific information using the SCB\_SPI\_CTRL register. This includes selecting the sub-modes of the protocol and selecting master-slave functionality. EZSPI and CMD\_RESP can be used with slave mode only.
- 2. Program the OVS field and configure clk\_scb as appropriate. See the Clocking System chapter on page 240 for more information on how to program clocks and connect it to the SCB.
- 3. Configure SPI GPIO by setting appropriate drive modes and HSIOM settings.
- 4. Select the desired Slave Select line and polarity in the SCB\_SPI\_CTRL register.
- 5. Program the generic transmitter and receiver information using the SCB\_TX\_CTRL and SCB\_RX\_CTRL registers:
  - a. Specify the data frame width. This should always be 8 for EZSPI and CMD\_RESP.
  - b. Specify whether MSb or LSb is the first bit to be transmitted/received. This should always be MSb first for EZSPI and CMD\_RESP.
- 6. Program the transmitter and receiver FIFOs using the SCB\_TX\_FIFO\_CTRL and SCB\_RX\_FIFO\_CTRL registers respectively, as shown in SCB\_TX\_FIFO\_CTRL/SCB\_RX\_FIFO\_CTRL registers. Only for FIFO mode.
  - a. Set the trigger level.
  - b. Clear the transmitter and receiver FIFO and Shift registers.
- 7. Enable the block (write a '1' to the ENABLED bit of the SCB\_CTRL register). After the block is enabled, control bits should not be changed. Changes should be made after disabling the block; for example, to modify the operation mode (from



Motorola mode to TI mode) or to go from externally clocked to internally clocked operation. The change takes effect only after the block is re-enabled. **Note:** Re-enabling the block causes re-initialization and the associated state is lost (for example, FIFO content).

## 26.3.7 I/O Pad Connection

## 26.3.7.1 SPI Master

Figure 26-12 and Table 26-4 list the use of the I/O pads for SPI Master.




Figure 26-12. SPI Master I/O Pad Connections

Table 26-4. SPI Master I/O Pad Connection Usage

I/O Pads	Drive Mode	On-chip I/O Signals	Usage
spi_clk	Normal output mode	spi_clk_out_en spi_clk_out	Transmit a clock signal
spi_select	Normal output mode	spi_select_out_en spi_select_out	Transmit a select signal
spi_mosi	Normal output mode	spi_mosi_out_en spi_mosi_out	Transmit a data element
spi_miso	Input only	spi_miso_in	Receive a data element



## 26.3.7.2 SPI Slave

Figure 26-13 and Table 26-5 list the use of I/O pads for SPI Slave.




Figure 26-13. SPI Slave I/O Pad Connections

Open\_Drain is set in the TX\_CTRL register. In this mode the SPI MISO pin is actively driven low, and then high-z for driving high. This means an external pull-up is required for the line to go high. This mode is useful when there are multiple slaves on the same line. This helps to avoid bus contention issues.

Table 26-5. SPI Slave I/O Signal Description

I/O Pads	Drive Mode	On-chip I/O Signals	Usage
spi_clk	Input mode	spi_clk_in	Receive a clock signal
spi_select	Input mode	spi_select_in	Receive a select signal
spi_mosi	Input mode	spi_mosi_in	Receive a data element
spi_miso	Normal output mode	spi_miso_out_en spi_miso_out	Transmit a data element

## 26.3.7.3 Glitch Avoidance at System Reset

The SPI outputs are in high-impedance digital state when the device is coming out of system reset. This can cause glitches on the outputs. This is important if you are concerned with SPI master SS0 – SS3 or SCLK output pins activity at either device startup or when coming out of Hibernate mode. External pull-up or pull-down resistor can be connected to the output pin to keep it in the inactive state.



## 26.3.7.4 Median Filter

This parameter applies a three-tap digital median filter on the input line. The master has one input line: MISO, and the slave has three input lines: SCLK, MOSI, and SS. This filter reduces the susceptibility to errors. However, minimum oversampling factor value is increased. The default value is 'Disabled'. To enable the median filter write a '1' to RX\_CTRL.MEDIAN.

## 26.3.8 SPI Registers

The SPI interface is controlled using a set of 32-bit control and status registers listed in Table 26-6. Some of these registers are used specifically with the Deep SIeep SCB; for more information on these registers, see the registers TRM.

Register Name	Operation
SCB_CTRL	Enables the SCB, selects the type of serial interface (SPI, UART, I <sup>2</sup> C), and selects internally and externally clocked operation, and EZ and non-EZ modes of operation.
SCB_STATUS (Deep Sleep SCB only)	In EZ mode, this register indicates whether the externally clocked logic is potentially using the EZ memory.
SCB_SPI_CTRL	Configures the SPI as either a master or a slave, selects SPI protocols (Motorola, TI, National) and clock- based submodes in Motorola SPI (modes 0,1,2,3), selects the type of SS signal in TI SPI.
SCB_SPI_STATUS	Indicates whether the SPI bus is busy and sets the SPI slave EZ address in the internally clocked mode.
SCB_TX_CTRL	Specifies the data frame width and specifies whether MSb or LSb is the first bit in transmission.
SCB_RX_CTRL	Performs the same function as that of the SCB_TX_CTRL register, but for the receiver. Also decides whether a median filter is to be used on the input interface lines.
SCB_TX_FIFO_CTRL	Specifies the trigger level, clears the transmitter FIFO and shift registers, and performs the FREEZE opera- tion of the transmitter FIFO.
SCB_RX_FIFO_CTRL	Performs the same function as that of the SCB_TX_FIFO_CTRL register, but for the receiver.
SCB_TX_FIFO_WR	Holds the data frame written into the transmitter FIFO. Behavior is similar to that of a PUSH operation.
SCB_RX_FIFO_RD	Holds the data frame read from the receiver FIFO. Reading a data frame removes the data frame from the FIFO - behavior is similar to that of a POP operation. This register has a side effect when read by software: a data frame is removed from the FIFO.
SCB_RX_FIFO_RD_SILENT	Holds the data frame read from the receiver FIFO. Reading a data frame does not remove the data frame from the FIFO; behavior is similar to that of a PEEK operation.
SCB_TX_FIFO_STATUS	Indicates the number of bytes stored in the transmitter FIFO, the location from which a data frame is read by the hardware (read pointer), the location from which a new data frame is written (write pointer), and decides whether the transmitter FIFO holds the valid data.
SCB_RX_FIFO_STATUS	Performs the same function as that of the SCB_TX_FIFO_STATUS register, but for the receiver.
SCB_EZ_DATA (Deep Sleep SCB only)	Holds the data in EZ memory location



# 26.4 UART

The Universal Asynchronous Receiver/Transmitter (UART) protocol is an asynchronous serial interface protocol. UART communication is typically point-to-point. The UART interface consists of two signals:

- TX: Transmitter output
- RX: Receiver input

Additionally, two side-band signals are used to implement flow control in UART. Note that the flow control applies only to TX functionality.

- Clear to Send (CTS): This is an input signal to the transmitter. When active, the receiver signals to the transmitter that it is ready to receive.
- Ready to Send (RTS): This is an output signal from the receiver. When active, it indicates that the receiver is ready to receive data.

Not all SCBs support UART mode; refer to the PSoC 61 datasheet/PSoC 62 datasheet for details.

## 26.4.1 Features

- Supports UART protocol
  - Standard UART
  - Multi-processor mode
- SmartCard (ISO7816) reader
- IrDA
- Supports Local Interconnect Network (LIN)
  - Break detection
  - Baud rate detection
  - Collision detection (ability to detect that a driven bit value is not reflected on the bus, indicating that another component is driving the same bus)
- Data frame size programmable from 4 to 16 bits
- Programmable number of STOP bits, which can be set in terms of half bit periods between 1 and 4
- Parity support (odd and even parity)
- Median filter on RX input
- Programmable oversampling
- Start skipping
- Hardware flow control

## 26.4.2 General Description

Figure 26-14 illustrates a standard UART TX and RX.

Figure 26-14. UART Example



A typical UART transfer consists of a start bit followed by multiple data bits, optionally followed by a parity bit and finally completed by one or more stop bits. The start and stop bits indicate the start and end of data transmission. The parity bit is sent by the transmitter and is used by the receiver to detect single bit errors. Because the interface does not have a clock (asynchronous), the transmitter and receiver use their own clocks; thus, the transmitter and receiver need to agree on the baud rate.

By default, UART supports a data frame width of eight bits. However, this can be configured to any value in the range of 4 to 9. This does not include start, stop, and parity bits. The number of stop bits can be in the range of 1 to 4. The parity bit can be either enabled or disabled. If enabled, the type of parity can be set to either even parity or odd parity. The option of using the parity bit is available only in the Standard UART and SmartCard UART modes. For IrDA UART mode, the parity bit is automatically disabled.

**Note:** UART interface does not support external clocking operation. Hence, UART operates only in the Active and Sleep system power modes. UART also supports only the FIFO buffer mode.

## 26.4.3 UART Modes of Operation

#### 26.4.3.1 Standard Protocol


A typical UART transfer consists of a start bit followed by multiple data bits, optionally followed by a parity bit and finally completed by one or more stop bits. The start bit value is always '0', the data bits values are dependent on the data transferred, the parity bit value is set to a value guaranteeing an even or odd parity over the data bits, and the stop bit value is '1'. The parity bit is generated by the transmitter and can be used by the receiver to detect single bit transmission errors. When not transmitting data, the TX line is '1' – the same value as the stop bits.


Because the interface does not have a clock, the transmitter and receiver must agree upon the baud rate. The transmitter and receiver have their own internal clocks. The receiver clock runs at a higher frequency than the bit transfer frequency, such that the receiver may oversample the incoming signal.

The transition of a stop bit to a start bit is represented by a change from '1' to '0' on the TX line. This transition can be used by the receiver to synchronize with the transmitter clock. Synchronization at the start of each data transfer allows error-free transmission even in the presence of frequency drift between transmitter and receiver clocks. The required clock accuracy is dependent on the data transfer size.


The stop period or the amount of stop bits between successive data transfers is typically agreed upon between transmitter and receiver, and is typically in the range of 1 to 3-bit transfer periods. Figure 26-15 illustrates the UART protocol.

Figure 26-15. UART, Standard Protocol Example





Alternatively, three samples around the middle of the bit transfer period (on the receiver's clock) are used for a majority vote to increase accuracy; this is enabled by enabling the MEDIAN filter in the SCB\_RX\_CTRL register. Figure 26-17 illustrates this.





#### Parity

This functionality adds a parity bit to the data frame and is used to identify single-bit data frame errors. The parity bit is always directly after the data frame bits.

The transmitter calculates the parity bit (when UART\_TX\_CTRL.PARITY\_ENABLED is 1) from the data frame bits, such that data frame bits and parity bit have an even (UART\_TX\_CTRL.PARITY is 0) or odd (UART\_TX\_CTRL.PARITY is 1) parity. The receiver checks the parity bit (when UART\_RX\_CTRL.PARITY\_ENABLED is 1) from the received data frame bits, such that data frame bits and parity bit have an even (UART\_RX\_CTRL.PARITY\_ENABLED is 1) from the received data frame bits, such that data frame bits and parity bit have an even (UART\_RX\_CTRL.PARITY\_ENABLED is 0) or odd (UART\_RX\_CTRL.PARITY is 1) parity.

Parity applies to both TX and RX functionality and dedicated control fields are available.

- Transmit functionality: UART\_TX\_CTRL.PARITY and UART\_TX\_CTRL.PARITY\_ENABLED.
- Receive functionality: UART\_RX\_CTRL.PARITY and UART\_RX\_CTRL.PARITY\_ENABLED.

When a receiver detects a parity error, the data frame is either put in RX FIFO (UART\_RX\_CTRL.DROP\_ON\_PARITY\_ERROR is 0) or dropped (UART\_RX\_CTRL.DROP\_ON\_PARITY\_ERROR is 1).

The following figures illustrate the parity functionality (8-bit data frame).

#### Figure 26-18. UART Parity Examples

parity enabled, even parity P	
uart_tx/uart_rx STOP START 1 0 1 0 1 0 1 0 STOP	—
1 <sup>st</sup> bit 2 <sup>nd</sup> bit 3 <sup>rd</sup> bit 4 <sup>th</sup> bit 5 <sup>th</sup> bit 6 <sup>th</sup> bit 7 <sup>th</sup> bit 8 <sup>th</sup> bit 9 <sup>th</sup> bit	
parity enabled, even parity P	
uart_tx/uart_rx STOP START 1 1 1 0 1 0 1 0 1 STOP	_
parity enabled, odd parity P	
uart_tx/uart_rx STOP START 1 0 1 0 1 0 1 0 1 STOP	
parity enabled, odd parity P	
uart_tx/uart_rx STOP START 1 1 1 0 1 0 1 0 0 STOP	_

#### **Start Skipping**

Start skipping applies only to receive functionality. The standard UART mode supports "start skipping". Regular receive operation synchronizes on the START bit period (a 1 to 0 transition on the UART RX line), start skipping receive operation synchronizes on the first received data frame bit, which must be a '1' (a 0 to 1 transition on UART RX).

Start skipping is used to allow for wake up from system Deep Sleep mode using UART. The process is described as follows:

- 1. Before entering Deep Sleep power mode, UART receive functionality is disabled and the GPIO is programmed to set an interrupt cause to '1' when UART RX line has a '1' to '0' transition (START bit).
- 2. While in Deep Sleep mode, the UART receive functionality is not functional.
- 3. The GPIO interrupt is activated on the START bit and the system transitions from Deep Sleep to Active power mode.
- 4. The CPU enables UART receive functionality, with UART\_RX\_CTRL.SKIP\_START bitfield set to '1'.
- 5. The UART receiver synchronizes data frame receipt on the next '0' to '1' transition. If the UART receive functionality is enabled in time, this is the transition from the START bit to the first received data frame bit.
- The UART receiver proceeds with normal operation; that is, synchronization of successive data frames is on the START bit period.

Figure 26-19 illustrates the process.






Figure 26-19. UART Start Skip and Wakeup from Deep Sleep

Note that the above process works only for lower baud rates. The Deep Sleep to Active power mode transition and CPU enabling the UART receive functionality should take less than 1-bit period to ensure that the UART receiver is active in time to detect the '0' to '1' transition.

In step 4 of the above process, the firmware takes some time to finish the wakeup interrupt routine and enable the UART receive functionality before the block can detect the input rising edge on the UART RX line.

If the above steps cannot be completed in less than 1 bit time, first send a "dummy" byte to the device to wake it up before sending real UART data. In this case, the SKIP\_START bit can be left as 0. For more information on how to perform this in firmware, visit the UART section of the PDL.

#### **Break Detection**

Break detection is supported in the standard UART mode. This functionality detects when UART RX line is low (0) for more than UART\_RX\_CTRL.BREAK\_WIDTH bit periods. The break width should be larger than the maximum number of low (0) bit periods in a regular data transfer, plus an additional 1-bit period. The additional 1-bit period is a minimum requirement and preferably should be larger. The additional bit periods account for clock inaccuracies between transmitter and receiver.

For example, for an 8-bit data frame with parity support, the maximum number of low (0) bit periods is 10 (START bit, 8 '0' data frame bits, and one '0' parity bit). Therefore, the break width should be larger than 10 + 1 = 11 (UART\_RX\_CTRL.BREAK\_WIDTH can be set to 11).

Note that the break detection applies only to receive functionality. A UART transmitter can generate a break by temporarily increasing TX\_CTRL.DATA\_WIDTH and transmitting an all zeroes data frame. A break is used by the transmitter to signal a special condition to the receiver. This condition may result in a reset, shut down, or initialization sequence at the receiver.

Break detection is part of the LIN protocol. When a break is detected, the INTR\_RX.BREAK\_DETECT interrupt cause is set to '1'. Figure 26-20 illustrates a regular data frame and break frame (8-bit data frame, parity support, and a break width of 12-bit periods).

Figure 26-20. UART – Regular Frame and Break Frame				
Regular frame				
uart_rx STOP\START D X D X D X D X D X D X D X P Y STOP				
$1^{st}$ bit $2^{nd}$ bit $3^{rd}$ bit $4^{th}$ bit $5^{th}$ bit $6^{th}$ bit $7^{th}$ bit $8^{th}$ bit $9^{th}$ bit				
Break frame (12 low/0-bit periods)				
uart_rx STOP\START	STOP			



#### **Flow Control**

The standard UART mode supports flow control. Modem flow control controls the pace at which the transmitter transfers data to the receiver. Modem flow control is enabled through the UART\_FLOW\_CTRL.CTS\_ENABLED register field. When this field is '0', the transmitter transfers data when its TX FIFO is not empty. When '1', the transmitter transfers data when UART CTS line is active and its TX FIFO is not empty.

Note that the flow control applies only to TX functionality. Two UART side-band signal are used to implement flow control:

- UART RTS (uart\_rts\_out): This is an output signal from the receiver. When active, it indicates that the receiver is ready to receive data (RTS: Ready to Send).
- UART CTS (uart\_cts\_in): This is an input signal to the transmitter. When active, it indicates that the transmitter can transfer data (CTS: Clear to Send).

The receiver's uart\_rts\_out signal is connected to the transmitter's uart\_cts\_in signal. The receiver's uart\_rts\_out signal is derived by comparing the number of used receive FIFO entries with the UART\_FLOW\_CTRL.TRIGGER\_LEVEL field. If the number of used receive FIFO entries are less than UART\_FLOW\_CTRL.TRIGGER\_LEVEL, uart\_rts\_out is activated.

Typically, the UART side-band signals are active low. However, sometimes active high signaling is used. Therefore, the polarity of the side-band signals can be controlled using bitfields UART\_FLOW\_CTRL.RTS\_POLARITY and UART\_FLOW\_CTRL.CTS\_POLARITY. Figure 26-21 gives an overview of the flow control functionality.





Figure 26-21. UART Flow Control Connection

#### **UART Multi-Processor Mode**

The UART\_MP (multi-processor) mode is defined with single-master-multi-slave topology, as Figure 26-22 shows. This mode is also known as UART 9-bit protocol because the data field is nine bits wide. UART\_MP is part of Standard UART mode.


Figure 26-22. UART MP Mode Bus Connections



The main properties of UART MP mode are:

- Single master with multiple slave concept (multi-drop network).
- Each slave is identified by a unique address.
- Using 9-bit data field, with the ninth bit as address/data flag (MP bit). When set high, it indicates an address byte; when set low it indicates a data byte. A data frame is illustrated in Figure 26-23.
- Parity bit is disabled.





The SCB can be used as either master or slave device in UART\_MP mode. Both SCB\_TX\_CTRL and SCB\_RX\_CTRL registers should be set to 9-bit data frame size. When the SCB works as UART\_MP master device, the firmware changes the MP flag for every address or data frame. When it works as UART\_MP slave device, the MP\_MODE field of the SCB\_UART\_RX\_CTRL register should be set to '1'. The SCB\_RX\_MATCH register should be set for the slave address and address mask. The matched address is written in the RX\_FIFO when ADDR\_ACCEPT field of the SCB\_CTRL register is set to '1'. If the received address does not match its own address, then the interface ignores the following data, until next address is received for compare.

#### Configuring the SCB as Standard UART Interface

To configure the SCB as a standard UART interface, set various register bits in the following order:

- 1. Configure the SCB as UART interface by writing '10b' to the MODE field (bits [25:24]) of the SCB\_CTRL register.
- Configure the UART interface to operate as a Standard protocol by writing '00' to the MODE field (bits [25:24]) of the SCB\_UART\_CTRL register.
- 3. To enable the UART MP Mode or UART LIN Mode, write '1' to the MP\_MODE (bit 10) or LIN\_MODE (bit 12) respectively of the SCB\_UART\_RX\_CTRL register.
- 4. Follow steps 2 to 4 described in "Enabling and Initializing the UART" on page 328.

For more information on these registers, see the registers TRM.

#### 26.4.3.2 UART Local Interconnect Network (LIN) Mode

The LIN protocol is supported by the SCB as part of the standard UART. LIN is designed with single-master-multi-slave topology. There is one master node and multiple slave nodes on the LIN bus. The SCB UART supports both LIN master and slave functionality. The LIN specification defines both physical layer (layer 1) and data link layer (layer 2). Figure 26-24 illustrates the UART LIN and LIN transceiver.




Figure 26-24. UART\_LIN and LIN Transceiver

LIN protocol defines two tasks:

- Master task: This task involves sending a header packet to initiate a LIN transfer.
- Slave task: This task involves transmitting or receiving a response.

The master node supports master task and slave task; the slave node supports only slave task, as shown in Figure 26-25.







Figure 26-25. LIN Bus Nodes and Tasks

#### **LIN Frame Structure**

LIN is based on the transmission of frames at pre-determined moments of time. A frame is divided into header and response fields, as shown in Figure 26-26.


- The header field consists of:
  - □ Break field (at least 13 bit periods with the value '0').
  - Sync field (a 0x55 byte frame). A sync field can be used to synchronize the clock of the slave task with that of the master task.
  - □ Identifier field (a frame specifying a specific slave).
- The response field consists of data and checksum.



In LIN protocol communication, the least significant bit (LSb) of the data is sent first and the most significant bit (MSb) last. The start bit is encoded as zero and the stop bit is encoded as one. The following sections describe all the byte fields in the LIN frame.

#### **Break Field**

Every new frame starts with a break field, which is always generated by the master. The break field has logical zero with a minimum of 13 bit times and followed by a break delimiter. The break field structure is as shown in Figure 26-27.



#### Sync Field

This is the second field transmitted by the master in the header field; its value is 0x55. A sync field can be used to synchronize the clock of the slave task with that of the master task for automatic baud rate detection. Figure 26-28 shows the LIN sync field structure.

Figure 26-28. LIN Sync Field





#### Protected Identifier (PID) Field

A protected identifier field consists of two sub-fields: the frame identifier (bits 0-5) and the parity (bit 6 and bit 7). The PID field structure is shown in Figure 26-29.

- Frame identifier: The frame identifiers are divided into three categories
  - Values 0 to 59 (0x3B) are used for signal carrying frames
  - □ 60 (0x3C) and 61 (0x3D) are used to carry diagnostic and configuration data
  - □ 62 (0x3E) and 63 (0x3F) are reserved for future protocol enhancements
- Parity: Frame identifier bits are used to calculate the parity

Figure 26-29 shows the PID field structure.

Figure 26-29. PID Field

**Data.** In LIN, every frame can carry a minimum of one byte and maximum of eight bytes of data. Here, the LSb of the data byte is sent first and the MSb of the data byte is sent last.

**Checksum.** The checksum is the last byte field in the LIN frame. It is calculated by inverting the 8-bit sum along with carryover of all data bytes only or the 8-bit sum with the carryover of all data bytes and the PID field. There are two types of checksums in LIN frames. They are:

- Classic checksum: the checksum calculated over all the data bytes only (used in LIN 1.x slaves).
- Enhanced checksum: the checksum calculated over all the data bytes along with the protected identifier (used in LIN 2.x slaves).

#### LIN Frame Types

The type of frame refers to the conditions that need to be valid to transmit the frame. According to the LIN specification, there are five different types of LIN frames. A node or cluster does not have to support all frame types.

**Unconditional Frame.** These frames carry the signals and their frame identifiers (of 0x00 to 0x3B range). The subscriber will receive the frames and make it available to the application; the publisher of the frame will provide the response to the header.

**Event-Triggered Frame.** The purpose of an eventtriggered frame is to increase the responsiveness of the LIN cluster without assigning too much of the bus bandwidth to polling of multiple slave nodes with seldom occurring events. Event-triggered frames carry the response of one or more unconditional frames. The unconditional frames associated with an event triggered frame should:

- Have equal length
- Use the same checksum model (either classic or enhanced)
- Reserve the first data field to its protected identifier
- Be published by different slave nodes
- Not be included directly in the same schedule table as the event-triggered frame

**Sporadic Frame.** The purpose of the sporadic frames is to merge some dynamic behavior into the schedule table without affecting the rest of the schedule table. These frames have a group of unconditional frames that share the frame slot. When the sporadic frame is due for transmission, the unconditional frames are checked whether they have any updated signals. If no signals are updated, no frame will be transmitted and the frame slot will be empty.

**Diagnostic Frames.** Diagnostic frames always carry transport layer, and contains eight data bytes.

The frame identifier for diagnostic frame is:

- Master request frame (0x3C), or
- Slave response frame (0x3D)

Before transmitting a master request frame, the master task queries its diagnostic module to see whether it will be transmitted or whether the bus will be silent. A slave response frame header will be sent unconditionally. The slave tasks publish and subscribe to the response according to their diagnostic modules.

**Reserved Frames.** These frames are reserved for future use; their frame identifiers are 0x3E and 0x3F.

#### LIN Go-To-Sleep and Wake-Up

The LIN protocol has the feature of keeping the LIN bus in Sleep mode, if the master sends the go-to-sleep command. The go-to-sleep command is a master request frame (ID = 0x3C) with the first byte field is equal to 0x00 and rest set to 0xFF. The slave node application may still be active after the go-to-sleep command is received. This behavior is application specific. The LIN slave nodes automatically enter Sleep mode if the LIN bus inactivity is more than four seconds.

Wake-up can be initiated by any node connected to the LIN bus – either LIN master or any of the LIN slaves by forcing the bus to be dominant for 250  $\mu$ s to 5 ms. Each slave should detect the wakeup request and be ready to process headers within 100 ms. The master should also detect the wakeup request and start sending headers when the slave nodes are active.

To support LIN, a dedicated (off-chip) line driver/receiver is required. Supply voltage range on the LIN bus is 7 V to 18 V.



Typically, LIN line drivers will drive the LIN line with the value provided on the SCB TX line and present the value on the LIN line to the SCB RX line. By comparing TX and RX lines in the SCB, bus collisions can be detected (indicated by the SCB\_UART\_ARB\_LOST field of the SCB\_INTR\_TX register).

## 26.4.3.3 SmartCard (ISO7816)

ISO7816 is asynchronous serial interface, defined with single-master-single slave topology. ISO7816 defines both Reader (master) and Card (slave) functionality. For more information, refer to the ISO7816 Specification. Only the master (reader) function is supported by the SCB. This block provides the basic physical layer support with asynchronous character transmission. The UART\_TX line is connected to SmartCard I/O line by internally multiplexing between UART\_TX and UART\_RX control modules.


The SmartCard transfer is similar to a UART transfer, with the addition of a negative acknowledgement (NACK) that

may be sent from the receiver to the transmitter. A NACK is always '0'. Both master and slave may drive the same line, although never at the same time.

A SmartCard transfer has the transmitter drive the start bit and data bits (and optionally a parity bit). After these bits, it enters its stop period by releasing the bus. Releasing results in the line being '1' (the value of a stop bit). After one bit transfer period into the stop period, the receiver may drive a NACK on the line (a value of '0') for one bit transfer period. This NACK is observed by the transmitter, which reacts by extending its stop period by one bit transfer period. For this protocol to work, the stop period should be longer than one bit transfer period. Note that a data transfer with a NACK takes one bit transfer period longer, than a data transfer without a NACK. Typically, implementations use a tristate driver with a pull-up resistor, such that when the line is not transmitting data or transmitting the Stop bit, its value is '1'.

Figure 26-30 illustrates the SmartCard protocol.

#### Figure 26-30. SmartCard Example



The communication Baud rate while using SmartCard is given as:

Baud rate = Fscbclk/Oversample

#### Configuring SCB as UART SmartCard Interface

To configure the SCB as a UART SmartCard interface, set various register bits in the following order; note that ModusToolbox does all this automatically with the help of GUIs. For more information on these registers, see the registers TRM.

- 1. Configure the SCB as UART interface by writing '10b' to the MODE (bits [25:24]) of the SCB\_CTRL register.
- Configure the UART interface to operate as a SmartCard protocol by writing '01' to the MODE (bits [25:24]) of the SCB\_UART\_CTRL register.
- 3. Follow steps 2 to 4 described in "Enabling and Initializing the UART" on page 328.




## 26.4.3.4 Infrared Data Association (IrDA)

The SCB supports the IrDA protocol for data rates of up to 115.2 kbps using the UART interface. It supports only the basic physical layer of IrDA protocol with rates less than 115.2 kbps. Hence, the system instantiating this block must consider how to implement a complete IrDA communication system with other available system resources.

The IrDA protocol adds a modulation scheme to the UART signaling. At the transmitter, bits are modulated. At the receiver, bits are demodulated. The modulation scheme uses a Return-to-Zero-Inverted (RZI) format. A bit value of '0' is signaled by a short '1' pulse on the line and a bit value of '1' is signaled by holding the line to '0'. For these data rates (<=115.2 kbps), the RZI modulation scheme is used and the pulse duration is 3/16 of the bit period. The sampling clock frequency should be set 16 times the selected baud rate, by configuring the SCB\_OVS field of the SCB\_CTRL register. In addition, the PSoC 6 MCU SCB supports a low-power IrDA receiver mode, which allows it to detect pulses with a minimum width of 1.41 µs.

Different communication speeds under 115.2 kbps can be achieved by configuring clk\_scb frequency. Additional allowable rates are 2.4 kbps, 9.6 kbps, 19.2 kbps, 38.4 kbps, and 57.6 kbps. Figure 26-31 shows how a UART transfer is IrDA modulated.



#### Configuring the SCB as a UART IrDA Interface

To configure the SCB as a UART IrDA interface, set various register bits in the following order; note that ModusToolbox does all this automatically with the help of GUIs. For more information on these registers, see the registers TRM.

- 1. Configure the SCB as a UART interface by writing '10b' to the MODE (bits [25:24]) of the SCB\_CTRL register.
- 2. Configure the UART interface to operate as IrDA protocol by writing '10' to the MODE (bits [25:24]) of the SCB\_UART\_C-TRL register.
- 3. Enable the Median filter on the input interface line by writing '1' to MEDIAN (bit 9) of the SCB\_RX\_CTRL register.
- 4. Configure the SCB as described in "Enabling and Initializing the UART" on page 328.



# 26.4.4 Clocking and Oversampling

The UART protocol is implemented using clk\_scb as an oversampled multiple of the baud rate. For example, to implement a 100-kHz UART, clk\_scb could be set to 1 MHz and the oversample factor set to '10'. The oversampling is set using the SCB\_CTRL.OVS register field. The oversampling value is SCB\_CTRL.OVS + 1. In the UART standard sub-mode (including LIN) and the SmartCard sub-mode, the valid range for the OVS field is [7, 15].

In UART transmit IrDA sub-mode, this field indirectly specifies the oversampling. Oversampling determines the interface clock per bit cycle and the width of the pulse. This sub-mode has only one valid OVS value–16 (which is a value of 0 in the OVS field of the SCB\_CTRL register); the pulse width is roughly 3/16 of the bit period (for all bit rates).

In UART receive IrDA sub-mode (1.2, 2.4, 9.6, 19.2, 38.4, 57.6, and 115.2 kbps), this field indirectly specifies the oversampling. In normal transmission mode, this pulse is approximately 3/16 of the bit period (for all bit rates). In low-power transmission mode, this pulse is potentially smaller (down to 1.62  $\mu$ s typical and 1.41  $\mu$ s minimal) than 3/16 of the bit period (for less than 115.2 kbps bit rates).

Pulse widths greater than or equal to two SCB input clock cycles are guaranteed to be detected by the receiver. Pulse widths less than two clock cycles and greater than or equal to one SCB input clock cycle may be detected by the receiver. Pulse widths less than one SCB input clock cycle will not be detected by the receiver. Note that the SCB\_RX\_CTRL.MEDIAN should be set to '1' for IrDA receiver functionality.

The SCB input clock and the oversampling together determine the IrDA bit rate. Refer to the registers TRM for more details on the OVS values for different baud rates.

## 26.4.5 Enabling and Initializing the UART

The UART must be programmed in the following order:

- 1. Program protocol specific information using the UART\_TX\_CTRL, UART\_RX\_CTRL, and UART\_FLOW\_CTRL registers. This includes selecting the submodes of the protocol, transmitter-receiver functionality, and so on.
- 2. Program the generic transmitter and receiver information using the SCB\_TX\_CTRL and SCB\_RX\_CTRL registers.
  - a. Specify the data frame width.
  - b. Specify whether MSb or LSb is the first bit to be transmitted or received.
- Program the transmitter and receiver FIFOs using the SCB\_TX\_FIFO\_CTRL and SCB\_RX\_FIFO\_CTRL registers, respectively.
  - a. Set the trigger level.
  - b. Clear the transmitter and receiver FIFO and Shift registers.
- 4. Enable the block (write a '1' to the ENABLE bit of the SCB\_CTRL register). After the block is enabled, control bits should not be changed. Changes should be made after disabling the block; for example, to modify the operation mode (from SmartCard to IrDA). The change takes effect only after the block is re-enabled. Note that re-enabling the block causes re-initialization and the associated state is lost (for example FIFO content).




## 26.4.6 I/O Pad Connection

## 26.4.6.1 Standard UART Mode

Figure 26-32 and Table 26-7 list the use of the I/O pads for the Standard UART mode.

Figure 26-32. Standard UART Mode I/O Pad Connections




#### Table 26-7. UART I/O Pad Connection Usage

I/O Pads	Drive Mode	On-chip I/O Signals	Usage
uart_tx	Normal output mode	uart_tx_out_en uart_tx_out	Transmit a data element
uart_rx	Input only	uart_rx_in	Receive a data element

## 26.4.6.2 SmartCard Mode

Figure 26-33 and Table 26-8 list the use of the I/O pads for the SmartCard mode.




#### Table 26-8. SmartCard Mode I/O Pad Connections


I/O Pads	Drive Mode	On-chip I/O Signals	Usage
luart tx I'	Open drain with	uart_tx_in	Used to receive a data element. Receive a negative acknowledge-ment of a transmitted data element
	pull-up	uart_tx_out_en uart_tx_out	Transmit a data element. Transmit a negative acknowledgement to a received data element.



## 26.4.6.3 LIN Mode

Figure 26-34 and Table 26-9 list the use of the I/O pads for LIN mode.





#### Table 26-9. LIN Mode I/O Pad Connections

I/O Pads	Drive Mode	On-chip I/O Signals	Usage
uart_tx	Normal output mode	uart_tx_out_en uart_tx_out	Transmit a data element.
uart_rx	Input only	uart_rx_in	Receive a data element.

## 26.4.6.4 IrDA Mode

Figure 26-35 and Table 26-10 list the use of the I/O pads for IrDA mode.

Figure 26-35. IrDA Mode I/O Pad Connections




Table 26-10. IrDA Mode I/O Pad Connections

I/O Pads	Drive Mode	On-chip I/O Signals	Usage
uart_tx	Normal output mode	uart_tx_out_en uart_tx_out	Transmit a data element.
uart_rx	Input only	uart_rx_in	Receive a data element.



# 26.4.7 UART Registers

The UART interface is controlled using a set of 32-bit registers listed in Table 26-11. For more information on these registers, see the registers TRM.

Table 26-11. UART Registers

Register Name	Operation
SCB_CTRL	Enables the SCB; selects the type of serial interface (SPI, UART, I <sup>2</sup> C)
SCB_UART_CTRL	Used to select the sub-modes of UART (standard UART, SmartCard, IrDA), also used for local loop back control.
SCB_UART_RX_STATUS	Used to specify the BR_COUNTER value that determines the bit period. This is used to set the accuracy of the SCB clock. This value provides more granularity than the OVS bit in SCB_CTRL register.
SCB_UART_TX_CTRL	Used to specify the number of stop bits, enable parity, select the type of parity, and enable retransmission on NACK.
SCB_UART_RX_CTRL	Performs same function as SCB_UART_TX_CTRL but is also used for enabling multi processor mode, LIN mode drop on parity error, and drop on frame error.
SCB_TX_CTRL	Used to specify the data frame width and to specify whether MSb or LSb is the first bit in transmission.
SCB_RX_CTRL	Performs the same function as that of the SCB_TX_CTRL register, but for the receiver. Also decides whether a median filter is to be used on the input interface lines.
SCB_UART_FLOW_CONTROL	Configures flow control for UART transmitter.



# 26.5 Inter Integrated Circuit (I<sup>2</sup>C)

This section explains the  $I^2C$  implementation in the PSoC 6 MCU. For more information on the  $I^2C$  protocol specification, refer to the  $I^2C$ -bus specification available on the NXP website.


## 26.5.1 Features


This block supports the following features:

- Master, slave, and master/slave mode
- Standard-mode (100 kbps), fast-mode (400 kbps), and fast-mode plus (1000 kbps) data-rates
- 7-bit slave addressing
- Clock stretching
- Collision detection
- Programmable oversampling of I<sup>2</sup>C clock signal (SCL)
- Auto ACK when RX FIFO not full, including address
- General address detection
- FIFO Mode
- EZ and CMD\_RESP modes

## 26.5.2 General Description

Figure 26-36 illustrates an example of an I<sup>2</sup>C communication network.





The standard I<sup>2</sup>C bus is a two wire interface with the following lines:

- Serial Data (SDA)
- Serial Clock (SCL)

I<sup>2</sup>C devices are connected to these lines using open collector or open-drain output stages, with pull-up resistors (Rp). A simple master/slave relationship exists between devices. Masters and slaves can operate as either transmitter or receiver. Each slave device connected to the bus is software addressable by a unique 7-bit address.



## 26.5.3 External Electrical Connections

As shown in Figure 26-37, the  $I^2C$  bus requires external pull-up resistors. The pull-up resistors (R<sub>P</sub>) are primarily determined by the supply voltage, bus speed, and bus capacitance. For detailed information on how to calculate the optimum pull-up resistor value for your design Cypress recommends using the UM10204  $I^2C$ -bus specification and user manual Rev. 6, available from the NXP website at www.nxp.com.




Figure 26-37. Connection of Devices to the I2C Bus

For most designs, the default values shown in Table 26-12 provide excellent performance without any calculations. The default values were chosen to use standard resistor values between the minimum and maximum limits.

Table 26-12. Recommended Default Pull-up Resistor Values

Standard Mode (0 – 100 kbps)	Fast Mode (0 – 400 kbps)	Fast Mode Plus (0 – 1000 kbps)	Units
4.7 k, 5%	1.74 k, 1%	620, 5%	Ω

These values work for designs with 1.8 V to 5.0 V  $V_{DD}$ , less than 200 pF bus capacitance (CB), up to 25  $\mu$ A of total input leakage (I<sub>IL</sub>), up to 0.4 V output voltage level (V<sub>OL</sub>), and a max V<sub>IH</sub> of 0.7 \* V<sub>DD</sub>. Calculation of custom pull-up resistor values is required if your design does not meet the default assumptions, you use series resistors (R<sub>S</sub>) to limit injected noise, or you want to maximize the resistor value for low power consumption. Calculation of the ideal pull-up resistor value involves finding a value between the limits set by three equations detailed in the NXP I<sup>2</sup>C specification. These equations are:

$$R_{\text{PMIN}} = (V_{\text{DD}}(max) - V_{\text{OL}}(max)) / I_{\text{OL}}(min)$$
Equation 26-4
$$R_{\text{PMAX}} = T_{\text{R}}(max) / 0.8473 \times C_{\text{B}}(max)$$
Equation 26-5
$$m_{\text{MAX}} = V_{\text{DD}}(min) - (VIH(min) + VNH(min)) / IIH(max)$$
Equation 26-6

Equation parameters:

•  $V_{DD}$  = Nominal supply voltage for I<sup>2</sup>C bus

 $R_{\rm P}$ 

- V<sub>OL</sub> = Maximum output low voltage of bus devices
- I<sub>OL</sub>= Low-level output current from I<sup>2</sup>C specification
- $T_R$  = Rise time of bus from I<sup>2</sup>C specification
- C<sub>B</sub> = Capacitance of each bus line including pins and PCB traces
- V<sub>IH</sub> = Minimum high-level input voltage of all bus devices
- $V_{NH}$  = Minimum high-level input noise margin from I<sup>2</sup>C specification
- I<sub>IH</sub> = Total input leakage current of all devices on the bus



The supply voltage (V<sub>DD</sub>) limits the minimum pull-up resistor value due to bus devices maximum low output voltage (V<sub>OL</sub>) specifications. Lower pull-up resistance increases current through the pins and can therefore exceed the spec conditions of V<sub>OH</sub>. Equation 26-4 is derived using Ohm's law to determine the minimum resistance that will still meet the V<sub>OL</sub> specification at 3 mA for standard and fast modes, and 20 mA for fast mode plus at the given V<sub>DD</sub>.

Equation 26-5 determines the maximum pull-up resistance due to bus capacitance. Total bus capacitance is comprised of all pin, wire, and trace capacitance on the bus. The higher the bus capacitance the lower the pull-up resistance required to meet the specified bus speeds rise time due to RC delays. Choosing a pull-up resistance higher than allowed can result in failing timing requirements resulting in communication errors. Most designs with five of fewer I<sup>2</sup>C devices and up to 20 centimeters of bus trace length have less than 100 pF of bus capacitance.

A secondary effect that limits the maximum pull-up resistor value is total bus leakage calculated in Equation 26-6. The primary source of leakage is I/O pins connected to the bus. If leakage is too high, the pull-ups will have difficulty maintaining an acceptable  $V_{IH}$  level causing communication errors. Most designs with five or fewer I<sup>2</sup>C devices on the bus have less than 10  $\mu$ A of total leakage current.

## 26.5.4 Terms and Definitions

Table 26-13 explains the commonly used terms in an  $I^2C$  communication network.

Term	Description
Transmitter	The device that sends data to the bus
Receiver	The device that receives data from the bus
Master	The device that initiates a transfer, generates clock signals, and terminates a transfer
Slave	The device addressed by a master
Multi-master	More than one master can attempt to control the bus at the same time
Arbitration	Procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the winning message is not corrupted
Synchronization	Procedure to synchronize the clock signals of two or more devices

Table 26-13. Definition of I<sup>2</sup>C Bus Terminology

## 26.5.4.1 Clock Stretching

When a slave device is not yet ready to process data, it may drive a '0' on the SCL line to hold it down. Due to the implementation of the I/O signal interface, the SCL line value will be '0', independent of the values that any other master or slave may be driving on the SCL line. This is known as clock stretching and is the only situation in which a slave drives the SCL line. The master device monitors the SCL line and detects it when it cannot generate a positive clock pulse ('1') on the SCL line. It then reacts by delaying the generation of a positive edge on the SCL line, effectively synchronizing with the slave device that is stretching the clock. The SCB on the PSoC 6 MCU can and will stretch the clock.

#### 26.5.4.2 Bus Arbitration

The  $l^2$ C protocol is a multi-master, multi-slave interface. Bus arbitration is implemented on master devices by monitoring the SDA line. Bus collisions are detected when the master observes an SDA line value that is not the same as the value it is driving on the SDA line. For example, when master 1 is driving the value '1' on the SDA line and master 2 is driving the value '0' on the SDA line, the actual line value will be '0' due to the implementation of the I/O signal interface. Master 1 detects the inconsistency and loses control of the bus. Master 2 does not detect any inconsistency and keeps control of the bus.

# 26.5.5 I<sup>2</sup>C Modes of Operation

I<sup>2</sup>C is a synchronous single master, multi-master, multi-slave serial interface. Devices operate in either master mode, slave mode, or master/slave mode. In master/slave mode, the device switches from master to slave mode when it is addressed. Only a single master may be active during a data transfer. The active master is responsible for driving the clock on the SCL line. Table 26-14 illustrates the I<sup>2</sup>C modes of operation.

Table 26-14. I <sup>2</sup>	C Modes
-----------------------------	---------

Mode	Description
Slave	Slave only operation (default)
Master	Master only operation
Multi-master	Supports more than one master on the bus



Table 26-15 lists some common bus events that are part of an  $l^2C$  data transfer. The Write Transfer and Read Transfer sections explain the  $l^2C$  bus bit format during data transfer.

Table 26-15. I <sup>2</sup> C	<b>Bus Events</b>	Terminology
-------------------------------	-------------------	-------------

Bus Event	Description
START	A HIGH to LOW transition on the SDA line while SCL is HIGH
STOP	A LOW to HIGH transition on the SDA line while SCL is HIGH
ACK	The receiver pulls the SDA line LOW and it remains LOW during the HIGH period of the clock pulse, after the transmitter transmits each byte. This indicates to the transmitter that the receiver received the byte properly.
NACK	The receiver does not pull the SDA line LOW and it remains HIGH during the HIGH period of clock pulse after the transmitter transmits each byte. This indicates to the transmitter that the receiver did not receive the byte properly.
Repeated START	START condition generated by master at the end of a transfer instead of a STOP condition
DATA	SDA status change while SCL is LOW (data changing), and no change while SCL is HIGH (data valid)

With all of these modes, there are two types of transfer read and write. In write transfer, the master sends data to slave; in read transfer, the master receives data from slave.

#### 26.5.5.1 Write Transfer

- A typical write transfer begins with the master generating a START condition on the I<sup>2</sup>C bus. The master then writes a 7-bit I<sup>2</sup>C slave address and a write indicator ('0') after the START condition. The addressed slave transmits an acknowledgment byte by pulling the data line low during the ninth bit time.
- If the slave address does not match any of the slave devices or if the addressed device does not want to acknowledge the request, it transmits a no acknowledgment (NACK) by not pulling the SDA line low. The absence of an acknowledgement, results in an SDA line value of '1' due to the pull-up resistor implementation.
- If no acknowledgment is transmitted by the slave, the master may end the write transfer with a STOP event. The master can also generate a repeated START condition for a retry attempt.
- The master may transmit data to the bus if it receives an acknowledgment. The addressed slave transmits an acknowledgment to confirm the receipt of every byte of data written. Upon receipt of this acknowledgment, the master may transmit another data byte.
- When the transfer is complete, the master generates a STOP condition.





Figure 26-38. Master Write Data Transfer



## 26.5.5.2 Read Transfer



- A typical read transfer begins with the master generating a START condition on the I<sup>2</sup>C bus. The master then writes a 7-bit I<sup>2</sup>C slave address and a read indicator ('1') after the START condition. The addressed slave transmits an acknowledgment by pulling the data line low during the ninth bit time.
- If the slave address does not match with that of the connected slave device or if the addressed device does not want to acknowledge the request, a no acknowledgment (NACK) is transmitted by not pulling the SDA line low. The absence of an acknowledgment, results in an SDA line value of '1' due to the pull-up resistor implementation.
- If no acknowledgment is transmitted by the slave, the master may end the read transfer with a STOP event. The master can also generate a repeated START condition for a retry attempt.
- If the slave acknowledges the address, it starts transmitting data after the acknowledgment signal. The master transmits an acknowledgment to confirm the receipt of each data byte sent by the slave. Upon receipt of this acknowledgment, the addressed slave may transmit another data byte.
- The master can send a NACK signal to the slave to stop the slave from sending data bytes. This completes the read transfer.
- When the transfer is complete, the master generates a STOP condition.
- When the slave transmits a NACK, even if a new byte is written into the TX FIFO it will wait for the NACK to complete.

# 26.5.6 I<sup>2</sup>C Buffer Modes

 $I^2C$  can operate in three different buffered modes – FIFO, EZ, and CMD\_RESP modes. The buffer is used in different ways in each of the modes. The following subsections explain each of these buffered modes in detail.

#### 26.5.6.1 FIFO Mode

The FIFO mode has a TX FIFO for the data being transmitted and an RX FIFO for the data being received. Each FIFO is constructed out of the SRAM buffer. The FIFOs are either 64 elements deep with 16-bit data elements or 128 elements deep with 8-bit data elements. The width of the data elements are configured using the CTRL.BYTE\_MODE bitfield of the SCB. For I<sup>2</sup>C, put the FIFO in BYTE mode because all transactions are a byte wide.

The FIFO mode operation is available only in Active and Sleep power modes, not in the Deep Sleep power mode. However, on the Deep Sleep-capable SCB the slave address can be used to wake the device from sleep.

A write access to the transmit FIFO uses register TX\_FIFO\_WR. A read access from the receive FIFO uses register RX\_FIFO\_RD.

Transmit and receive FIFO status information is available through status registers TX\_FIFO\_STATUS and RX\_FIFO\_STATUS. When in debug mode, a read from this register behaves as a read from the SCB\_RX\_FIFO\_RD\_SILENT register; that is, data will not be removed from the FIFO.

Each FIFO has a trigger output. This trigger output can be routed through the trigger mux to various other peripheral on the device such as DMA or TCPWMs. The trigger output of the SCB is controlled through the TRIGGER\_LEVEL field in the RX\_CTRL and TX\_CTRL registers.

- For a TX FIFO a trigger is generated when the number of entries in the transmit FIFO is less than TX\_FIFO\_CTRL.TRIGGER\_LEVEL.
- For the RX FIFO a trigger is generated when the number of entries in the FIFO is greater than the RX\_FIFO\_CTRL.TRIGGER\_LEVEL.

Note that the DMA has a trigger deactivation setting. For the SCB this should be set to 16.

#### Active to Deep Sleep Transition



Before going to deep sleep ensure that all active communication is complete. This can be done by checking the BUS\_BUSY bit in the I2C\_Status register.

Ensure that the TX and RX FIFOs are empty as any data will be lost during deep sleep.

Before going to deep sleep the clock to the SCB needs to be disabled. This can be done by setting the SDA\_IN\_FILT\_TRIM[1] bit in the I2C\_CFG register to '0'.

#### Deep Sleep to Active Transition

EC\_AM = 1, EC\_OP = 0, FIFO Mode.

The following descriptions only apply to slave mode.

#### Master Write:

- I2C\_CTRL.S\_NOT\_READY\_ADDR\_NACK = 0, I2C\_CTRL.S\_READY\_ADDR\_ACK = 1. The clock is stretched until SDA\_IN\_FILT\_TRIM[1] is set to '1'. After that bit is set to 1, the clock stretch will be released
- I2C\_CTRL.S\_NOT\_READY\_ADDR\_NACK = 0, I2C\_CTRL.S\_READY\_ADDR\_ACK = 0. The clock is stretched until SDA\_IN\_FILT\_TRIM[1] is set to '1', and S\_ACK or S\_NACK is set in the I2C\_S\_CMD register.
- I2C\_CTRL.S\_NOT\_READY\_ADDR\_NACK = 1, I2C\_CTRL.S\_READY\_ADDR\_ACK = x. The incoming address is NACK'd until SDA\_IN\_FILT\_TRIM[1] is set to '1'. After that bit is set to 1, the slave will respond with an ACK to a master address.

#### Master Read:

- I2C\_CTRL.S\_NOT\_READY\_ADDR\_NACK = 0, I2C\_CTRL.S\_READY\_ADDR\_ACK = x. The incoming address is stretched until SDA\_IN\_FILT\_TRIM[1] is set to '1'. After that bit is set to 1, the clock stretch will be released.
- I2C\_CTRL.S\_NOT\_READY\_ADDR\_NACK = 1, I2C\_CTRL.S\_READY\_ADDR\_ACK = x. The incoming address is NACK'd until SDA\_IN\_FILT\_TRIM[1] is set to '1'. After that bit is set to 1, the slave will ACK.

**Note:** When doing a repeated start after a write, wait until the UNDERFLOW interrupt status is asserted before setting the I2C\_M\_CMD.START bit and writing the new address into the TX\_FIFO. Otherwise, the address in the FIFO will be sent as data and not as an address.

## 26.5.6.2 EZI2C Mode

The Easy I<sup>2</sup>C (EZI2C) protocol is a unique communication scheme built on top of the I<sup>2</sup>C protocol by Cypress. It uses a meta protocol around the standard I<sup>2</sup>C protocol to communicate to an I<sup>2</sup>C slave using indexed memory transfers. This removes the need for CPU intervention.

The EZI2C protocol defines a single memory buffer with an 8-bit address that indexes the buffer (256-entry array of 8-bit per entry is supported) located on the slave device. The EZ

address is used to address these 256 locations. The CPU writes and reads to the memory buffer through the EZ\_DATA registers. These accesses are word accesses, but only the least significant byte of the word is used.

The slave interface accesses the memory buffer using the current address. At the start of a transfer (I<sup>2</sup>C START/ RESTART), the base address is copied to the current address. A data element write or read operation is to the current address location. After the access, the current address is incremented by '1'.

If the current address equals the last memory buffer address (255), the current address is not incremented. Subsequent write accesses will overwrite any previously written value at the last buffer address. Subsequent read accesses will continue to provide the (same) read value at the last buffer address. The bus master should be aware of the memory buffer capacity in EZ mode.


The I<sup>2</sup>C base and current addresses are provided through I2C\_STATUS. At the end of a transfer, the difference between the base and current addresses indicates how many read or write accesses were performed. The block provides interrupt cause fields to identify the end of a transfer. EZI2C can be implemented through firmware or hardware. All SCBs can implement EZI2C through a firmware implementation in both Active and Sleep power modes. The Deep Sleep SCB can implement a hardware-and firmware-based EZI2C with a Deep Sleep power mode. This document focuses on hardware-implemented EZI2C; for more information on software implementation, see the PDL.

EZI2C distinguishes three operation phases:

- Address phase: The master transmits an 8-bit address to the slave. This address is used as the slave base and current address.
- Write phase: The master writes 8-bit data element(s) to the slave's memory buffer. The slave's current address is set to the slave's base address. Received data elements are written to the current address memory location. After each memory write, the current address is incremented.
- Read phase: The master reads 8-bit data elements from the slave's memory buffer. The slave's current address is set to the slave's base address. Transmitted data elements are read from the current address memory location. After each memory read, the current address is incremented.

Note that a slave's base address is updated by the master and not by the CPU.





#### Active to Deep Sleep Transition

Before going to deep sleep ensure that all active communication is complete. This can be done by checking the BUS\_BUSY bit in the I2C\_Status register.

Ensure that the TX and RX FIFOs are empty as any data will be lost during deep sleep.

Before going to deep sleep the clock to the SCB needs to be disabled. This can be done by setting the SDA\_IN\_FILT\_TRIM[1] bit in the I2C\_CFG register to '0'.

#### **Deep Sleep to Active Transition**

EC\_AM = 1, EC\_OP = 0, EZ Mode.

- S\_NOT\_READY\_ADDR\_NACK = 0, S\_READY\_ADDR\_ACK = 1. The clock is stretched until SDA\_IN\_FILT\_TRIM[1] is set to '1'. After that bit is set to 1, the clock stretch will be released.
- S\_NOT\_READY\_ADDR\_NACK = 1, S\_READY\_ADDR\_ACK = x. The incoming address is NACK'd until SDA\_IN\_FILT\_TRIM[1] is set to '1'. After that bit is set to 1, the slave will ACK.



#### 26.5.6.3 Command-Response Mode

This mode has a single memory buffer, a base read address, a current read address, a base write address, and a current write address that are used to index the memory buffer. The base addresses are provided by the CPU. The current addresses are used by the slave to index the memory buffer for sequential accesses of the memory buffer. The memory buffer holds 256 8-bit data elements. The base and current addresses are in the range [0 to 255].


The CPU writes and reads to the memory buffer through the SCB\_EZ\_DATA registers. These are word accesses, but only the least significant byte of the word is used.


The slave interface accesses the memory buffer using the current addresses. At the start of a write transfer (I<sup>2</sup>C START/RESTART), the base write address is copied to the current write address. A data element write is to the current write address location. After the write access, the current address is incremented by '1'. At the start of a read transfer, the base read address is copied to the current read address. A data element read is to the current read address location. After the read data element is transmitted, the current read address is incremented by '1'.

If the current addresses equal the last memory buffer address (255), the current addresses are not incremented. Subsequent write accesses will overwrite any previously written value at the last buffer address. Subsequent read accesses will continue to provide the (same) read value at the last buffer address. The bus master should be aware of the memory buffer capacity in command-response mode.

The base addresses are provided through CMD RESP CTRL. The current addresses can be viewed in CMD RESP STATUS. At the end of a transfer (I<sup>2</sup>C stop), the difference between a base and current address indicates how many read/write accesses were performed. This block provides interrupts to identify the end of a transfer, which can be found in SCB8 INTR I2C EC and SCB8 INTR SPI EC register sections. Commandresponse mode operation is available in Active, Sleep, and Deep Sleep power modes. The command-response mode has two phases of operation:

- Write phase The write phase begins with a START/ RESTART followed by the slave address with read/write bit set to '0' indicating a write. The slave's current write address is set to the slave's base write address. Received data elements are written to the current write address memory location. After each memory write, the current write address is incremented.
- Read phase The read phase begins with a START/ RESTART followed by the slave address with read/write bit set to '1' indicating a read. The slave's current read address is set to the slave's base read address. Transmitted data elements are read from the current address memory location. After each read data element is transferred, the current read address is incremented.





Note: A slave's base addresses are updated by the CPU and not by the master.

## 26.5.7 Clocking and Oversampling

The SCB I<sup>2</sup>C supports both internally and externally clocked operation modes. Two bitfields (EC\_AM\_MODE and EC\_OP MODE) in the SCB\_CTRL register determine the SCB clock mode. EC\_AM\_MODE indicates whether I<sup>2</sup>C address matching is internally (0) or externally (1) clocked. I<sup>2</sup>C address matching comprises the first part of the I<sup>2</sup>C protocol. EC\_OP\_MODE indicates whether the rest of the protocol operation (besides I<sup>2</sup>C address matching) is internally (0) or externally (1) clocked. The externally (0) or externally (1) clocked. The externally clocked mode of operation is supported only in the I<sup>2</sup>C slave mode.

An internally-clocked operation uses the programmable clock dividers. For I<sup>2</sup>C, an integer clock divider must be used for both master and slave. For more information on system clocking, see the Clocking System chapter on page 240. The internally-clocked mode does not support the command-response mode.

The SCB\_CTRL bitfields EC\_AM\_MODE and EC\_OP\_MODE can be configured in the following ways.

- EC\_AM\_MODE is '0' and EC\_OP\_MODE is '0': Use this configuration when only Active mode functionality is required.
  - □ FIFO mode: Supported.
  - □ EZ mode: Supported.
  - Command-response mode: Not supported. The slave NACKs every slave address.
- EC AM MODE is '1' and EC OP MODE is '0': Use this configuration when both Active and Deep Sleep functionality are required. This configuration relies on the externally clocked functionality for the I<sup>2</sup>C address matching and relies on the internally clocked functionality to access the memory buffer. The "hand over" from external to internal functionality relies either on an ACK/NACK or clock stretching scheme. The former may result in termination of the current transfer and relies on a master retry. The latter stretches the current transfer after a matching address is received. This mode requires the master to support either NACK generation (and retry) or clock stretching. When the I<sup>2</sup>C address is matched, INTR I2C EC.WAKE UP is set to '1'. The associated Deep Sleep functionality interrupt brings the system into Active power mode.
  - FIFO mode: See "Deep Sleep to Active Transition" on page 337
  - EZ mode: See "Deep Sleep to Active Transition" on page 338.
  - CMD\_RESP mode: Not supported. The slave NACKs every slave address.
- EC\_AM\_MODE is '1' and EC\_OP\_MODE is '1'. Use this mode when both Active and Deep Sleep functionality are required. When the slave is selected, INTR\_I2C\_EC.WAKE\_UP is set to '1'. The associated

Deep Sleep functionality interrupt brings the system into Active power mode. When the slave is deselected, INTR\_I2C\_EC.EZ\_STOP and/or INTR\_I2C\_EC.EZ\_STOP

INTR\_I2C\_EC.EZ\_WRITE\_STOP are set to '1'.

- FIFO mode: Not supported.
- EZ mode: Supported.
- □ CMD\_RESP mode: Supported.

An externally-clocked operation uses a clock provided by the serial interface. The externally clocked mode does not support FIFO mode. If EC\_OP\_MODE is '1', the external interface logic accesses the memory buffer on the external interface clock (I<sup>2</sup>C SCL). This allows for EZ and CMD\_RESP mode functionality in Active and Deep Sleep power modes.

In Active system power mode, the memory buffer requires arbitration between external interface logic (on  $I^2C$  SCL) and the CPU interface logic (on system peripheral clock). This arbitration always gives the highest priority to the external interface logic (host accesses). The external interface logic takes one serial interface clock/bit periods for the  $I^2C$ . During this period, the internal logic is denied service to the memory buffer. The PSoC 6 MCU provides two programmable options to address this "denial of service":

- If the BLOCK bitfield of SCB\_CTRL is '1': An internal logic access to the memory buffer is blocked until the memory buffer is granted and the external interface logic has completed access. For a 100-kHz I<sup>2</sup>C interface, the maximum blocking period of one serial interface bit period measures 10 µs (approximately 208 clock cycles on a 48 MHz SCB input clock). This option provides normal SCB register functionality, but the blocking time introduces additional internal bus wait states.
- If the BLOCK bitfield of SCB\_CTRL is '0': An internal logic access to the memory buffer is not blocked, but fails when it conflicts with an external interface logic access. A read access returns the value 0xFFF:FFFF and a write access is ignored. This option does not introduce additional internal bus wait states, but an access to the memory buffer may not take effect. In this case, following failures are detected:
  - Read Failure: A read failure is easily detected, as the returned value is 0xFFF:FFFF. This value is unique as non-failing memory buffer read accesses return an unsigned byte value in the range 0x0000:0000-0x0000:00FF.
  - Write Failure: A write failure is detected by reading back the written memory buffer location, and confirming that the read value is the same as the written value.

For both options, a conflicting internal logic access to the memory buffer sets INTR\_TX.BLOCKED field to '1' (for write access-es) and INTR\_RX.BLOCKED field to '1' (for read accesses). These fields can be used as either status fields



or as interrupt cause fields (when their associated mask fields are enabled).

If a series of read or write accesses is performed and CTRL.BLOCKED is '0', a failure is detected by comparing the logical OR of all read values to 0xFFF:FFFF and checking the INTR\_TX.BLOCKED and INTR\_RX.BLOCKED fields to determine whether a failure occurred for a (series of) write or read operation(s).

#### 26.5.7.1 Glitch Filtering

The PSoC 6 MCU SCB I<sup>2</sup>C has analog and digital glitch filters. Analog glitch filters are applied on the i2c\_scl\_in and

i2c\_sda\_in input signals (AF\_in) to filter glitches of up to 50 ns. An analog glitch filter is also applied on the i2c\_sda\_out output signal (AF\_out). Analog glitch filters are enabled and disabled in the SCB.I2C\_CFG register. Do not change the \_TRIM bitfields; only change the \_SEL bitfields in this register.

Digital glitch filters are applied on the i2c\_scl\_in and i2c\_sda\_in input signals (DF\_in). The digital glitch filter is enabled in the SCB.RX\_CTRL register via the MEDIAN bitfield.




Figure 26-42. I<sup>2</sup>C Glitch Filtering Connection

The following table lists the useful combinations of glitch filters.

Table 26-16. Glitch Filter Combinations

AF_in	AF_out	DF_in	Comments
0	0	1	Used when operating in internally-clocked mode and in master in fast-mode plus (1-MHz speed mode)
1	0	0	Used when operating in internally-clocked mode (EC_OP_MODE is '0')
1	1	0	Used when operating in externally-clocked mode (EC_OP_MODE is '1'). Only slave mode.

When operating in EC OP MODE = 1, the 100-kHz, 400-kHz, and 1000-kHz modes require the following settings for AF out:

AF_in	AF_out	DF_in	
1	1	0	100-kHz mode: I2C_CFG.SDA_OUT_FILT_SEL = 3 400-kHz mode: I2C_CFG.SDA_OUT_FILT_SEL = 3 1000-kHz mode: I2C_CFG.SDA_OUT_FILT_SEL = 1

#### 26.5.7.2 Oversampling and Bit Rate

#### Internally-clocked Master

The PSoC 6 MCU implements the  $I^2C$  clock as an oversampled multiple of the SCB input clock. In master mode, the block determines the  $I^2C$  frequency. Routing delays on the PCB, on the chip, and the SCB (including analog and digital glitch filters) all contribute to the signal interface timing. In master mode, the block operates off clk\_scb and uses programmable oversampling factors for the SCL high (1) and low (0) times. For high and low phase oversampling, see



I2C\_CTRL.LOW\_PHASE\_OVS and I2C\_CTRL.HIGH\_PHASE\_OVS registers. For simple manipulation of the oversampling factor, see the SCB\_CTRL.OVS register.

AF_in	AF_out	DF_in	Mode	Supported Frequency	LOW_PHASE_OVS	HIGH_PHASE_OVS	clk_scb Frequency
0 0			100 kHz	[62, 100] kHz	[9, 15]	[9, 15]	[1.98-3.2] MHz
	1	400 kHz	[264, 400] kHz	[13, 5]	[7, 15]	[8.45-10] MHz	
			1000 kHz	[447, 1000] kHz	[8, 15]	[5, 15]	[14.32-25.8] MHz
1		0	100 kHz	[48, 100] kHz	[7, 15]	[7, 15]	[1.55-3.2] MHz
	0		400 kHz	[244, 400] kHz	[12, 15]	[7, 15]	[7.82-10] MHz
			1000 kHz	Not supported			

Table 26-17. I<sup>2</sup>C Frequency and Oversampling Requirements in I<sup>2</sup>C Master Mode

Table 26-17 assumes worst-case conditions on the  $I^2C$  bus. The following equations can be used to determine the settings for your own system. This will involve measuring the rise and fall times on SCL and SDA lines in your system.

 $t_{CLK\_SCB(Min)} = (t_{LOW} + t_F)/LOW\_PHASE_OVS$ 

If clk\_scb is any faster than this, the  $t_{LOW}$  of the I<sup>2</sup>C specification will be violated.  $t_F$  needs to be measured in your system.

 $t_{CLK,SCB(Max)} = (t_{VD} - t_{RF} - 100 \text{ ns})/3$  (When analog filter is enabled and digital disabled)


 $t_{CLK SCB(Max)} = (t_{VD} - t_{RF})/4$  (When analog filter is disabled and analog filter is enabled)

t<sub>RF</sub> is the maximum of either the rise or fall time. If clk\_scb is slower than this frequency, t<sub>VD</sub> will be violated.

#### I<sup>2</sup>C Master Clock Synchronization

The HIGH\_PHASE\_OVS counter does not start counting until the SCB detects that the SCL line is high. This is not the same as when the SCB sets the SCL high. The differences are explained by three delays:

- 1. Delay from SCB to I/O pin
- 2. I<sup>2</sup>C bus t<sub>R</sub>
- 3. Input delay (filters and synchronization)



If the above three delays combined are greater than one clk\_scb cycle, then the high phase of the SCL will be extended. This may cause the actual data rate on the  $I^2C$  bus to be slower than expected. This can be avoided by:

- Decreasing the pull-up resistor, or decreasing the bus capacitance to reduce t<sub>R</sub>.
- Reducing the I2C\_CTRL.HIGH\_PHASE\_OVS value.



#### Internally-clocked Slave

In slave mode, the I<sup>2</sup>C frequency is determined by the incoming I<sup>2</sup>C SCL signal. To ensure proper operation, clk\_scb must be significantly higher than the I<sup>2</sup>C bus frequency. Unlike master mode, this mode does not use programmable oversampling factors.

AF_in	AF_out	DF_in	Mode	clk_scb Frequency Range
			100 kHz	[1.98-12.8] MHz
0	0	1	400 kHz	[8.45-17.14] MHz
			1000 kHz	[14.32-44.77] MHz
			100 kHz	[1.55-12.8] MHz
1 0	0	0	400 kHz	[7.82-15.38] MHz
			1000 kHz	[15.84-89.0] MHz

Table 26-18. SCB Input Clock Requirements in I<sup>2</sup>C Slave Mode

 $t_{CLK SCB(Max)} = (t_{VD} - t_{RF} - 100 \text{ ns}) / 3$  (When analog filter is enabled and digital disabled)

 $t_{CLK,SCB(Max)} = (t_{VD} - t_{RF}) / 4$  (When analog filter is disabled and analog filter is enabled)

t<sub>RF</sub> is the maximum of either the rise or fall time. If clk\_scb is slower than this frequency, t<sub>VD</sub> will be violated.

The minimum period of clk\_scb is determined by one of the following equations:

 $t_{CLK\_SCB(MIN)} = (t_{SU;DAT(min)} + t_{RF}) / 16$ 

or

 $t_{CLK SCB(Min)} = (0.6 * t_F - 50 ns)/2$  (When analog filter is enabled and digital disabled)

 $t_{CLK}$  SCB(Min) = (0.6 \*  $t_F$ )/3 (When analog filter is disabled and digital enabled)

The result that yields the largest period from the two sets of equations above should be used to set the minimum period of clk\_scb.

#### **Master-Slave**

In this mode, when the SCB is acting as a master device, the block determines the  $I^2C$  frequency. When the SCB is acting as a slave device, the block does not determine the  $I^2C$  frequency. Instead, the incoming  $I^2C$  SCL signal does.

To guarantee operation in both master and slave modes, choose clock frequencies that work for both master and slave using the tables above.

## 26.5.8 Enabling and Initializing the I<sup>2</sup>C

The following section describes the method to configure the I<sup>2</sup>C block for standard (non-EZ) mode and EZI2C mode.

## 26.5.8.1 Configuring for I<sup>2</sup>C FIFO Mode

The I<sup>2</sup>C interface must be programmed in the following order.

- 1. Program protocol specific information using the SCB\_I2C\_CTRL register. This includes selecting master slave functionality.
- 2. Program the generic transmitter and receiver information using the SCB\_TX\_CTRL and SCB\_RX\_CTRL registers.
- 3. Set the SCB\_CTRL.BYTE\_MODE to '1' to enable the byte mode.
- Program the SCB\_CTRL register to enable the I<sup>2</sup>C block and select the I<sup>2</sup>C mode. For a complete description of the I<sup>2</sup>C registers, see the registers TRM.

## 26.5.8.2 Configuring for EZ and CMD\_RESP Modes

To configure the I<sup>2</sup>C block for EZ and CMD\_RESP modes, set the following I<sup>2</sup>C register bits



1a. Select the EZI2C mode by writing '1' to the EZ\_MODE bit (bit 10) of the SCB\_CTRL register.


1b. Select CMD\_RESP mode by writing a 1 to the CMD\_RESP bit (bit 12) of the SCB\_CTRL register.

2. Set the S\_READY\_ADDR\_ACK (bit 12) and S\_READY\_DATA\_ACK (bit 13) bits of the SCB\_I2C\_CTRL register.

**Note:** For all modes clk\_scb must also be configured. For information on configuring a peripheral clock and connecting it to the SCB consult the Clocking System chapter on page 240.

The GPIO must also be connected to the SCB; see the following section for more details.

## 26.5.9 I/O Pad Connections






Table 26-19. I<sup>2</sup>C I/O Pad Descriptions

I/O Pads	Drive Mode	On-chip I/O Signals	Usage
i2c_scl	Open drain with external pull-up	i2c_scl_in	Receive a clock
		i2c_scl_out	Transmit a clock
i2c_sda	Open drain with external pull-up	i2c_sda_in	Receive data
		i2c_sda_out	Transmit data

When configuring the I<sup>2</sup>C SDA/SCL lines, the following sequence must be followed. If this sequence is not followed, the I<sup>2</sup>C lines may initially have overshoot and undershoot.

- 1. Set SCB\_CTRL\_MODE to '0'.
- 2. Configure HSIOM for SCL and SDA to connect to the SCB.
- 3. Set TX\_CTRL.OPEN\_DRAIN to '1'.
- 4. Configure I<sup>2</sup>C pins for high-impedance drive mode.
- 5. Configure SCB for  $I^2C$
- 6. Enable SCB
- 7. Configure I<sup>2</sup>C pins for Open Drain Drives Low.



# 26.5.10 I<sup>2</sup>C Registers

The  $I^2C$  interface is controlled by reading and writing a set of configuration, control, and status registers, as listed in Table 26-20.

Table 26-20. I<sup>2</sup>C Registers

Register	Function		
SCB_CTRL	Enables the SCB block and selects the type of serial interface (SPI, UART, I <sup>2</sup> C). Also used to select inter- nally and externally clocked operation and EZ and non-EZ modes of operation.		
SCB_I2C_CTRL	Selects the mode (master, slave) and sends an ACK or NACK signal based on receiver FIFO status.		
SCB_I2C_STATUS	Indicates bus busy status detection, read/write transfer status of the slave/master, and stores the EZ slave address.		
SCB_I2C_M_CMD	Enables the master to generate START, STOP, and ACK/NACK signals.		
SCB_I2C_S_CMD	Enables the slave to generate ACK/NACK signals.		
SCB_STATUS	Indicates whether the externally clocked logic is using the EZ memory. This bit can be used by software to determine whether it is safe to issue a software access to the EZ memory.		
SCB_I2C_CFG	Configures filters, which remove glitches from the SDA and SCL lines.		
SCB_TX_CTRL	Specifies the data frame width; also used to specify whether MSb or LSb is the first bit in transmission.		
SCB_TX_FIFO_CTRL	Specifies the trigger level, clearing of the transmitter FIFO and shift registers, and FREEZE operation of the transmitter FIFO.		
SCB_TX_FIFO_STATUS	Indicates the number of bytes stored in the transmitter FIFO, the location from which a data frame is read by the hardware (read pointer), the location from which a new data frame is written (write pointer), and decides if the transmitter FIFO holds the valid data.		
SCB_TX_FIFO_WR	Holds the data frame written into the transmitter FIFO. Behavior is similar to that of a PUSH operation.		
SCB_RX_CTRL	Performs the same function as that of the SCB_TX_CTRL register, but for the receiver. Also decides whether a median filter is to be used on the input interface lines.		
SCB_RX_FIFO_CTRL	Performs the same function as that of the SCB_TX_FIFO_CTRL register, but for the receiver.		
SCB_RX_FIFO_STATUS	Performs the same function as that of the SCB_TX_FIFO_STATUS register, but for the receiver.		
SCB_RX_FIFO_RD	Holds the data read from the receiver FIFO. Reading a data frame removes the data frame from the FIFO; behavior is similar to that of a POP operation. This register has a side effect when read by software: a data frame is removed from the FIFO.		
SCB_RX_FIFO_RD_SILENT	Holds the data read from the receiver FIFO. Reading a data frame does not remove the data frame from the FIFO; behavior is similar to that of a PEEK operation.		
SCB_RX_MATCH	Stores slave device address and is also used as slave device address MASK.		
SCB_EZ_DATA	Holds the data in an EZ memory location.		

**Note:** Detailed descriptions of the  $I^2C$  register bits are available in the registers TRM.



# 26.6 SCB Interrupts

SCB supports interrupt generation on various events. The interrupts generated by the SCB block vary depending on the mode of operation.

Table 26-21. SCB Interrupts

Interrupt	Functionality	Active/Deep Sleep	Registers
interrupt_master	I <sup>2</sup> C master and SPI master functionality	Active	INTR_M, INTR_M_SET, INTR_M_MASK, INTR_M_MASKED
interrupt_slave	I <sup>2</sup> C slave and SPI slave functionality	Active	INTR_S, INTR_S_SET, INTR_S_MASK, INTR_S_MASKED
interrupt_tx	UART transmitter and TX FIFO functionality	Active	INTR_TX, INTR_TX_SET, INTR_TX_MASK, INTR_TX_MASKED
interrupt_rx	UART receiver and RX FIFO functionality	Active	INTR_RX, INTR_RX_SET, INTR_RX_MASK, INTR_RX_MASKED
interrupt_i2c_ec	Externally clocked I <sup>2</sup> C slave functionality	Deep Sleep	INTR_I2C_EC, INTR_I2C_EC_MASK, INTR_I2C_EC_MASKED
interrupt_spi_ec Externally clocked SPI slave functionality		Deep Sleep	INTR_ISPI_EC, INTR_SPI_EC_MASK, INTR_SPI_EC_MASKED

**Note:** To avoid being triggered by events from previous transactions, whenever the firmware enables an interrupt mask register bit, it should clear the interrupt request register in advance.

**Note:** If the DMA is used to read data out of RX FIFO, the NOT\_EMPTY interrupt may never trigger. This can occur when clk\_peri (clocking DMA) is running much faster than the clock to the SCB. As a workaround to this issue, set the RX\_FIFO\_CTRL.TRIGGER\_LEVEL to '1' (not 0); this will allow the interrupt to fire.

The following register definitions correspond to the SCB interrupts:


- INTR\_M: This register provides the instantaneous status of the interrupt sources. A write of '1' to a bit will clear the interrupt.
- INTR\_M\_SET: A write of '1' into this register will set the interrupt.
- INTR\_M\_MASK: The bit in this register masks the interrupt sources. Only the interrupt sources with their masks enabled can trigger the interrupt.
- INTR\_M\_MASKED: This register provides the instantaneous value of the interrupts after they are masked. It provides logical and corresponding request and mask bits. This is used to understand which interrupt triggered the event.

**Note:** While registers corresponding to INTR\_M are used here, these definitions can be used for INTR\_S, INTR\_TX, INTR\_RX, INTR\_I2C\_EC, and INTR\_SPI\_EC.

Figure 26-45 shows the physical interrupt lines. All the interrupts are OR'd together to make one interrupt source that is the OR of all six individual interrupts. All the externally-clocked interrupts make one interrupt line called interrupt\_ec, which is the OR'd signal of interrupt\_i2C\_ec and interrupt\_spi\_ec. All the internally-clocked interrupts make one interrupt line called interrupt line called interrupt\_ic, which is the OR'd signal of interrupt\_master, interrupt\_slave, interrupt\_tx, and interrupt\_rx. The Active functionality interrupts are generated synchronously to clk\_peri while the Deep Sleep functionality interrupts are generated asynchronously to clk\_peri.



#### Figure 26-45. Interrupt Lines



## 26.6.1 SPI Interrupts

The SPI interrupts can be classified as master interrupts, slave interrupts, TX interrupts, RX interrupts, and externally clocked (EC) mode interrupts. Each interrupt output is the logical OR of the group of all possible interrupt sources classified under the section. For example, the TX interrupt output is the logical OR of the group of all possible TX interrupt sources. This signal goes high when any of the enabled TX interrupt sources are true. The SCB also provides an interrupt cause register (SCB\_INTR\_CAUSE) that can be used to determine interrupt source. The interrupt registers are cleared by writing '1' to the corresponding bitfield. Note that certain interrupt sources are triggered again as long as the condition is met even if the interrupt source was cleared. For example, the TX\_FIFO\_EMPTY is set as long as the transmit FIFO is empty even if the interrupt source is cleared. For more information on interrupt registers, see the registers TRM. The SPI supports interrupts on the following events:

- SPI Master Interrupts
  - SPI master transfer done All data from the TX FIFO are sent. This interrupt source triggers later than TX\_FI-FO\_EMPTY by the amount of time it takes to transmit a single data element. TX\_FIFO\_EMPTY triggers when the last data element from the TX FIFO goes to the shifter register. However, SPI Done triggers after this data element is transmitted. This means SPI Done will be asserted one SCLK clock cycle earlier than the completion of data element reception.
- SPI Slave Interrupts
  - SPI Bus Error Slave deselected at an unexpected time in the SPI transfer. The firmware may decide to clear the TX and RX FIFOs for this error.
  - □ SPI slave deselected after any EZSPI transfer occurred.
  - □ SPI slave deselected after a write EZSPI transfer occurred.
- SPI TX
  - □ TX FIFO has less entries than the value specified by TRIGGER\_LEVEL in SCB\_TX\_FIFO\_CTRL.
  - □ TX FIFO not full At least one data element can be written into the TX FIFO.
  - □ TX FIFO empty The TX FIFO is empty.
  - TX FIFO overflow Firmware attempts to write to a full TX FIFO.
  - TX FIFO underflow Hardware attempts to read from an empty TX FIFO. This happens when the SCB is ready to transfer data and EMPTY is '1'.
  - TX FIFO trigger Less entries in the TX FIFO than the value specified by TX\_FIFO\_CTRL.TRIGGER\_LEVEL.
- SPI RX
  - □ RX FIFO has more entries than the value specified by TRIGGER\_LEVEL in SCB\_RX\_FIFO\_CTRL.
  - □ RX FIFO full RX FIFO is full.
  - **RX FIFO** not empty RX FIFO is not empty. At least one data element is available in the RX FIFO to be read.
  - □ RX FIFO overflow Hardware attempt to write to a full RX FIFO.
  - □ RX FIFO underflow Firmware attempts to read from and empty RX FIFO.



- □ RX FIFO trigger More entries in the RX FIFO than the value specified by RX\_FIFO\_CTRL.TRIGGER\_LEVEL.
- SPI Externally Clocked
  - Wake up request on slave select Active on incoming slave request (with address match). Only set when EC\_AM is '1'.
  - SPI STOP detection at the end of each transfer Activated at the end of every transfer (I2C STOP). Only set for a slave request with an address match, in EZ and CMD\_RESP modes, when EC\_OP is '1'.
  - SPI STOP detection at the end of a write transfer Activated at the end of a write transfer (I2C STOP). This event is an indication that a buffer memory location has been written to. For EZ mode, a transfer that only writes the base address does not activate this event. Only set for a slave request with an address match, in EZ and CMD\_RESP modes, when EC\_OP is '1'.
  - SPI STOP detection at the end of a read transfer Activated at the end of a read transfer (I2C STOP). This event is an indication that a buffer memory location has been read from. Only set for a slave request with an address match, in EZ and CMD\_RESP modes when EC\_OP is '1'.

Figure 26-46 and Figure 26-47 show how each of the interrupts are triggered. Figure 26-46 shows the TX buffer and the corresponding interrupts while Figure 26-47 shows all the corresponding interrupts for the RX buffer. The FIFO has 256 split into 128 bytes for TX and 128 bytes for RX instead of the 8 bytes shown in the figures. For more information on how to implement and clear interrupts, see the SPI (SCB\_SPI\_PDL) datasheet and the PDL.





Figure 26-46. TX Interrupt Source Operation





#### Figure 26-47. RX Interrupt Source Operation

## 26.6.2 UART Interrupts

The UART interrupts can be classified as TX interrupts and RX interrupts. Each interrupt output is the logical OR of the group of all possible interrupt sources classified under the section. For example, the TX interrupt output is the logical OR of the group of all possible TX interrupt sources. This signal goes high when any of the enabled TX interrupt sources are true. The SCB also provides an interrupt cause register (SCB\_ INTR\_CAUSE) that can be used to determine interrupt source. The interrupt registers are cleared by writing '1' to the corresponding bitfield. Note that certain interrupt sources are triggered again as long as the condition is met even if the interrupt source was cleared. For example, the TX\_FIFO\_EMPTY is set as long as the transmit FIFO is empty even if the interrupt source is cleared. For more information on interrupt registers, see the registers TRM. The UART block generates interrupts on the following events:

- UART TX
  - □ TX FIFO has fewer entries than the value specified by TRIGGER\_LEVEL in SCB\_TX\_FIFO\_CTRL.
  - TX FIFO not full TX FIFO is not full. At least one data element can be written into the TX FIFO.
  - TX FIFO empty The TX FIFO is empty.
  - □ TX FIFO overflow Firmware attempts to write to a full TX FIFO.



- TX FIFO underflow Hardware attempts to read from an empty TX FIFO. This happens when the SCB is ready to transfer data and EMPTY is '1'.
- □ TX NACK UART transmitter receives a negative acknowledgment in SmartCard mode.
- TX done This happens when the UART completes transferring all data in the TX FIFO and the last stop field is transmitted (both TX FIFO and transmit shifter register are empty).
- TX lost arbitration The value driven on the TX line is not the same as the value observed on the RX line. This condition event is useful when transmitter and receiver share a TX/RX line. This is the case in LIN or SmartCard modes.
- UART RX
  - RX FIFO has more entries than the value specified by TRIGGER\_LEVEL in SCB\_RX\_FIFO\_CTRL.
  - B RX FIFO full RX FIFO is full. Note that received data frames are lost when the RX FIFO is full.
  - **RX FIFO not empty RX FIFO is not empty.**
  - □ RX FIFO overflow Hardware attempts to write to a full RX FIFO.
  - □ RX FIFO underflow Firmware attempts to read from an empty RX FIFO.
  - Frame error in received data frame UART frame error in received data frame. This can be either a start of stop bit error:

**Start bit error:** After the beginning of a start bit period is detected (RX line changes from 1 to 0), the middle of the start bit period is sampled erroneously (RX line is '1'). **Note:** A start bit error is detected before a data frame is received. **Stop bit error:** The RX line is sampled as '0', but a '1' was expected. A stop bit error may result in failure to receive successive data frames. **Note:** A stop bit error is detected after a data frame is received.

- Parity error in received data frame If UART\_RX\_CTL.DROP\_ON\_PARITY\_ERROR is '1', the received frame is dropped. If UART\_RX\_CTL.DROP\_ON\_PARITY\_ERROR is '0', the received frame is sent to the RX FIFO. In Smart-Card sub mode, negatively acknowledged data frames generate a parity error. Note that firmware can only identify the erroneous data frame in the RX FIFO if it is fast enough to read the data frame before the hardware writes a next data frame into the RX FIFO.
- LIN baud rate detection is completed The receiver software uses the UART\_RX\_STATUS.BR\_COUNTER value to set the clk\_scb to guarantee successful receipt of the first LIN data frame (Protected Identifier Field) after the synchronization byte.
- LIN break detection is successful The line is '0' for UART\_RX\_CTRL.BREAK\_WIDTH + 1 bit period. Can occur at any time to address unanticipated break fields; that is, "break-in-data" is supported. This feature is supported for the UART standard and LIN submodes. For the UART standard submodes, ongoing receipt of data frames is not affected; firmware is expected to take proper action. For the LIN submode, possible ongoing receipt of a data frame is stopped and the (partially) received data frame is dropped and baud rate detection is started. Set to '1', when event is detected. Write with '1' to clear bit.

Figure 26-48 and Figure 26-49 show how each of the interrupts are triggered. Figure 26-48 shows the TX buffer and the corresponding interrupts while Figure 26-49 shows all the corresponding interrupts for the RX buffer. The FIFO has 256 split into 128 bytes for TX and 128 bytes for RX instead of the 8 bytes shown in the figures. For more information on how to implement and clear interrupts see the UART (SCB UART PDL) datasheet and the PDL.







Figure 26-48. TX Interrupt Source Operation





#### Figure 26-49. RX Interrupt Source Operation



# 26.6.3 I<sup>2</sup>C Interrupts

I<sup>2</sup>C interrupts can be classified as master interrupts, slave interrupts, TX interrupts, RX interrupts, and externally clocked (EC) mode interrupts. Each interrupt output is the logical OR of the group of all possible interrupt sources classified under the section. For example, the TX interrupt output is the logical OR of the group of all possible TX interrupt sources. This signal goes high when any of the enabled TX interrupt sources are true. The SCB also provides an interrupt cause register (SCB\_INTR\_CAUSE) that can be used to determine interrupt source. The interrupt registers are cleared by writing '1' to the corresponding bitfield. Note that certain interrupt sources are triggered again as long as the condition is met even if the interrupt source was cleared. For example, the TX\_FIFO\_EMPTY is set as long as the transmit FIFO is empty even if the interrupt source is cleared. For more information on interrupt registers, see the registers TRM. The I<sup>2</sup>C block generates interrupts for the following conditions.

- I<sup>2</sup>C Master
  - I<sup>2</sup>C master lost arbitration The value driven by the master on the SDA line is not the same as the value observed on the SDA line.
  - I<sup>2</sup>C master received NACK When the master receives a NACK (typically after the master transmitted the slave address or TX data).
  - I<sup>2</sup>C master received ACK When the master receives an ACK (typically after the master transmitted the slave address or TX data).
  - $\Box$  I<sup>2</sup>C master sent STOP When the master has transmitted a STOP.
  - $\Box$  I<sup>2</sup>C bus error Unexpected stop/start condition is detected.
- I<sup>2</sup>C Slave
  - I<sup>2</sup>C slave lost arbitration The value driven on the SDA line is not the same as the value observed on the SDA line (while the SCL line is '1'). This should not occur; it represents erroneous I<sup>2</sup>C bus behavior. In case of lost arbitration, the I<sup>2</sup>C slave state machine aborts the ongoing transfer. Software may decide to clear the TX and RX FIFOs in case of this error.
  - $\Box$  I<sup>2</sup>C slave received NACK When the slave receives a NACK (typically after the slave transmitted TX data).
  - $\Box$  I<sup>2</sup>C slave received ACK When the slave receives an ACK (typically after the slave transmitted TX data).
  - I<sup>2</sup>C slave received STOP I<sup>2</sup>C STOP event for I<sup>2</sup>C (read or write) transfer intended for this slave (address matching is performed). When STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the I<sup>2</sup>C transfers separated by a REPEATED START can be distinguished and potentially treated separately by the firmware. Note that the second I<sup>2</sup>C transfer (after a REPEATED START) may be to a different slave address.

The event is detected on any I<sup>2</sup>C transfer intended for this slave. Note that an I<sup>2</sup>C address intended for the slave (address matches) will result in an I2C\_STOP event independent of whether the I<sup>2</sup>C address is ACK'd or NACK'd.

- I<sup>2</sup>C slave received START When START or REPEATED START event is detected. In the case of an externallyclocked address matching (CTRL.EC\_AM\_MODE is '1') and clock stretching is performed (until the internally-clocked logic takes over) (I2C\_CTRL.S\_NOT\_READY\_ADDR\_NACK is '0'), this field is not set. Firmware should use INTR\_S\_EC.WAKE\_UP, INTR\_S.I2C\_ADDR\_MATCH, and INTR\_S.I2C\_GENERAL.
- I<sup>2</sup>C slave address matched I<sup>2</sup>C slave matching address received. If CTRL.ADDR\_ACCEPT, the received address (including the R/W bit) is available in the RX FIFO. In the case of externally-clocked address matching (CTRL.EC\_AM\_MODE is '1') and internally-clocked operation (CTRL.EC\_OP\_MODE is '0'), this field is set when the event is detected.
- □ I<sup>2</sup>C bus error Unexpected STOP/START condition is detected
- I<sup>2</sup>C TX
  - TX trigger TX FIFO has fewer entries than the value specified by TRIGGER\_LEVEL in SCB\_TX\_FIFO\_CTRL.
  - □ TX FIFO not full At least one data element can be written into the TX FIFO.
  - □ TX FIFO empty The TX FIFO is empty.
  - □ TX FIFO overflow Firmware attempts to write to a full TX FIFO.
  - TX FIFO underflow Hardware attempts to read from an empty TX FIFO.
- I<sup>2</sup>C RX
  - □ RX FIFO has more entries than the value specified by TRIGGER\_LEVEL in SCB\_RX\_FIFO\_CTRL.



- **RX FIFO is full The RX FIFO is full.**
- □ RX FIFO is not empty At least one data element is available in the RX FIFO to be read.
- **RX FIFO** overflow Hardware attempts to write to a full RX FIFO.
- □ RX FIFO underflow Firmware attempts to read from an empty RX FIFO.
- I<sup>2</sup>C Externally Clocked
  - Wake up request on address match Active on incoming slave request (with address match). Only set when EC\_AM is '1'.
  - I<sup>2</sup>C STOP detection at the end of each transfer Only set for a slave request with an address match, in EZ and CMD\_RESP modes, when EC\_OP is '1'.
  - I<sup>2</sup>C STOP detection at the end of a write transfer Activated at the end of a write transfer (I<sup>2</sup>C STOP). This event is an indication that a buffer memory location has been written to. For EZ mode, a transfer that only writes the base address does not activate this event. Only set for a slave request with an address match, in EZ and CMD\_RESP modes, when EC\_OP is '1'.
  - I<sup>2</sup>C STOP detection at the end of a read transfer Activated at the end of a read transfer (I<sup>2</sup>C STOP). This event is an indication that a buffer memory location has been read from. Only set for a slave request with an address match, in EZ and CMD\_RESP modes, when EC\_OP is '1'.

For more information on how to implement and clear interrupts see the I<sup>2</sup>C (SCB\_I2C\_PDL) datasheet and the PDL.

# 27. Serial Memory Interface (SMIF)



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The SMIF block implements a single-SPI, dual-SPI, quad-SPI, or octal-SPI communication to interface with external memory chips. The SMIF block's primary use case is to set up the external memory and have it mapped to the PSoC 6 MCU memory space using the hardware. This mode of operation, called the XIP mode, allows the bus masters in the PSoC 6 MCU to directly interact with the SMIF for memory access to an external memory location.

A graphical interface is provided with the ModusToolbox for configuring the QSPI (SMIF) block. For more information, see the ModusToolbox QSPI Configurator Guide.

# 27.1 Features

The Serial Memory Interface (SMIF) block provides a master interface to serial memory devices that supports the following functionality.

- Interfacing up to four memory devices (slaves) at a time
- SPI protocol
  - □ SPI mode 0: clock polarity (CPOL) and clock phase (CPHA) are both '0'
  - □ Support for single, dual, quad, and octal SPI protocols
  - Support for dual-quad SPI mode: the use of two quad SPI memory devices to increase data bandwidth for SPI read and write transfers
  - Support for configurable MISO sampling time and programmable receiver clock
- Support for device capacities in the range of 64 KB to 128 MB
- eXecute In Place (XIP) enables mapping the external memory into an internal memory address
- Command mode enables using the SMIF block as a simple communication hardware
- Supports a 4-KB read cache in memory mapped (XIP) mode
- Supports on-the-fly 128-bit encryption and decryption

## 27.2 Architecture

Figure 27-1 shows a high-level block diagram of the SMIF hardware in PSoC 6 MCUs. Notice that the block is divided into multiple clock domains. This enables multiple domains to access the SMIF and still enable maintaining an asynchronous clock for the communication interface.



The SMIF block can also generate DMA triggers and interrupt signals. This allows events in the SMIF block to trigger actions in other parts of the system.

The SMIF interface is implemented using eight data lines, four slave select lines, and a clock line.

The access to the SMIF block can be by two modes: Command mode or XIP mode. The Command mode gives access to the SMIF's peripheral registers and the internal FIFOs. This mode is used when the user code is responsible for constructing the command structure for the external memory. Typically, this mode is used when the SMIF writes to an external flash memory. The MMIO interface is also used to configure the SMIF hardware block, including configuring the device registers that set up the XIP operation of the SMIF block.

The XIP mode of operation maps the external memory space to a range of addresses in the PSoC 6 MCU's address space. Refer to the registers TRM for details. When this address range is accessed, the hardware automatically generates the commands required to initiate the associated transfer from the external memory. The typical use case for the XIP mode is to execute code placed in external memory. Thus executing code from external memory is seamless.






Figure 27-1. SMIF Hardware Block Diagram

The SMIF block has three AHB-Lite interfaces:

- An AHB-Lite interface to access the SMIF's MMIO registers.
- Two AHB-Lite interfaces to support execute-in-place (XIP).

All interfaces provide access to external memory devices. At any time, either the MMIO AHB-Lite interface or the two XIP AHB-Lite interfaces have access to the memory interface logic and external memory devices. The operation mode is specified by SMIFn\_CTL.XIP\_MODE. The operation mode should not be modified when the SMIF is busy (STATUS.BUSY is '1').

In the MMIO AHB-Lite interface, access is supported through software writes to transmit (Tx) FIFOs and software reads from receive (Rx) FIFOs. The FIFOs are mapped on SMIF registers. This interface provides the flexibility to implement any memory device transfer. For example, memory device transfers to setup, program, or erase the external memory devices.

In an XIP AHB-Lite interface, access is supported through XIP: AHB-Lite read and write transfers are automatically (by the hardware) translated in memory device read and write transfers. This interface provides efficient implementation of memory device read and write transfers, but does NOT support other types of memory device transfers. To improve XIP performance, the XIP AHB-Lite interface has a 4-KB read cache.

As mentioned, Command mode and XIP mode are mutually exclusive. The operation modes share Tx and Rx FIFOs and memory interface logic. In Command mode, the Tx and Rx FIFOs are accessed through the SMIF registers and under software control. In XIP mode, the Tx and Rx FIFOs are under hardware control. The memory interface logic is controlled through the Tx and Rx FIFOs and is agnostic of the operation mode.

## 27.2.1 Tx and Rx FIFOs

The SMIF block has two Tx FIFOs and one Rx FIFO. These FIFOs provide an asynchronous clock domain transfer between clk\_hf logic and clk\_if\_tx/clk\_if\_rx memory interface logic. The memory interface logic is completely controlled through the Tx and Rx FIFOs.

- The Tx command FIFO transmits memory commands to the memory interface logic.
- The Tx data FIFO transmits write data to the memory interface transmit logic.
- The Rx data FIFO receives read data from the memory interface receive logic.

## 27.2.1.1 Tx Command FIFO

The Tx command FIFO consists of four 20-bit entries. Each entry holds a command. A memory transfer consists of a series of commands. In other words, a command specifies a phase of a memory transfer. Four different types of commands are supported:

- Tx command. A memory transfer must start with a Tx command. The Tx command includes a byte that is to be transmitted over the memory interface. The Tx command specifies the width of the data transfer (single, dual, quad, or octal data transfer). The Tx command specifies whether the command is for the last phase of the memory transfer (explicit "last command" indication). The Tx command specifies which of the four external devices are selected (multiple devices can be selected simultaneously); that is, the device selection as encoded by the Tx command is used for the complete memory transfer. The Tx command asserts the corresponding slave select lines. This is the reason every memory transfer should start with this command.
- TX\_COUNT command. The TX\_COUNT command specifies the number of bytes to be transmitted from the Tx data FIFO. This command relies on the Tx data FIFO to provide the bytes that are to be transmitted over the

memory interface. The TX\_COUNT command specifies the width of the data transfer and always constitutes the last phase of the memory transfer (implicit "last command" indication - de-asserts the slave select). Note that the TX\_COUNT command does not assert the slave select lines. This must be done by a Tx command preceding it.

- RX\_COUNT command. The RX\_COUNT command specifies the number of bytes to be received from the Rx data FIFO. This command relies on the Rx data FIFO to accept the bytes that are received over the memory interface. The RX\_COUNT command specifies the width of the data transfer and always constitutes the last phase of the memory transfer (implicit "last command" indication de-asserts the slave select). Note that the RX\_COUNT command does not assert the slave select lines. This must be done by a Tx command preceding it.
- DUMMY\_COUNT command. The DUMMY\_COUNT command specifies a number of dummy cycles. Dummy cycles are used to implement a turn-around (TAR) time in which the memory master changes from a transmitter driving the data lines to a receiver receiving on the same data lines. The DUMMY\_COUNT command never constitutes the last phase of the memory transfer (implicit NOT "last command" indication de-asserts the slave select); that is, it must be followed by another command. Note that the DUMMY\_COUNT command does not assert the slave select lines. This must be done by a Tx command preceding it.

Together, the four command types can be used to construct any SPI transfer. The Tx command FIFO is used by both the memory interface transmit and receive logic. This ensures lockstep operation. The Tx command is a representation of a queue of commands that are to be processed.

The software will write the sequence of commands into the Tx command FIFO to generate a sequence responsible for the communication with slave device. The software can read the number of used Tx command FIFO entries through the TX\_CMD\_FIFO\_STATUS.USED[2:0] register field.

The software can write to the Tx command FIFO through the MMIO TX\_CMD\_FIFO\_WR register. If software attempts to write to a full Tx command FIFO, the MMIO CTL.BLOCK field specifies the behavior:

- If CTL.BLOCK is '0', an AHB-Lite bus error is generated.
- If CTL.BLOCK is '1', the AHB-Lite write transfer is extended until an entry is available. This increases latency.

## 27.2.1.2 Tx Data FIFO

The Tx data FIFO consists of eight 8-bit entries. A Tx command FIFO TX\_COUNT command specifies the number of bytes to be transmitted; that is, specifies the number of Tx data FIFO entries used. The Tx data FIFO is used by the memory interface transmit logic.



Software can read the number of used Tx data FIFO entries through the TX\_DATA\_FIFO\_STATUS.USED[3:0] register field.

Software can write to the Tx data FIFO through the TX\_DATA\_FIFO\_WR1, TX\_DATA\_FIFO\_WR2, and TX\_DATA\_FIFO\_WR4 registers:

- The TX\_DATA\_FIFO\_WR1 register supports a write of a single byte to the FIFO.
- The TX\_DATA\_FIFO\_WR2 register supports a write of two bytes to the FIFO.
- The TX\_DATA\_FIFO\_WR4 register supports a write of four bytes to the FIFO. If software attempts to write more bytes than available entries in the Tx data FIFO, the MMIO CTL.BLOCK field specifies the behavior:
- If CTL.BLOCK is '0', an AHB-Lite bus error is generated.
- If CTL.BLOCK is '1', the AHB-Lite write transfer is extended until the required entries are available.

## 27.2.1.3 Rx Data FIFO

The Rx data FIFO consists of eight 8-bit entries. A Tx command FIFO RX\_COUNT command specifies the number of bytes to be received; that is, specifies the number of Rx data FIFO entries used. The memory interface transmit logic will stop generating the SPI clock when the Rx data FIFO is full. This is how flow control is achieved.

Software can read the number of used Rx data FIFO entries through the RX\_DATA\_FIFO\_STATUS.USED[3:0] register field.

Software can read from the Rx data FIFO through the MMIO RX\_DATA\_FIFO\_RD1, RX\_DATA\_FIFO\_RD2, and RX\_DATA\_FIFO\_RD4 registers:

- The RX\_DATA\_FIFO\_RD1 register supports a read of a single byte from the FIFO.
- The RX\_DATA\_FIFO\_RD2 register supports a read of two bytes from the FIFO.
- The RX\_DATA\_FIFO\_RD4 register supports a read of four bytes from the FIFO. If software attempts to read more bytes than available in the Rx data FIFO, the MMIO CTL.BLOCK field specifies the behavior:
- If BLOCK is '0', an AHB-Lite bus error is generated and hard fault occurs.

If BLOCK is '1', the AHB-Lite read transfer is extended until the bytes are available.

Software can also read the first byte of the RX data FIFO without changing the status of the FIFO through the RX\_DATA\_FIFO\_RD1\_SILENT register.

## 27.2.2 Command Mode

If CTL.XIP\_MODE is '0', the SMIF is in Command mode. Software generates SPI transfers by accessing the Tx FIFOs and Rx FIFO. Software writes to the Tx FIFOs and reads from the Rx FIFO. The Tx command FIFO has formatted commands (Tx, TX\_COUNT, RX\_COUNT, and DUMMY\_COUNT) that are described in the registers TRM.

Software should ensure that it generates correct memory transfers and accesses the FIFOs correctly. For example, if a memory transfer is generated to read four bytes from a memory device, software should read the four bytes from the Rx data FIFO. Similarly, if a memory transfer is generated to write four bytes to a memory device, software should write the four bytes to the Tx command FIFO or Tx data FIFO.

Incorrect software behavior can lock up the memory interface. For example, a memory transfer to read 32 bytes from a memory device, without software reading the Rx data FIFO will lock up the memory transfer as the memory interface cannot provide more than eight bytes to the Rx data FIFO (the Rx data FIFO has eight entries). This will prevent any successive memory transfers from taking place. Hence, the software should make sure that it read the FIFOs to avoid congestion. Note that a locked up memory transfer due to Tx or Rx FIFO states is still compliant to the memory bus protocol (but undesirable): the SPI protocol allows shutting down the interface clock in the middle of a memory transfer.

## 27.2.3 XIP Mode

If CTL.XIP\_MODE is '1', the SMIF is in XIP mode. Hardware automatically (without software intervention) generates memory transfers by accessing the Tx FIFOs and Rx FIFO. Hardware supports only memory read and write transfers. Other functionality such as status reads are not supported. This means operations such as writing into a flash device may not be supported by XIP mode. This is because the writing operation into a flash memory involves not only a write command transfer, but also a status check to verify the status of the operation.

- Hardware generates a memory read transfer for an AHB-Lite read transfer (to be precise: only for AHB-Lite read transfers that miss in the cache).
- Hardware generates a memory write transfer for an AHB-Lite write transfer.

Each slave device slot has a set of associated device configuration registers. To access a memory device in XIP mode, the corresponding device configuration registers (SMIFn\_DEVICEn) should be initialized. The device configuration register sets up the following parameters for memory:

- Write enable (WR\_EN): Used to disable writes in XIP mode.
- Crypto enable (CRYPTO\_EN): When enabled, all read access to the memory is decrypted and write access encrypted automatically.
- Data Select (DATA\_SEL): Selects the data lines to be used (Connecting SPI Memory Devices on page 362).



- Base address and size: Sets up the mapped memory space. Any access in this space is converted to the access to the external memory automatically.
- Read and write commands: Used to communicate with the external memory device. These commands are defined by multiple settings.

As different memory devices support different types of memory read and write commands, you must provide the hardware with device specifics, such that it can perform the automatic translations. To this end, each memory device has a set of MMIO registers that specify its memory read and write transfers. This specification includes:

- Presence and value of the SPI command byte.
- Number of address bytes.
- Presence and value of the mode byte.
- Number of dummy cycles.
- Specified data transfer widths.

The XIP interface logic produces an AHB-Lite bus error under the following conditions:

- The SMIF is disabled (SMIFn\_CTL.ENABLED is '0').
- The SMIF is not in XIP\_MODE (SMIFn\_CTL.XIP\_MODE is '0').
- The transfer request is not in a memory region.
- The transfer is a write and the identified memory region does not support writes (SMIFn\_DEVICEn\_CTL.WR\_EN is '0').
- In XIP mode (CTL.XIP\_MODE is '1') and dual quad SPI mode (ADDR\_CTL.DIV2 is '1') or the transfer address is not a multiple of 2.
- In XIP mode (CTL.XIP\_MODE is '1') and dual quad SPI mode (ADDR\_CTL.DIV2 is '1'), the transfer size is not a multiple of 2.

# 27.2.4 Cache

To improve XIP performance, the XIP AHB-Lite interface has a cache. The cache is defined as follows:

- 4 KB capacity.
- Read-only cache. Write transfers bypass the cache. A write to an address, which is prefetched in the cache, invalidates the associated cache subsector. If there is a write to a memory in Command mode then you must invalidate the cache while switching back to XIP mode.
- Four-way set associative, with a least recently used (LRU) replacement scheme.

Each XIP interface implements a 4-KB cache memory, enabled by default. Any XIP access can be cached if a cache is enabled. There are separate cache registers for the slow cache (in the clk\_slow domain) and fast cache (in the clk\_fast domain). The cache can be enabled using the SLOW\_CA\_CTL[ENABLED] or FAST\_CA\_CTL[ENABLED] registers. Read transfers that "hit" are processed by the cache. Read transfers that "miss" result in a XIP memory read transfer.

If CA\_CTL.PREF\_EN is '1', prefetching is enabled and if CA\_CTL.PREF\_EN is '0', prefetching is disabled. If prefetch is enabled, a cache miss results in a 16 B (subsector) refill for the missing data AND a 16 B prefetch for the next sequential data (independent of whether this data is already in the cache or not).

Cache coherency is not supported by the hardware. For example, an XIP interface 0 write to an address in the XIP interface 0 cache invalidates (clears) the associated cache subsector in the XIP interface 0 cache, but not in the XIP interface 1 cache. This means XIP interface 1 cache now has outdated data. The user code can manually invalidate cache by using the SLOW\_CA\_CMD[INV] or FAST\_CA\_CMD[INV] register.

Caches should also be invalidated upon mode transitions. For example, in Command mode, a write to an address in the cache interface will cause the data in the cache interface to be outdated. The cache should be invalidated when transitioning to XIP mode to ensure that only valid data is used.

# 27.2.5 Arbitration

The SMIF provides two AHB-Lite slave interfaces to CPUSS (one fast interface and one slow interface). Both interfaces have a cache (as described in 27.2.4 Cache) and can generate XIP requests to the external memory devices.

An arbitration component (as shown in Figure 27-1) arbitrates between the two interfaces. Arbitration is based on the master identifier of the AHB-Lite transfer. The arbitration priority is specified by a system wide priority. Each master identifier has a 2-bit priority level ("0" is the highest priority level and "3" is the lowest priority level). Master identifiers with the same priority level are within the same priority group. Within a priority group, round-robin arbitration is performed.

# 27.2.6 Deselect Delay

The SMIF supports configuration of deselect delay between transfers. The SMIFn\_CTL.DESELECT\_DELAY field controls the minimum number of interface cycles to hold the chip select line inactive.

# 27.2.7 Cryptography

In XIP mode, a cryptography component supports on-the-fly encryption for write data and on-the-fly decryption for read data. The use of on-the-fly cryptography is determined by a device's MMIO CTL.CRYPTO\_EN field. In Command mode, the cryptography component is accessible through a register interface to support offline encryption and decryption.



The usage scenario for cryptography is: data is encrypted in the external memory devices. Therefore, memory read and write data transfers require decryption and encryption functionality respectively. By storing data encrypted in the external memory devices (nonvolatile devices), leakage of sensitive data is avoided.

Encryption and decryption are based on the AES-128 forward block cipher: advanced encryption standard block cipher with a 128-bit key. KEY[127:0] is a secret (private) key programmed into the CRYPTO\_KEY3, ..., CRYPTO\_KEY0 registers. These registers are software write-only: a software read returns "0". In the SMIF

hardware, by applying AES-128 with KEY[127:0] on a plaintext PT[127:0], we get a ciphertext CT[127:0].

In XIP mode, the XIP address is used as the plaintext PT[]. The resulting ciphertext CT[] is used on-the-fly and not software accessible. The XIP address is extended with the CRYPTO\_INPUT3, ..., CRYPTO\_INPUT0 registers.

In Command mode, the MMIO CRYPTO\_INPUT3, ..., CRYPTO\_INPUT0 registers provide the plaintext PT[]. The resulting ciphertext CT[] is provided through the MMIO CRYPTO\_OUTPUT3, ..., CRYPTO\_OUTPUT0 registers.

Figure 27-2 illustrates the functionality in XIP and Command modes.





Figure 27-2. Cryptography in XIP and Command Modes

In XIP mode, the resulting ciphertext CT[] (of the encrypted address) is XOR'd with the memory transfer's read data or write data. Note that the AES-128 block cipher is on the address of the data and not on the data itself. For memory read transfers, this means that as long as the latency of the memory transfer's read data is longer than the AES-128 block cipher latency, the on-the-fly decryption does not add any delay. Figure 27-3 illustrates the complete XIP mode functionality.

The XIP mode only encrypts the address and XORs with the data; to implement the same in Command mode, you must provide the address as the PT[] into the crypto\_INPUTx registers.

Figure 27-3. XIP Mode Functionality





# 27.3 Memory Device Signal Interface

The SMIF acts as a master for SPI applications. SPI requires the definition of clock polarity and phase. In SPI mode, the SMIF supports a single clock polarity and phase configuration:

- Clock polarity (CPOL) is '0': the base value of the clock is 0.
- Clock phase (CPHA) is '0': driving of data is on the falling edge of the clock; capturing of data is specified by CTL.CLOCK\_IF\_RX\_SEL.

The above configuration is also known as SPI configuration 0 and is supported by SPI memory devices.

# 27.3.1 Specifying Memory Devices

The SMIF requires that the memory devices are defined for their operation in XIP mode. The SMIF supports up to four memory devices. Each memory device is defined by a set of registers. The memory device specific register structure includes:

- The device base address and capacity. The ADDR register specifies the memory device's base address in the PSoC 6 MCU address space and the MASK register specifies the memory device's size/capacity. If a memory device is not present or is disabled, the ADDR and MASK registers specify a memory device with 0 B capacity. Typically, the devices' address regions in the PSoC 6 MCU address space are non-overlapping (except for dual-quad SPI mode) to ensure that the activation of select signals is mutually exclusive.
- The device data signal connections (as described in Connecting SPI Memory Devices on page 362).
- The definition of a read transfer to support XIP mode.

# 27.3.2 Connecting SPI Memory Devices

■ The definition of a write transfer to support XIP mode.

Each memory device uses a dedicated device select signal: memory device 0 uses select[0], memory device 1 uses select[1], and so on. In other words, there is a fixed, one-toone connection between memory device, register set, and select signal connection.

In XIP mode, the XIP AHB-Lite bus transfer address is compared with the device region. If the address is within the device region, the device select signal is activated. If an XIP AHB-Lite bus transfer address is within multiple regions (this is possible if the device regions overlap), all associated device select signals are activated. This overlap enables XIP in dual-quad SPI mode: the command, address, and mode bytes can be driven to two quad SPI devices simultaneously.

In XIP mode, dual quad SPI mode requires the ADDR\_CTL.DIV2 field of the selected memory devices to be set to '1'. When this field is '1', the transfer address is divided by 2 and the divided by 2 address is provided to the memory devices.

In dual quad SPI mode, each memory device contributes a 4-bit nibble for each 8-bit byte. However, both memory devices are quad SPI memories with a byte interface. Therefore, the transfer size must be a multiple of 2.

The XIP\_ALIGNMENT\_ERROR interrupt cause is set under the following conditions (in XIP mode and when ADDR CTL.DIV2 is '1'):

- The transfer address is not a multiple of 2. In this case the divided by 2 address for the memory devices is incorrect.
- The transfer size is not a multiple of 2. In this case, the memory devices contribute only a nibble of a byte. This is not supported as the memory devices have a byte interface.

Memory device I/O signals (SCK,  $\overline{CS}$ , SI/IO0, SO/IO1, IO2, IO3, IO4, IO5, IO6, IO7) are connected to the SMIF I/O signals (clk, select[3:0], and spi\_data[7:0]). Not all memory devices provide the same number of I/O signals.

Memory Device	IO Signals
Single SPI memory	SCK, CS, SI, SO. This memory device has two data signals (SI and SO).
Dual SPI memory	SCK, CS, IO0, IO1. This memory device has two data signals (IO0, IO1).
Quad SPI memory	SCK, CS, IO0, IO1, IO2, IO3. This memory device has four data signals (IO0, IO1, IO2, IO3).
Octal SPI memory	SCK, CS, IO0, IO1, IO2, IO3, IO4, IO5, IO6, IO7. This memory device has eight data signals (IO0, IO1, IO2, IO3, IO4, IO5, IO6, IO7).

Table 27-1. Memory Device I/O Signals

Table 27-1 illustrates that each memory has a single clock signal SCK, a single (low active) select signal ( $\overline{CS}$ ), and multiple data signals (IO0, IO1, ...).

Each memory device has a fixed select signal connection (to select[3:0]).



Each memory device has programmable data signal connections (to data[7:0]): the CTL.DATA\_SEL[1:0] field specifies how a device's data signals are connected. The CTL.DATA\_SEL[1:0] is responsible for configuring the selection of data lines to be used by a slave. This is not to be confused with the select lines that are used for addressing the four slaves of the SMIF master. This information is used by the SMIF interface to drive out data on the correct spi\_data[] outputs and capture data from the correct spi\_data[] inputs. If multiple device select signals are activated, the same data is driven to all selected devices simultaneously.

Not all data signal connections are legal/supported. Supported connections are dependent on the type of memory device.

DATA_SEL[1:0]	Single SPI Device	Dual SPI Device	Quad SPI Device	Octal SPI Device
0	spi_data[0] = SI spi_data[1] = SO	spi_data[0] = IO0 spi_data[1] = IO1	spi_data[0] = IO0 … spi_data[3] = IO3	spi_data[0] = IO0 … spi_data[7] = IO7
1	spi_data[2] = SI spi_data[3] = SO	spi_data[2] = IO0 spi_data[3] = IO1	lllegal	Illegal
2	spi_data[4] = SI spi_data[5] = SO	spi_data[4] = IO0 spi_data[5] = IO1	spi_data[4] = IO0 … spi_data[7] = IO3	Illegal
3	spi_data[6] = SI spi_data[7] = SO	spi_data[6] = IO0 spi_data[7] = IO1	lllegal	Illegal

Table 27-2. Data Signal Connections


Memory devices can:

- Use shared data signal connections.
- Use dedicated data signal connections. This reduces the load on the data lines allowing faster signal level changes, which in turn allows for a faster I/O interface.

Note that dual-quad SPI mode requires dedicated data signals to enable read and/or write data transfer from and to two quad SPI devices simultaneously.

Figure 27-4 illustrates memory device 0, which is a single SPI memory with data signals connections to spi\_data[1:0].

Figure 27-4. Single SPI Memory Device 0 Connected to spi\_data[1:0]





Because of the pin layout, you might want to connect a memory device to specific data lines. Figure 27-5 illustrates memory device 0, which is a single SPI memory with data signals connections to spi\_data[7:6].




Figure 27-5. Single SPI Memory Device 0 Connected to spi data[7:6]

Figure 27-6 illustrates memory devices 0 and 1, both of which are single SPI memories. Each device uses dedicated data signal connections. The device address regions in the PSoC 6 MCU address space must be non-overlapping to ensure that the activation of select[0] and select[1] are mutually exclusive.




Figure 27-6. Single SPI Memory Devices 0 and 1 - Dedicated Data Signal

Figure 27-7 illustrates memory devices 0 and 1, both of which are single SPI memories. Both devices use shared data signal connections. The devices' address regions in the PSoC 6 MCU address space must be non-overlapping to ensure that the activation of select[0] and select[1] are mutually exclusive. Note that this solution increases the load on the data lines, which may result in a slower I/O interface.







Figure 27-7. Single SPI Memory Devices 0 and 1 - Shared Data Signal






Figure 27-9 illustrates memory devices 0 and 1, device 0 is a single SPI memory and device 1 is a quad SPI memory. Each device uses dedicated data signal connections. The device address regions in the PSoC 6 MCU address space must be non-overlapping to ensure that the activation of select[0] and select[1] are mutually exclusive.






Figure 27-9. Single SPI Memory 0 and Quad SPI Memory 1 - Dedicated Data Signal

Figure 27-10 illustrates memory devices 0 and 1, device 0 is a single SPI memory and device 1 is a quad SPI memory. Both devices use shared data signal connections. The device address regions in the PSoC 6 MCU address space must be non-overlapping to ensure that the activation of select[0] and select[1] are mutually exclusive.




Figure 27-10. Single SPI Memory Device 0 and Quad SPI Memory Device 1 - Shared Data Signal

Figure 27-11 illustrates memory devices 0 and 1, both of which are quad SPI memories. Each device uses dedicated data signal connections. The device address regions in the PSoC 6 MCU address space are the same to ensure that the activation of select[0] and select[1] are the same (in XIP mode). This is known as a dual-quad configuration: during SPI read and write transfers, each device provides a nibble of a byte.







Figure 27-11. Quad SPI Memory Devices 0 and 1

Figure 27-12 illustrates memory device 0, which is a octal SPI memory with data signals connections to spi\_data[7:0]. Figure 27-12. Octal SPI Memory Device 0



# 27.3.3 SPI Data Transfer

SPI data transfer uses most-significant-bit (MSb) for the first data transfer. This means that for a byte B, consisting of bits b7, b6, ..., b0, bit b7 is transferred first, followed by bit b6, and so on. For dual, quad, dual quad, and octal SPI transfers, multiple



bits are transferred per cycle. For a single SPI device and device data signal connections to spi\_data[1:0] (DATA\_SEL is "0"), Table 27-3 summarizes the transfer of byte B.

Cycle	Data Transfer
0	For a write transfer: b7 is transferred on data[0] and SI/IO0.
0	For a read transfer: b7 is transferred on data[1] and SO/IO1.
1	For a write transfer: b6 is transferred on data[0] and SI/IO0.
1	For a read transfer: b6 is transferred on data[1] and SO/IO1.
0	For a write transfer: b5 is transferred on data[0] and SI/IO0.
2	For a read transfer: b5 is transferred on data[1] and SO/IO1.
3	For a write transfer: b4 is transferred on data[0] and SI/IO0.
5	For a read transfer: b4 is transferred on data[1] and SO/IO1.
4	For a write transfer: b3 is transferred on data[0] and SI/IO0.
4	For a read transfer: b3 is transferred on data[1] and SO/IO1.
5	For a write transfer: b2 is transferred on data[0] and SI/IO0.
5	For a read transfer: b2 is transferred on data[1] and SO/IO1.
6	For a write transfer: b1 is transferred on data[0] and SI/IO0.
0	For a read transfer: b1 is transferred on data[1] and SO/IO1.
7	For a write transfer: b0 is transferred on data[0] and SI/IO0.
1	For a read transfer: b0 is transferred on data[1] and SO/IO1.

#### Table 27-3. Single Data Transfer

Note that in single SPI data transfer, the data signals are uni-directional: in the table, data[0] is exclusively used for write data connected to the device SI input signal and data[1] is exclusively used for read data connected to the device SO output signal.

For a dual SPI device and device data signal connections to data[1:0] (DATA\_SEL is "0"), Table 27-4 summarizes the transfer of byte B.

Cycle	Data Transfer		
0	b7, b6 are transferred on data[1:0] and IO1, IO0.		
1	b5, b4 are transferred on data[1:0] and IO1, IO0.		
2	b3, b2 are transferred on data[1:0] and IO1, IO0.		
3	b1, b0 are transferred on data[1:0] and IO1, IO0.		

Table 27-4. Dual Data Transfer

For a quad SPI device and device data signal connections to data[3:0] (DATA\_SEL is "0"), Table 27-5 summarizes the transfer of byte B.

Table 27-5. Quad Data Transfer

Cycle	Cycle Data Transfer			
0	b7, b6, b5, b4 are transferred on data[3:0] and IO3, IO2, IO1, IO0.			
1	b3, b2, b1, b0 are transferred on data[3:0] and IO3, IO2, IO1, IO0.			

For a octal SPI device and device data signal connections to data[7:0] (DATA\_SEL is "0"), Table 27-6 summarizes the transfer of byte B.

#### Table 27-6. Octal Data Transfer

Cycle	Data Transfer		
0	b7, b6, b5, b4, b3, b2, b1, b0 are transferred on data[7:0] and IO7, IO6, IO5, IO4, IO3, IO2, IO1, IO0.		



In dual-quad SPI mode, two quad SPI devices are used.

- The first device (the device with the lower device structure index) should have device data signal connections to data[3:0] (DATA\_SEL is 0).
- The second device (the device with the higher device structure index) should have device data signal connection to data[7:4] (DATA\_SEL is 2).

The command and data phases of the SPI transfer use different width data transfers:

- The command, address, and mode bytes use quad SPI data transfer.
- The read data and write data use octal data transfer. Each device provides a nibble of each data byte: the first device provides the lower nibble and the second device provides the higher nibble.

Table 27-7 summarizes the transfer of a read data and write data byte B.

Cycle	Data transfer	
0	b7, b6, b5, b4 are transferred on data[7:4] and second device IO3, IO2, IO1, IO0.	
0	b3, b2, b1, b0 are transferred on data[3:0] and first device IO3, IO2, IO1, IO0.	

# 27.3.4 Example of Setting up SMIF

Devices 0 and 1 are used to implement the dual-quad SPI mode. Both devices are 1 MB / 8 Mb; the address requires 3 bytes. Device 0 has device data signal connections to data[3:0] and device 1 has device data signal connections to data[7:4].




Figure 27-13. Setting up SMIF

For dual quad SPI mode, the AHB-Lite bus transfer address is divided by two. Cryptography and write functionality are disabled in the following example.

#define MASK_	1MB 0xfff00000;	
DEV0_ADDR	= CPUSS_SMIF_BASE;	
DEV0_MASK	= MASK_1MB // MASK: 1 MB region	
DEV0_CTL	=(0 << SMIF_DEVICE_CTL_DATA_SEL_Pos)	<pre>// DATA_SEL: data[3:0]</pre>
	(0 << SMIF_DEVICE_CTL_CRYPTO_EN_Pos)	// CRYPTO_EN
	<pre>(0 &lt;&lt; SMIF_DEVICE_CTL_WR_EN_Pos));</pre>	// WR_EN
DEV0_ADDR_CTL	= (1 << SMIF_DEVICE_ADDR_CTL_DIV2_Pos)	// DIV2: enabled
	((3-1) << SMIF_DEVICE_ADDR_CTL_SIZE2_	Pos)); // SIZE: 3 B address



DEV1_ADDR	= CPUSS_SMIF_BASE;	
DEV1_MASK	= 0xfff00000; // MASK: 1 MB region	
DEV1_CTL	<pre>= (2 &lt;&lt; SMIF_DEVICE_CTL_DATA_SEL_Pos)</pre>	// DATA_SEL: data[7:4]
	(0 << SMIF_DEVICE_CTL_CRYPTO_EN_Pos)	// CRYPTO_EN
	<pre>(1 &lt;&lt; SMIF_DEVICE_CTL_WR_EN_Pos));</pre>	// WR_EN
DEV1_ADDR_CTL	= (1 << SMIF_DEVICE_ADDR_CTL_DIV2_Pos)	// DIV2: enabled
	<pre>((3-1) &lt;&lt; SMIF_DEVICE_ADDR_CTL_SIZE2_Po</pre>	s)); // SIZE: 3 B address

For XIP read transfers, the 0xEB command/instruction is used (Figure 27-14 illustrates a two-byte transfer from devices 0 and 1 in dual quad SPI mode).




Figure 27-14. Two-Bye Transfer in Dual Quad SPI Mode 0xEB instruction, instruction 1 bit/cycle; address, mode, data 4 bits/cycle

The definition of a read transfer is as follows:

Note that the command uses single data transfer, the address and mode byte use quad data transfer, and the read data byte uses octal data transfer.

# 27.4 Triggers

The SMIF has two level-sensitive triggers:

- tr\_tx\_req is associated with the Tx data FIFO.
- tr\_rx\_req is associated with the Rx data FIFO.



If the SMIF is enabled (CTL.ENABLED is '1') and Command operation mode is selected (CTL.XIP\_MODE is '0'), the trigger functionality is enabled. If the SMIF is disabled (CTL.ENABLED is '0') or the XIP operation mode is selected (CTL.XIP\_MODE is '1'), the triggers functionality is disabled. The trigger functionality is defined as follows:

- The MMIO TX\_DATA\_FIFO\_CTL.TRIGGER\_LEVEL field specifies a number of FIFO entries. The tr\_tx\_req trigger is active when the number of used Tx data FIFO entries is smaller or equal than the specified number; that is, TX\_DATA\_FIFO\_STATUS.USED ≤ TRIGGER\_LEVEL.
- The MMIO RX\_DATA\_FIFO\_CTL.TRIGGER\_LEVEL field specifies a number of FIFO entries. The tr\_rx\_req trigger is active when the number of used Rx data FIFO entries is greater than the specified number; that is, RX\_DATA\_FIFO\_STATUS.USED > TRIGGER\_LEVEL.

# 27.5 Interrupts

The SMIF has a single interrupt output with six interrupt causes:

- INTR.TR\_TX\_REQ. This interrupt cause is activated in Command mode when the tr\_tx\_req trigger is activated.
- INTR.TR\_RX\_REQ. This interrupt cause is activated in Command mode when the tr\_rx\_req trigger is activated.
- INTR.XIP\_ALIGNMENT\_ERROR. This interrupt cause is activated in XIP mode when the selected device's ADDR\_CTL.DIV2 field is '1' and the AHB-Lite bus address is not a multiple of 2, or the requested transfer size is not a multiple of 2. This interrupt cause identifies erroneous behavior in dual-quad SPI mode (the selected device ADDR\_CTL.DIV2 field is set to '1').
- INTR.TX\_CMD\_FIFO\_OVERFLOW. This interrupt cause is activated in Command mode, on an AHB-Lite write transfer to the Tx command FIFO (TX\_CMD\_FIFO\_WR) with insufficient free entries.
- INTR.TX\_DATA\_FIFO\_OVERFLOW. This interrupt cause is activated in Command mode, on an AHB-Lite write transfer to the Tx data FIFO (TX\_DATA\_FIFO\_WR1, TX\_DATA\_FIFO\_WR2, and TX\_DATA\_FIFO\_WR4) with insufficient free entries.
- INTR.RX\_DATA\_FIFO\_OVERFLOW. This interrupt cause is activated in Command mode, on an AHB-Lite read transfer from the Rx data FIFO (RX\_DATA\_FIFO\_RD1, RX\_DATA\_FIFO\_RD2, and RX\_DATA\_FIFO\_RD4) with insufficient free entries.

# 27.6 Sleep Operation

The SMIF hardware is operational in the Sleep and Active power modes. In the Sleep power mode, only DMA driven transactions can be performed because the CPU acting as the SPI master is not active.

# 27.7 Performance

Accesses to the external memory will have some latency, which is dependent upon the mode of SMIF operation, the amount of data being transferred, caching, and cryptography. In Command mode, the number of interface clock cycles per transfer is determined by the equation:

$$\begin{array}{l} Time \text{ to Transfer N bytes} = \left( \left( \frac{opcode \text{ size}}{opcode \text{ width}} \right) + \left( \frac{address \text{ size}}{address \text{ width}} \right) + \left( \frac{mode \text{ size}}{mode \text{ width}} \right) + dummycycles + \left( \frac{data \text{ size}}{data \text{ width}} \right) \right) \end{array}$$

For example, in Figure 27-14, the equation to calculate the number of cycles would be (22 cycles = [8 bit instruction/1 single width] + [24 bit address/4 width] + [8 bit mode/4 width] + 4 dummy cycles + [16 bit data/8 width]).

In XIP Mode, the performance is affected by the cache. For data reads that hit in the cache, the read will not incur any interface cycles. Read operations that miss in the cache will occur as a normal SMIF read operation and, if prefetching is enabled, will result in two 16 B cache sub-sector refills. Writes to external memory in XIP mode will occur as a normal SMIF write operation.

Enabling cryptography may impact SMIF performance. The AES-128 block cipher has a typical latency of 13 clk\_hf cycles. This means that for transfers that take more than 13 cycles, the on-the-fly decryption does not add any delay. If the transfer is less than 13 cycles, the transfer latency will be 13 cycles. When the cache is enabled, the 13-cycle latency for encryption is incurred only once for every 16 B fetched for the cache.

# 28. CAN FD Controller



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

# 28.1 Overview

The CAN FD controller complies with the ISO11898-1 (CAN specification Rev. 2.0 parts A and B). In addition, it supports the Time-Triggered CAN (TTCAN) protocol defined in ISO 11898-4.

All message handling functions are implemented by the RX and TX handlers. The RX handler manages message acceptance filtering, transfer of received messages from the CAN core to a message RAM, and receive message status information. The TX handler transfers transmit messages from the message RAM to the CAN core and provides transmit status information.

Two separate clocks are provided to the CAN FD controller: CAN clock (clk\_can) for CAN operation and system clock (clk\_sys) for internal block operation. Acceptance filtering is implemented by a combination of up to 192 filter elements, where each can be configured as a range, as a bit mask, or as a dedicated ID filter.

The CAN FD controller functions only in Active and Sleep power modes. In DeepSleep mode, it is not functional but is fully retained except the Shared Time Stamp (TS) counter. In Hibernate power mode, the controller is neither functional nor retained.

# 28.1.1 Features

The CAN FD controller has the following features:

- Flexible data-rate (FD) (ISO 11898-1: 2015)
  - Up to 64 data bytes per message
  - Maximum 8 Mbps supported
- Time-Triggered (TT) communication on CAN (ISO 11898-4: 2004)

□ TTCAN protocol level 1 and level 2 completely in hardware

- AUTOSAR support
- Acceptance filtering
- Two configurable receive FIFOs
- Up to 64 dedicated receive buffers
- Up to 32 dedicated transmit buffers
- Configurable transmit FIFO
- Configurable transmit queue
- Configurable transmit event FIFO



- Programmable loop-back test mode
- Power-down support
- Shared message RAM (MRAM)
- Receive FIFO top pointer logic
  - Enables DMA access on the FIFO
- DMA for debug message and received FIFOs
- Shared time stamp counter

Note: Refer to the device datasheet to identify which device supports M\_TTCAN and the total size of the related MRAM.

# 28.1.2 Features Not Supported

- Asynchronous serial communication (ASC)
- Interrupt of Bit Error Corrected (IR.BEC) in M\_TTCAN
  - □ This bit is fixed at '0'.

# 28.2 Configuration

28.2.1 Block Diagram

<Sync <DMA IF on <Triggers on Rx FIFOs> <CAN IF> Debug Msg.> triggers) M TTCAN Group M TTCAN Decode SRAM Arbite <sram w/r> m w/r> (fault report IF> <fault report TTCANFD Wrappe M. TTCAN Cha <sram Shared MRAM w/r> <reg w/r> rom SRAM Power Contro TTCANFD Wrat RX FIFO Top AHB SIV IF <ahb> <reg/sram <reg/sram acc.> clkstop IF> <counter value> <interrup Time Counter (interrupts> TTCANFD Regs <global control> <intr status> <chk enable/err\_inj> <reg w/r>

Figure 28-1. M\_TTCAN Block Diagram

# 28.2.2 Dual Clock Sources

The M\_TTCAN channel has two clock inputs: clk\_can and clk\_sys. The clk\_can, derived from the system peripheral clock dividers, is used for the CAN (or CAN FD) operation. The clk\_sys is used for everything except CAN operation; for example, register accesses, SRAM accesses and so on. For the CAN FD operation, it is recommended to use 20 MHz, 40 MHz, or 80 MHz; for clk\_can. clk\_sys must run equal to or faster than clk\_can, and it is allowed to be derived from a spread-spectrum PLL to minimize EMC unlike clk\_can.

See the Clocking System chapter on page 240 for more details about clock configuration.

# 28.2.3 Interrupt Lines

The M\_TTCAN channel provides two interrupt lines: interrupt0 and interrupt1. Interrupts from any source within the M\_TTCAN channel can be routed either to interrupt0 or interrupt1 by using the ILS and TTILS registers. By default, all interrupts are routed to interrupt0. By programming Enable Interrupt Line 0 (ILE.EINT0) and Enable Interrupt Line 1 (ILE.EINT1), the interrupt lines can be enabled or disabled separately for each interrupt source.



# 28.3 Functional Description

# 28.3.1 Operation Modes

### 28.3.1.1 Software Initialization

This refers to setting or resetting the initialization bit (CCCR.INIT). The CCCR.INIT bit is set

- either by software or hardware reset
- when an uncorrected bit error is detected in MRAM
- by going Bus Off

While the CCCR.INIT is set:

- message transfer from and to the CAN bus is stopped
- the status of the CAN bus output canfd[0].ttcan\_tx[0] is recessive (high)
- the protocol error counters are unchanged

Setting CCCR.INIT does not change any configuration register.

Resetting CCCR.INIT finishes the software initialization. The CAN FD controller then synchronizes itself to the data transfer on the CAN bus by waiting for the occurrence of a sequence of 11 consecutive recessive bits (Bus Idle) before it can take part in bus activities and start the message transfer.

# Access/Set/Reset Properties of Registers Affected by Configuration Change Enable (CCCR.CCE)

Access to the configuration registers is only enabled when both bits CCCR.INIT and CCCR.CCE are set (writeprotected). CCCR.CCE can only be set/reset while CCCR.INIT is 1. CCCR.CCE is automatically reset when CCCR.INIT is reset.

The following registers are reset when CCCR.CCE is set

- HPMS High Priority Message Status
- RXF0S RX FIFO 0 Status
- RXF1S RX FIFO 1 Status
- TXFQS TX FIFO/Queue Status
- TXBRP TX Buffer Request Pending
- TXBTO TX Buffer Transmission Occurred
- TXBCF TX Buffer Cancellation Finished
- TXEFS TX Event FIFO Status
- TTOST TT Operation Status
- TTLGT TT Local and Global Time, only Global Time TTLGT.GT is reset
- TTCTC TT Cycle Time and Count
- TTCSM TT Cycle Sync Mark

In addition

- Timeout Counter value (TOCV.TOC[15:0]) is preset to the value configured by the Timeout Period (TOCC.TOP[15:0]) when CCCR.CCE is set.
- State machines of TX and RX handlers are held in idle state while CCCR.CCE is 1.

The following registers are only writeable while CCCR.CCE is 0.

- TXBAR TX Buffer Add Request
- TXBCR TX Buffer Cancellation Request

Test Mode Enable (CCCR.TEST) and Bus Monitoring mode (CCCR.MON) can only be set by the CPU while CCCR.INIT is 1 and CCCR.CCE is 1. Both bits may be reset at any time.

Disable Automatic Retransmission (CCCR.DAR) can only be set/reset while CCCR.INIT is 1 and CCCR.CCE is 1.

#### Message RAM Initialization

Each MRAM word should be reset by writing 0x00000000 before configuration of the CAN FD controller. This prevents MRAM bit errors when reading uninitialized words, and also avoids unexpected filter element configurations in MRAM.

# 28.3.1.2 Normal Operation

The M\_TTCAN's default operating mode after hardware reset is event-driven CAN communication without time triggers (TTOCF.OM = 00). Both CCCR.INIT and CCCR.CCE must be set before the TT operation mode is changed.

When M\_TTCAN is initialized and CCCR.INIT is reset to zero, M\_TTCAN synchronizes itself to the CAN bus and is ready for communication.

After passing the acceptance filtering, received messages including Message ID and DLC are stored into a dedicated RX buffer or into RX FIFO 0 or RX FIFO 1.

For messages to be transmitted, dedicated TX buffers and a TX FIFO/TX queue can be initialized or updated. Automated transmission on reception of remote frames is not implemented.

# 28.3.1.3 CAN FD Operation

The two variants in CAN FD frame transmission are:

- CAN FD frame without bit rate switching
- CAN FD frame where the control, data, and CRC fields are transmitted with a higher bit rate than the beginning and end of the frame

The previously reserved bit in CAN frames with 11-bit identifiers and 29-bit identifiers will now be decoded as FDF bit.

- FDF = recessive signifies a CAN FD frame
- FDF = dominant signifies a classic CAN frame



In a CAN FD frame, the two bits following FDF, reserved bits (res), and bit rate switch (BRS) decide whether the bit rate inside the CAN FD frame is switched. A CAN FD bit rate switch signified by res is dominant and BRS is recessive. The coding of res as recessive is reserved for future expansion of the protocol. If the M\_TTCAN receives a frame with FDF and res as recessive, it will signal a Protocol Exception Event by setting the PSR.PXE bit. When Protocol Exception Handling is enabled (CCCR.PXHD = 0), it causes the operation state to change from Receiver (PSR.ACT = 10) to Integrating (PSR.ACT = 00) at the next sample point. If Protocol Exception Handling is disabled (CCCR.PXHD = 1), the M\_TTCAN will treat a recessive res bit as a form error and respond with an error frame.

CAN FD operation is enabled by programming CCCR.FDOE. If CCCR.FDOE is '1', transmission and reception of CAN FD frames is enabled. Transmission and reception of classic CAN frames is always possible. Whether a CAN FD frame or a classic CAN frame is transmitted can be configured via the FDF bit in the respective TX buffer element. With CCCR.FDOE as '0', received frames are interpreted as classic CAN frames, which leads to the transmission of an error frame when receiving a CAN FD frame. When CAN FD operation is disabled, no CAN FD frames are transmitted even if the FDF bit of a TX buffer element is set. CCCR.FDOE and CCCR.BRSE can only be changed while CCCR.INIT and CCCR.CCE are both set.

With CCCR.FDOE as '0', the setting of FDF and BRS is ignored and frames are transmitted in classic CAN format. When CCCR.FDOE = 1 and CCCR.BRSE = 0, only FDF of a TX buffer element is evaluated. When CCCR.FDOE = 1 and CCCR.BRSE = 1, transmission of CAN FD frames with bit rate switching is enabled. All TX buffer elements with FDF and BRS bits set are transmitted in CAN FD format with bit rate switching.

A mode change during CAN operation is only recommended under the following conditions:

- The failure rate in the CAN FD data phase is significantly higher than in the CAN FD arbitration phase. In this case disable the CAN FD bit rate switching option for transmissions.
- During system startup, all nodes transmit classic CAN messages until it is verified that they can communicate in CAN FD format. If this is true, all nodes switch to CAN FD operation.
- Wake-up messages in CAN partial networking must be transmitted in classic CAN format.
- End-of-line programming occurs in case all nodes are not CAN FD capable. Non-CAN FD nodes are held in Silent mode until programming is completed. Then all nodes switch back to classic CAN communication.

In the CAN FD format, the coding of the DLC differs from the standard CAN format. The DLC codes 0 to 8 have the same coding as in standard CAN, codes 9 to 15, which in standard

CAN have a data field of 8 bytes, are coded according to Table 28-1.

Table 28-1. Extended Coding of DLC in CAN FD

DLC	9	10	11	12	13	14	15
Number of Data Bytes	12	16	20	24	32	48	64

In CAN FD frames, the bit timing will be switched inside the frame after the (BRS) bit, if this bit is recessive. Before the BRS bit, in the CAN FD arbitration phase, the nominal CAN bit timing is used as defined by the Nominal Bit Timing and Prescaler Register (NBTP). In the following CAN FD data phase, the data phase bit timing is used as defined by the Data Bit Timing and Prescaler Register (DBTP). The bit timing is switched back from the data phase timing at the CRC delimiter or when an error is detected, whichever occurs first.

The maximum configurable bit rate in the CAN FD data phase depends on the CAN clock frequency (clk\_can). For example, with a CAN clock frequency of 20 MHz and the shortest configurable bit time of 4 tq, the bit rate in the data phase is 5 Mbit/s.

In both data frame formats, CAN FD and CAN FD with bit rate switching, the value of the bit ESI (Error Status Indicator) is determined by the transmitter's error state at the start of the transmission. If the transmitter is error passive, ESI is transmitted recessive, else it is transmitted dominant.

# 28.3.1.4 Transmitter Delay Compensation

During the data phase of a CAN FD transmission only one node is a transmitter; all others are receivers. The length of the bus line has no impact. When transmitting via pin canfd[0].ttcan\_tx[0], the M\_TTCAN receives the transmitted data from its local CAN transceiver via pin canfd[0].ttcan\_rx[0]. The received data is delayed by the transmitter delay. In case this delay is greater than TSEG1 (time segment before sample point), a bit error is detected. To enable a data phase bit time that is even shorter than the transmitter delay, the delay compensation is introduced. Without transmitter delay compensation, the bit rate in the data phase of a CAN FD frame is limited by the transmitter delay.

#### Description

The M\_TTCAN's protocol unit has implemented a delay compensation mechanism to compensate the transmitter delay. This enables transmission with higher bit rates during the CAN FD data phase, independent of the delay of a specific CAN transceiver.

To check for bit errors during the data phase of transmitting nodes, the delayed transmit data is compared against the received data at the Secondary Sample Point (SSP). If a bit error is detected, the transmitter will react on this bit error at the next following regular sample point. During the



arbitration phase the delay compensation is always disabled.

The transmitter delay compensation enables configurations where the data bit time is shorter than the transmitter delay, it is described in detail in the new ISO 11898-1:2015. It is enabled by setting bit DBTP.TDC.

The received bit is compared against the transmitted bit at the SSP. The SSP position is defined as the sum of the measured delay from the M\_TTCAN's transmit output canfd[0].ttcan\_tx[0] through the transceiver to the receive input rx plus the transmitter delay compensation offset as configured by TDCR.TDCO. The transmitter delay compensation offset is used to adjust the position of the SSP inside the received bit (for example, half of the bit time in the data phase). The position of the secondary sample point is rounded down to the next integer number of mtq (clk\_can period).

PSR.TDCV shows the actual transmitter delay compensation value. PSR.TDCV is cleared when CCCR.INIT is set and is updated at each transmission of an FD frame while DBTP.TDC is set.

The following boundary conditions must be considered for the transmitter delay compensation implemented in the M\_TTCAN:

- The sum of the measured delay from canfd[0].ttcan\_tx[0] to canfd[0].ttcan\_rx[0] and the configured transmitter delay compensation offset TDCR.TDCO must be less than 6 bit times in the data phase.
- The sum of the measured delay from canfd[0].ttcan\_tx[0] to canfd[0].ttcan\_rx[0] and the configured transmitter delay compensation offset TDCR.TDCO should be less than or equal 127 mtq. In case this sum exceeds 127 mtq, the maximum value of 127 mtq is used for transmitter delay compensation
- The data phase ends at the sample point of the CRC delimiter that stops checking of receive bits at the SSPs.

#### **Transmitter Delay Compensation Measurement**

If transmitter delay compensation is enabled by programming DBTP.TDC = 1, the measurement is started within each transmitted CAN FD frame at the falling edge of bit FDF to bit res. The measurement is stopped when this edge is seen at the receive input canfd[0].ttcan\_rx[0] of the transmitter. The resolution of this measurement is one mtq (minimum time quanta).




Figure 28-2. Transmitter Delay Measurement

A dominant glitch inside the received FDF bit ends the delay compensation measurement before the falling edge of the received res bit, resulting in an early SSP position. The use of a transmitter delay compensation filter window can be enabled by programming TDCR.TDCF. This defines a minimum value for the SSP position. Dominant edges on canfd[0].ttcan\_rx[0], that results in an earlier SSP position are ignored for transmitter delay measurement. The measurement is stopped when the SSP position is at least TDCR.TDCF and canfd[0].ttcan\_rx[0] is low.

# 28.3.1.5 Restricted Operation mode

In Restricted Operation mode, the node is able to receive data and remote frames and acknowledge valid frames, but

it does not send data frames, remote frames, active error frames, or overload frames. In case of an error or overload condition, it does not send dominant bits; instead it waits for the occurrence of a bus idle condition to resynchronize itself to the CAN communication. The error counters (ECR.REC and ECR.TEC) are frozen while Error Logging (ECR.CEL) is active.

The CPU can set the CAN FD controller into Restricted Operation mode by setting the Restricted Operation mode bit (CCCR.ASM). CCCR.ASM can only be set by the CPU when both CCCR.CCE and CCCR.INIT are set to '1'. CCCR.ASM can be reset by the CPU at any time.

The CAN FD controller enters Restricted Operation mode automatically when the TX handler is not able to read data



from the MRAM in time. To leave this mode, the CPU should reset CCCR.ASM.

The Restricted Operation mode can be used in applications that adapt themselves to different CAN bit rates. In this case, the application tests different bit rates and leaves the mode after it has received a valid frame.


**Note:** The Restricted Operation mode must not be combined with the Loop Back mode (internal or external).

### 28.3.1.6 Bus Monitoring Mode

The M\_TTCAN is set in Bus Monitoring mode by programming CCCR.MON to '1' or when error level S3 (TTOST.EL = 11) is entered. In Bus Monitoring mode, the M\_TTCAN is able to receive valid data frames and valid remote frames, but cannot start a transmission. In this mode, it sends only recessive bits on the CAN bus, if the M\_TTCAN is required to send a dominant bit (ACK bit, overload flag, or active error flag), the bit is rerouted internally so that the M\_TTCAN monitors this dominant bit, although the CAN bus may remain in recessive state. In Bus Monitoring mode, the TXBRP register is held in reset state.

The Bus Monitoring mode can be used to analyze the traffic on a CAN bus without affecting it by the transmission of dominant bits. Figure 28-3 shows the connection of signals canfd[0].ttcan\_tx[0] and canfd[0].ttcan\_rx[0] to the M\_TTCAN in Bus Monitoring mode.





**Bus Monitoring Mode** 

#### 28.3.1.7 Disable Automatic Retransmission

M\_TTCAN supports automatic retransmission of frames that have lost arbitration or that have been disturbed by errors during transmission. By default, automatic retransmission is enabled. To support time-triggered communication (as described in ISO 11898-1:2015, chapter 9.2), the automatic retransmission may be disabled via CCCR.DAR.

In DAR mode, all transmissions are automatically canceled after they are started on the CAN bus. The TX Request Pending bit TXBRP.TRPx is reset after successful transmission, when a transmission has not yet started at the point of cancellation, is aborted due to lost arbitration, or when an error occurred during frame transmission. Successful transmission:

TXBTO.TOx set

Corresponding TX Buffer Transmission Occurred bit TXBTO.TOx set

Corresponding TX Buffer Cancellation Finished bit TXBCF.CFx not set

Successful transmission in spite of cancellation:
 Corresponding TX Buffer Transmission Occurred bit

Corresponding TX Buffer Cancellation Finished bit TXBCF.CFx set

Arbitration lost or frame transmission disturbed:

Corresponding TX Buffer Transmission Occurred bit TXBTO.TOx not set

Corresponding TX Buffer Cancellation Finished bit TXBCF.CFx set

In successful frame transmissions, and if storage of TX events is enabled, a TX Event FIFO element is written with Event Type ET = 10 (transmission despite cancellation).

### 28.3.1.8 Power Down (Sleep Mode)

The M\_TTCAN channel can be set into power down mode via Clock Stop Request (CTL.STOP\_REQ). As long as clock stop request is active, STOP\_REQ bit is read as one.

When all pending transmission requests have completed, the M\_TTCAN waits until bus idle state is detected. Then the M\_TTCAN sets CCCR.INIT to one to prevent any further CAN transfers. Now the M\_TTCAN acknowledges that it is ready for power down by setting Clock Stop Acknowledge (STATUS.STOP\_ACK). Upon receiving ack from channel, hardware automatically switches off the clock to the respective channel.

To leave power down mode, the application must reset CTL.STOP\_REQ. The M\_TTCAN will acknowledge this by resetting STATUS.STOP\_ACK. Afterwards, the application can restart CAN communication by resetting bit CCCR.INIT.

When the clock stop request is triggered through CTL.STOP\_REQ, it must not be cleared before STATUS.STOP\_ACK bit is set.

**Note:** Do not use the TTCAN CCCR.CSR register for the power down control, instead use CTL.STOP\_REQ. Similarly, use of CCCR.CSA should be avoided, instead use STATUS.STOP\_ACK.

#### 28.3.1.9 Test Mode

To enable write access to TEST register, Test Mode Enable bit (CCCR.TEST) must be set to one. This allows the configuration of the test modes and test functions.

Four output functions are available for the CAN transmit pin canfd[0].ttcan\_tx[0] by programming TEST.TX. Apart from its default function of serial data output, it can drive the CAN Sample Point signal to monitor the M\_TTCAN's bit timing; it



can also drive constant dominant or recessive values. The actual value at the canfd[0].ttcan\_rx[0] pin can be read from TEST.RX. Both functions can be used to check the CAN bus physical layer.

Due to the synchronization mechanism between CAN clock and host clock domain, there may be a delay of several host clock periods between writing to TEST.TX until the new configuration is visible at output pin canfd[0].ttcan\_tx[0]. This applies also when reading input pin canfd[0].ttcan\_rx[0] via TEST.RX.

**Note:** Test modes should be used for production tests or self-test only. The software control for pin canfd[0].ttcan\_tx[0] interferes with all CAN protocol functions. It is not recommended to use test modes for application.

#### External Loop Back Mode


The M\_TTCAN can be set in External Loop Back mode by programming TEST.LBCK to one. In Loop Back mode, the M\_TTCAN treats its own transmitted messages as received messages and stores them (if they pass acceptance filtering) into an RX buffer or an RX FIFO. Figure 28-4 shows the connection of signals canfd[0].ttcan\_tx[0] and


canfd[0].ttcan\_rx[0] to the M\_TTCAN in External Loop Back mode.

This mode is provided for hardware self-test. To be independent from external stimulation, the M\_TTCAN ignores acknowledge errors (recessive bit sampled in the acknowledge slot of a data/remote frame) in Loop Back mode. In this mode the M\_TTCAN performs an internal feedback from its TX output to its RX input. The actual value of the canfd[0].ttcan\_rx[0] input pin is disregarded by the M\_TTCAN. The transmitted messages can be monitored at the canfd[0].ttcan\_tx[0] pin.

#### Internal Loop Back Mode

Internal Loop Back mode is entered by programming the TEST.LBCK and CCCR.MON bits to one. This mode can be used for a "Hot Selftest", meaning the M\_TTCAN can be tested without affecting a running CAN system connected to the canfd[0].ttcan\_tx[0] and canfd[0].ttcan\_rx[0] pins. In this mode, canfd[0].ttcan\_rx[0] pin is disconnected from the M\_TTCAN and canfd[0].ttcan\_tx[0] pin is held recessive. Figure 28-4 shows the connection of canfd[0].ttcan\_tx[0] and canfd[0].ttcan\_rx[0] by the M\_TTCAN in Internal Loop Back mode.





External Loop Back Mode



# 28.3.1.10 Application Watchdog

The application watchdog is served by reading the TTOST register. When the application watchdog is not served in time, TTOST.AWE bit is set, all TTCAN communication is stopped, and the M\_TTCAN is set into Bus Monitoring mode.

The TT application watchdog can be disabled by programming the Application Watchdog Limit TTOCF.AWL to 0x00. The TT application watchdog should not be disabled in a TTCAN application program.

# 28.3.2 Timestamp Generation

The M\_TTCAN channel uses a 16-bit counter to record when messages are sent or received. This allows the application software to know the order in which events occured.

The timestamp counter is configured through the TS\_CTL register. The TS\_CTL.ENABLED bit will enable the counter. Upon enabling, it will start incrementing according to the TS\_CTL.PRESCALE [15:0]. The application can read the counter value through the TS\_CNT register. Write access to the TS\_CNT register will clear the TS\_CNT.

When the timestamp counter is enabled, internal counter for prescaler counts with every cycle of clk\_sys; when the counter value reaches the prescaler value, the timestamp counter increments by one and internal prescaler counter is cleared. When TS\_CTL.PRESCALE changes, TS\_CNT should be written to reset them. This can make the internal prescaler counter follow a new value of TS CTL.PRESCALE immediately.

The shared timestamp counter is a wrap-around counter. When the counter wraps around, IR.TSW for the M\_TTCAN channel will be raised.



On start of frame reception/transmission, the timestamp counter value is captured and stored into the timestamp section of an RX buffer/RX FIFO (RXTS [15:0]) or TX Event FIFO (TXTS [15:0]) element. **Note:** The counter value TS\_CNT is not retained in DeepSleep mode whereas the TS\_CTL is retained.

# 28.3.3 Timeout Counter

To signal timeout conditions for RX FIFO 0, RX FIFO 1, and the TX Event FIFO, the M\_TTCAN supplies a 16-bit Timeout Counter. It operates as down-counter and uses the same prescaler controlled by TSCC.TCP as the timestamp Counter. A prescaler TSCC.TCP should be configured to clock the timeout counter in multiples of CAN bit times (1...16). The timeout counter is configured via register TOCC. The actual counter value can be read from TOCV.TOC.

The timeout counter can only be started while CCCR.INIT = 0. It is stopped when CCCR.INIT = 1; for example, when the M TTCAN enters Bus Off state.

The operation mode is selected by TOCC.TOS. When operating in Continuous mode, the counter starts when CCCR.INIT is reset. A write to TOCV presets the counter to the value configured by TOCC.TOP and continues down-counting.

When the timeout counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value configured by TOCC.TOP. Down-counting is started when the first FIFO element is stored. Writing to TOCV has no effect.

When the counter reaches zero, interrupt flag IR.TOO is set. In Continuous mode, the counter is immediately restarted at TOCC.TOP.

**Note:** The clock signal for the timeout counter is derived from the CAN Core's sample point signal. Therefore, the time the Timeout Counter is decremented may vary due to the synchronization/resynchronization mechanism of the CAN Core. If the bit rate switch feature in CAN FD is used, the timeout counter is clocked differently in arbitration and data field.

# 28.3.4 RX Handling

The RX handler controls acceptance filtering, transfer of received messages to the RX buffers or to one of the two RX FIFOs, as well as RX FIFO's Put and Get Indices.

# 28.3.4.1 Acceptance Filtering

The M\_TTCAN offers the possibility to configure two sets of acceptance filters, one for standard identifiers and one for extended identifiers. These filters can be assigned to an RX buffer or to RX FIFO 0,1. For acceptance filtering each list of filters is executed from element #0 until the first matching element. Acceptance filtering stops at the first matching

element. The following filter elements are not evaluated for this message.

The main features are:

- Each filter element can be configured as
  - □ Range filter (from to)
  - □ Filter for one or two dedicated IDs
  - Classic bit mask filter
- Each filter element is configurable for acceptance or rejection filtering
- Each filter element can be enabled/disabled individually
- Filters are checked sequentially; execution stops with the first matching filter element

Related configuration registers are:

- Global Filter Configuration (GFC)
- Standard ID Filter Configuration (SIDFC)
- Extended ID Filter Configuration (XIDFC)
- Extended ID AND Mask (XIDAM)

Depending on the configuration of the filter element (SFEC/ EFEC) a match triggers one of the following actions:

- Store received frame in FIFO 0 or FIFO 1
- Store received frame in RX buffer
- Store received frame in RX buffer and generate pulse at filter event pin
- Reject received frame
- Set High-Priority Message interrupt flag IR.HPM
- Set High-Priority Message interrupt flag IR.HPM and store received frame in FIFO 0 or FIFO 1

Acceptance filtering is started after the complete identifier is received. After acceptance filtering has completed, if a matching RX buffer or RX FIFO is found, the message handler starts writing the received message data in portions of 32 bits to the matching RX buffer or RX FIFO. If the CAN protocol controller has detected an error condition (such as CRC error), this message is discarded with the following impact on the affected RX buffer or RX FIFO:

RX Buffer

New data flag of the matching RX buffer is not set, but RX buffer is (partly) overwritten with received data. For error type, see PSR.LEC and PSR.DLEC, respectively.

RX FIFO

Put index of matching RX FIFO is not updated, but related RX FIFO element is (partly) overwritten with received data. For error type, see PSR.LEC and PSR.DLEC, respectively. If the matching RX FIFO is operated in overwrite mode, the boundary conditions described in **RX FIFO Overwrite** Mode should be considered.

**Note:** When an accepted message is written to one of the two RX FIFOs, or into an RX buffer, the unmodified received identifier is stored independent of the filter(s) used. The



result of the acceptance filter process depends on the sequence of configured filter elements.

#### **Range Filter**

The filter matches for all received frames with Message IDs in the range defined by SF1ID/SF2ID resp. EF1ID/EF2ID.

The two possibilities when range filtering is used with extended frames are:

- EFT = 00: The Message ID of received frames is ANDed with the XIDAM before the range filter is applied
- EFT = 11: The XIDAM is not used for range filtering

#### Filter for specific IDs

A filter element can be configured to filter one or two specific Message IDs. To filter a specific Message ID, the filter element should be configured with SF1ID = SF2ID and EF1ID = EF2ID, respectively.

#### **Classic Bit Mask Filter**

Classic bit mask filtering is intended to filter groups of Message IDs by masking single bits of a received Message ID. With classic bit mask filtering, SF1ID/EF1ID is used as Message ID filter, while SF2ID/EF2ID is used as filter mask.

A zero bit at the filter mask will mask the corresponding bit position of the configured ID filter; for example, the value of the received Message ID at that bit position is not relevant for acceptance filtering. Only those bits of the received Message ID where the corresponding mask bits are one are relevant for acceptance filtering.


In case all mask bits are one, a match occurs only when the received Message ID and the Message ID filter are identical. If all mask bits are zero, all Message IDs match.

#### Standard Message ID Filtering

Figure 28-5 shows the flow for standard Message ID (11-bit Identifier) filtering. The Standard Message ID Filter element is described in Standard Message ID Filter Element on page 397.

Controlled by the GFC and SIDFC Message IDs, the Remote Transmission Request bit (RTR) and the Identifier Extension bit (IDE) of received frames are compared against the list of configured filter elements.






#### **Extended Message ID Filtering**

Figure 28-6 shows the flow for extended Message ID (29-bit Identifier) filtering. The Extended Message ID Filter element is described in Extended Message ID Filter Element on page 398.

Controlled by the GFC and XIDFC Message IDs, the RTR bit, and IDE bit of received frames are compared against the list of configured filter elements.

The Extended ID AND Mask XIDAM[28:0] is ANDed with the received identifier before the filter list is executed.






# 28.3.4.2 RX FIFOs

RX FIFO 0 and RX FIFO 1 can be configured to hold up to 64 elements each. The two RX FIFOs are configured via the RXF0C and RXF1C registers.

Received messages that pass acceptance filtering are transferred to the RX FIFO as configured by the matching filter element. For a description of the filter mechanisms available for RX FIFO 0 and RX FIFO 1, see Acceptance Filtering on page 379. The RX FIFO element is described in RX Buffer and FIFO Element on page 393.

To avoid an RX FIFO overflow, the RX FIFO watermark can be used. When the RX FIFO fill level reaches the RX FIFO watermark configured by RXFnC.FnWM, interrupt flag IR.RFnW is set. When the RX FIFO Put Index reaches the RX FIFO Get Index, an RX FIFO Full condition is signaled by RXFnS.FnF. In addition, interrupt flag IR.RFnF is set. The FIFO watermark interrupt flags can be used to trigger the DMA. DMA request for FIFO will remain set until the respective trigger is cleared by software. Software can clear the trigger by clearing the watermark flag.

#### Figure 28-7. RX FIFO Status



When reading from an RX FIFO, RX FIFO Get Index RXFnS.FnGI x FIFO Element Size has to be added to the corresponding RX FIFO start address RXFnC.FnSA. RX FIFO Top pointer logic is added to the CAN FD controller to make reading faster. See **RX FIFO Top Pointer on** page 384.

Table 28-2.	<b>RX Buffer/FIFO</b>	Element size
-------------	-----------------------	--------------

RXESC.RBDS[2:0] RXESC.FnDS[2:0]	Data Field [bytes]	FIFO Element Size [RAM words]
000	8	4
001	12	5
010	16	6
011	20	7
100	24	8
101	32	10
110	48	14
111	64	18

#### **RX FIFO Blocking Mode**

The RX FIFO blocking mode is configured by RXFnC.FnOM = 0. This is the default operation mode for RX FIFOs.

When an RX FIFO full condition is reached (RXFnS.FnPI = RXFnS.FnGI), no further messages are written to the corresponding RX FIFO until at least one message is read and the RX FIFO Get Index is incremented. An RX FIFO full condition is signaled by RXFnS.FnF = 1. In addition, the interrupt flag IR.RFnF is set.

If a message is received while the corresponding RX FIFO is full, this message is discarded and the message lost condition is signaled by RXFnS.RFnL = 1. In addition, the interrupt flag IR.RFnL is set.


#### **RX FIFO Overwrite Mode**

The RX FIFO overwrite mode is configured by RXFnC.FnOM = 1.

When an RX FIFO full condition (RXFnS.FnPI = RXFnS.FnGI) is signaled by RXFnS.FnF = 1, the next message accepted for the FIFO will overwrite the oldest FIFO message. Put and Get indices are both incremented by one.

When an RX FIFO is operated in overwrite mode and an RX FIFO full condition is signaled, reading of the RX FIFO elements should start at least at Get Index + 1. This is because a received message may be written to the MRAM (Put Index) while the CPU is reading from the MRAM (Get Index). In this case, inconsistent data may be read from the respective RX FIFO element. Adding an offset to the Get Index when reading from the RX FIFO avoids this problem. The offset depends on how fast the CPU accesses the RX FIFO. Figure 28-8 shows an offset of two with respect to the Get Index when reading the RX FIFO. In this case, the two messages stored in element 1 and 2 are lost.





After reading from the RX FIFO, the number of the last element read must be written to the RX FIFO Acknowledge Index RXFnA.FnA. This increments the Get Index to that element number. If the Put Index is not incremented to this RX FIFO element, the RX FIFO full condition is reset (RXFnS.FnF = 0).

### **RX FIFO Top Pointer**

M\_TTCAN supports two receive FIFOs. Reading from these FIFOs requires application to go through following steps:

- Retrieve read pointer
- Calculate correct MRAM address
- Read the data from MRAM
- Update the read pointer

To avoid all these steps, RX FIFO Top Pointer logic has been integrated in the CAN FD controller. It provides a single MMIO location (RXFTOPn\_DATA; n = 0,1) to read the data from. Using such hardware logic has the following benefits:

- Higher performance data access
- Less bus traffic
- Reduced CPU load
- Reduced power
- Enables DMA access to FIFO

This logic is enabled when RXFTOP\_CTL.FnTPE is set. Setting this bit enables the logic to set the FIFO top address (FnTA) and internal message word counter. Receive FIFO in the top status register (RXFTOPn\_STAT) shows the respective FIFO top address and RXFTOPn\_DATA provides the data located at the top address. Refer to register definitions for more details on both registers.

If RXFTOPn\_DATA is read, the top pointer logic also updates the RX FIFO Acknowledge Index (RXFnA.FnA) in TTCAN channel.

**Note:** Top pointer logic is disabled when the channel is being configured (CCCR.CCE = 1). Reading RXFTOPn\_DATA while the logic is disabled will return the invalid data.

**Note:** When RX FIFO size is set to 1, do not use the RX FIFO top pointer function. Instead, read the received messages from MRAM directly. When RX FIFO size is set to 2 or more, there are no limitations.

### 28.3.4.3 Dedicated RX Buffers

The M\_TTCAN supports up to 64 dedicated RX buffers. The start address of the dedicated RX buffer section is configured via RXBC.RBSA.

For each RX buffer, a Standard or Extended Message ID Filter Element with SFEC/EFEC = 111 and SFID2/ EFID2[10:9] = 00 must be configured (see Standard Message ID Filter Element on page 397 and Extended Message ID Filter Element on page 398).

After a received message is accepted by a filter element, the message is stored into the RX buffer in the message RAM referenced by the filter element. The format is the same as for an RX FIFO element. In addition, the flag IR.DRX (message stored in a dedicated RX buffer) in the interrupt register is set.

Table 28-3.	Example Filter	Configuration	for RX Buffers

Filter Element	SFID1[10:0] EFID1[28:0]	SFID2[10:9] EFID2[10:9]	SFID2[5:0] EFID2[5:0]
0	ID message 1	00	00 0000
1	ID message 2	00	00 0001
2	ID message 3	00	00 0010

After the last word of a matching received message is written to the message RAM, the respective New Data flag in NDAT1 and 2 registers is set. As long as the New Data flag is set, the respective RX buffer is locked against



updates from received matching frames. The New Data flags should be reset by the host by writing a '1' to the respective bit position.

While an RX buffer's New Data flag is set, a Message ID Filter Element referencing the specific RX buffer will not match, causing the acceptance filtering to continue. The following Message ID Filter Elements may cause the received message to be stored into another RX buffer, or into an RX FIFO, or the message may be rejected, depending on filter configuration.

- Reset interrupt flag IR.DRX
- Read New Data registers
- Read messages from message RAM
- Reset New Data flags of processed messages

#### Debug on CAN Support 28.3.4.4

Debug messages are stored into RX buffers; three consecutive RX buffers (for example, #61, #62, and #63) should be used to store debug messages A, B, and C. The format is the same for RX buffer and RX FIFO elements.

To filter debug messages Standard/Extended Filter Elements with SFEC/EFEC = 111 should be set up. Messages that match these filter elements are stored into the RX buffers addressed by SFID2/EFID2[5:0].

After message C is stored, the DMA request is activated and the three messages can be read from the message RAM under DMA control. The RAM words holding the debug messages will not be changed by the M TTCAN while DMA request is activated. The behavior is similar to that of an RX buffer with its New Data flag set.

After the DMA transfer is completed, an acknowledge from DMA resets the DMA request. Now the M TTCAN is prepared to receive the next set of debug messages.



Debug messages are filtered by configuring one Standard/ Extended Message ID filter element for each of the three debug messages. To enable a filter element to filter debug messages, SFEC/EFEC should be programmed to "111". In this case the SFID1/SFID2 and EFID1/EFID2 fields have a different meaning (see Standard Message ID Filter Element on page 397 and Extended Message ID Filter Element on page 398). While SFID2/EFID2[10:9] controls the debug message handling state machine, SFID2/EFID2[5:0] controls the storage location of a received debug message.

When a debug message is stored, neither the respective New Data flag nor IR.DRX are set. The reception of debug messages can be monitored via RXF1S.DMS.

Table 28-4.	Example Filter Configuration for Debug
	Message

Filter Element	SFID1[10:0] EFID1[28:0]	SFID2[10:9] EFID2[10:9]	SFID2[5:0] EFID2[5:0]
0	ID debug message A	01	11 1101
1	ID debug message B	10	11 1110
2	ID debug message C	11	11 1111

#### Debug Message Handling

The debug message handling state machine assures that debug messages are stored to three consecutive RX buffers in the correct order. If there are missing messages, the process is restarted. The DMA request is activated only when all three debug messages A, B, and C are received in correct order.

The status of the debug message handling state machine is signaled via RXF1S.DMS.




Figure 28-9. Debug Message Handling State Machine

T1: reception of debug message A T2: reception of debug message A T3: reception of debug message C T4: reception of debug message B T5: reception of debug messages A. B T6: reception of debug message C T7: DMA transfer completed

T8: reception of debug message A, B, C (message rejected)



# 28.3.5 TX Handling

The TX handler handles transmission requests for the dedicated TX buffers, TX FIFO, and TX Queue. It controls the transfer of transmit messages to the CAN Core, the Put and Get Indices, and the TX Event FIFO. Up to 32 TX buffers can be set up for message transmission. The CAN mode for transmission (Classic CAN or CAN FD) can be configured separately for each TX buffer element. The TX buffer element is described in TX Buffer Element on page 395. Table 28-5 describes the possible configurations for frame transmission.

сс	CR	TX B Eler		Frame Transmission
BRSE	FDOE	FDF	BRS	
ignored	0	ignored	ignored	Classic CAN
0	1	0 ignore		Classic CAN
0	1	1	ignored	FD without bit rate switching
1	1	0	ignored	Classic CAN
1	1	1	0	FD without bit rate switching
1	1	1	1	FD with bit rate switching

Table 28-5. Possible Configuration for Frame Transmission

The TX handler starts a TX scan to check for the highest priority pending TX request (TX buffer with lowest Message ID) when the TX Buffer Request Pending register (TXBRP) is updated, or when a transmission is started.

# 28.3.5.1 Transmit Pause

The transmit pause feature is intended for use in CAN systems where the CAN message identifiers are (permanently) assigned to specific values and cannot be changed easily. These message identifiers may have a higher CAN arbitration priority than other defined messages, while in a specific application their relative arbitration priority should be inverse. This may lead to a case where one Electronic Control Unit (ECU) sends a burst of CAN messages that cause another ECU's CAN messages to be delayed because the other messages have a lower CAN arbitration priority.

For example, if CAN ECU-1 has the transmit pause feature enabled and is requested by the application software to transmit four messages, it will, after the first successful message transmission, wait for two nominal bit times of bus idle before it is allowed to start the next requested message. If there are other ECUs with pending messages, those messages are started in the idle time, they will not need to arbitrate with the next message of ECU-1. After having received a message, ECU-1 is allowed to start its next transmission as soon as the received message releases the CAN bus. The transmit pause feature is controlled by the Transmit Pause bit (CCCR.TXP). If the bit is set, the M\_TTCAN controller will, each time it has successfully transmitted a message, pause for two nominal bit times before starting the next transmission. This enables other CAN nodes in the network to transmit messages even if their messages have lower prior identifiers. Default is transmit pause disabled (CCCR.TXP = 0).

This feature loses burst transmissions coming from a single node and protects against "babbling idiot" scenarios where the application program erroneously requests too many transmissions.

# 28.3.5.2 Dedicated TX Buffers

Dedicated TX buffers are intended for message transmission under complete control of the CPU. Each dedicated TX buffer is configured with a specific Message ID. If multiple TX buffers are configured with the same Message ID, the TX buffer with the lowest buffer number is transmitted first.

If the data section is updated, a transmission is requested by an Add Request via TXBAR.ARn. The requested messages arbitrate internally with messages from an optional TX FIFO or TX Queue and externally with messages on the CAN bus, and are sent out according to their Message ID.

#### Addressing Dedicated TX Buffers

A dedicated TX buffer allocates an Element Size of 32-bit words in the message RAM as shown in the Table 28-6. Therefore, the start address of a dedicated TX buffer in the message RAM is calculated by

(transmit buffer index (0 to 31) × Element Size) + TX Buffers Start Address (TXBC.TBSA[15:2]).

Table 28-6. TX Buffer/FIFO/Queue Element size	Table 28-6.	TX Buffer/FIFO/Queue Element size
---	-------------	-----------------------------------

TXESC.TBDS [2:0]	Data Field [bytes]	Element Size [RAM words]
000	8	4
001	12	5
010	16	6
011	20	7
100	24	8
101	32	10
110	48	14
111	64	18

# 28.3.5.3 TX FIFO

TX FIFO operation is configured by programming TXBC.TFQM to '0'. Messages stored in the TX FIFO are transmitted starting with the message referenced by the Get Index TXFQS.TFGI. After each transmission, the Get Index



is incremented cyclically until the TX FIFO is empty. The TX FIFO enables transmission of messages with the same Message ID from different TX buffers in the order these messages are written to the TX FIFO. The M\_TTCAN calculates the TX FIFO Free Level TXFQS.TFFL as difference between Get and Put Index. It indicates the number of available (free) TX FIFO elements.

New transmit messages must be written to the TX FIFO starting with the TX buffer referenced by the Put Index TXFQS.TFQPI. An Add Request increments the Put Index to the next free TX FIFO element. When the Put Index reaches the Get Index, TX FIFO Full (TXFQS.TFQF = 1) is signaled. In this case no further messages should be written to the TX FIFO until the next message is transmitted and the Get Index is incremented.

When a single message is added to the TX FIFO, the transmission is requested by writing a '1' to the TXBAR bit related to the TX buffer referenced by the TX FIFO's Put Index.

When multiple (n) messages are added to the TX FIFO, they are written to n consecutive TX buffers starting with the Put Index. The transmissions are then requested via TXBAR. The Put Index is then cyclically incremented by n. The number of requested TX buffers should not exceed the number of free TX buffers as indicated by the TX FIFO Free Level.

When a transmission request for the TX buffer referenced by the Get Index is canceled, the Get Index is incremented to the next TX buffer with pending transmission request and the TX FIFO Free Level is recalculated. When transmission cancellation is applied to any other TX buffer, the Get Index and the FIFO Free Level remain unchanged.

A TX FIFO element allocates Element Size 32-bit words in the message RAM as shown in Table 28-6. Therefore, the start address of the next available (free) TX FIFO buffer is calculated by adding TX FIFO/Queue Put Index TXFQS.TFQPI (0...31) × Element Size to the TX buffer Start Address TXBC.TBSA.

# 28.3.5.4 TX Queue

TX Queue operation is configured by programming TXBC.TFQM to '1'. Messages stored in the TX Queue are transmitted starting with the message with the lowest Message ID (highest priority). If multiple queue buffers are configured with the same Message ID, the queue buffer with the lowest buffer number is transmitted first.


New messages must be written to the TX buffer referenced by the Put Index TXFQS.TFQPI. An Add Request cyclically increments the Put Index to the next free TX buffer. If the TX Queue is full (TXFQS.TFQF = 1), the Put Index is not valid and no further message should be written to the TX Queue until at least one of the requested messages is sent out or a pending transmission request is canceled. The application may use the TXBRP register instead of the Put Index and may place messages to any TX buffer without pending transmission request.

A TX Queue buffer allocates element size of 32-bit words in the message RAM as shown in Table 28-6. Therefore, the start address of the next available (free) TX Queue buffer is calculated by adding TX FIFO/Queue Put Index TXFQS.TFQPI (0...31) × Element Size to the TX buffer Start Address TXBC.TBSA.



# 28.3.5.5 Mixed Dedicated TX Buffers/TX FIFO

In this case, the TX Buffers section in the MRAM is subdivided into a set of dedicated TX buffers and a TX FIFO. The number of dedicated TX buffers is configured by TXBC.NDTB. The number of TX buffers assigned to the TX FIFO is configured by TXBC.TFQS. If TXBC.TFQS is programmed to zero, only the dedicated TX buffers are used.







TX prioritization:

- Scan dedicated TX buffers and oldest pending TX FIFO buffer (referenced by TXFS.TFGI)
- Buffer with the lowest Message ID gets highest priority and is transmitted next

# 28.3.5.6 Mixed Dedicated TX Buffers/TX Queue

In this case the TX Buffers section in the MRAM is subdivided into a set of dedicated TX buffers and a TX Queue. The number of dedicated TX buffers is configured by TXBC.NDTB. The number of TX Queue buffers is configured by TXBC.TFQS. In case TXBC.TFQS is programmed to zero, only dedicated TX buffers are used.





TX prioritization:

- Scan all TX buffers with activated transmission request
- TX buffer with the lowest Message ID gets highest priority and is transmitted next

#### 28.3.5.7 Transmit Cancellation

The M\_TTCAN supports transmit cancellation. This feature is especially intended for gateway applications and AUTOSAR-based applications. To cancel a requested transmission from a dedicated TX buffer or a TX Queue buffer the host must write a '1' to the corresponding bit position (number of TX buffers) of the TXBCR register. Transmit cancellation is not intended for TX FIFO operation.

Successful cancellation is signaled by setting the corresponding bit of the TXBCF register to '1'.

In case a transmit cancellation is requested while a transmission from a TX buffer is ongoing, the corresponding TXBRP bit remains set as long as the transmission is in progress. If the transmission was successful, the corresponding TXBTO and TXBCF bits are set. If the transmission was not successful, it is not repeated and only the corresponding TXBCF bit is set.

**Note:** If a pending transmission is canceled immediately before this transmission is started, there follows a short time window where no transmission is started even if another message is also pending in this node. This may enable another node to transmit a message, which may have a lower priority than the second message in this node.

#### 28.3.5.8 TX Event Handling

To support TX event handling, the M\_TTCAN has implemented a TX Event FIFO. After the M\_TTCAN has



transmitted a message on the CAN bus, the Message ID and timestamp are stored in a TX Event FIFO element. To link a TX event to a TX Event FIFO element, the Message Marker from the transmitted TX buffer is copied into the TX Event FIFO element.

The TX Event FIFO can be configured to a maximum of 32 elements. The TX Event FIFO element is described in TX Event FIFO Element on page 396.

The purpose of the TX Event FIFO is to decouple handling transmit status information from transmit message handling; that is, a TX buffer holds only the message to be transmitted, while the transmit status is stored separately in the TX Event FIFO. This has the advantage, especially when operating a dynamically managed transmit queue, that a TX buffer can be used for a new message immediately after successful transmission. There is no need to save transmit status information from a TX buffer before overwriting that TX buffer.

When a TX Event FIFO full condition is signaled by IR.TEFF, no further elements are written to the TX Event FIFO until at least one element is read out and the TX Event FIFO Get Index is incremented. In case a TX event occurs while the TX Event FIFO is full, this event is discarded and interrupt flag IR.TEFL is set.

To avoid a TX Event FIFO overflow, the TX Event FIFO watermark can be used. When the TX Event FIFO fill level reaches the TX Event FIFO watermark configured by TXEFC.EFWM, interrupt flag IR.TEFW is set.

When reading from the TX Event FIFO, the TX Event FIFO Get Index TXEFS.EFGI must be added twice to the TX Event FIFO start address TXEFC.EFSA.

# 28.3.6 FIFO Acknowledge Handling

The Get indices of RX FIFO 0, RX FIFO 1, and the TX Event FIFO are controlled by the corresponding FIFO Acknowledge Index.

When RX FIFO top pointer hardware logic is used, it updates the RX FIFO Acknowledge Index. After RXFTOPn\_DATA is read, the Acknowledge Index (RXFnA.FnA) is updated automatically, which will eventually set the FIFO Get Index to the FIFO Acknowledge Index plus one and thereby updates the FIFO Fill Level.

When the application does not use RX FIFO top pointer logic, the Acknowledge Index must be updated. This can be done using one of the following two use cases:

- When only a single element is read from the FIFO (the one being pointed to by the Get Index), the Get Index value is written to the FIFO Acknowledge Index.
- When a sequence of elements is read from the FIFO, it is sufficient to write the FIFO Acknowledge Index only once at the end of that read sequence (value is the index of the last element read), to update the FIFO's Get Index.

Because the CPU has free access to the M\_TTCAN's message RAM, take care when reading FIFO elements in an arbitrary order (Get Index not considered). This may be useful when reading a high-priority message from one of the two RX FIFOs. In this case the FIFO Acknowledge Index should not be written because this will set the Get Index to a wrong position and alter the FIFO's Fill Level. Some older FIFO elements are lost.

**Note:** The application must ensure that a valid value is written to the FIFO Acknowledge Index. The M\_TTCAN does not check for erroneous values.

# 28.3.7 Configuring the CAN Bit Timing

Each node in the CAN network has its own clock generator (usually a quartz oscillator). The time parameter of the bit time can be configured individually for each CAN node. Even if each CAN node's oscillator has a different period, a common bit rate can be generated.


The oscillator frequencies vary slightly because of changes in temperature or voltage, or deterioration of components. As long as the frequencies vary only within the tolerance range of the oscillators, the CAN nodes can compensate for the different bit rates by resynchronizing to the bit stream.

# 28.3.7.1 CAN Bit Timing

The CAN FD operation defines two bit times – nominal bit time and data bit time. The nominal bit time is for the arbitration phase. The data bit time has an equal or shorter length and can be used to accelerate the data phase (see CAN FD Operation on page 374).

The basic construction of a bit time is shared with both the nominal and data bit times. The bit time can be divided into four segments according to the CAN specifications (see Figure 28-12: the synchronization segment (Sync\_Seg), the propagation time segment (Prop\_Seg), the phase buffer segment 1 (Phase\_Seg1), and the phase buffer segment 2 (Phase\_Seg2). The sample point at which the bus level is read and interpreted as the value of that respective bit, is located at the end of Phase Seg1.





Each segment consists of a programmable number of time quanta, which is a multiple of the time quantum that is defined by clk\_can and a prescaler. The values and prescalers used to define these parameters differ for the nominal and data bit times, and are configured by NBTP (Nominal Bit Timing and Prescaler Register) and DBTP (Data Bit Timing and Prescaler Register) as shown in Table 28-7.

Table 28-7. Bit Time Parameters

Parameter	Description							
	Time quantum. Derived by multiplying the basic unit time quanta (the clk_can period) with the respective prescaler.							
Time quantum	The time quantum is configured by the CAN FD controller as							
tq (nominal) and tqd (data)	nominal: tq = (NBTP.NBRP[8:0] +1) × clk_can period							
iqu (uaia)	data: tqd = (DBTP.DBRP[4:0] + 1) × clk_can period							
	Sync_Seg is fixed to one time quantum as defined by the CAN specifications and is not configurable (inherently built into the CAN FD controller).							
Sync_Seg	nominal: 1 tq							
	data: 1 tqd							
	Prop_Seg is the part of the bit time that is used to compensate for the physical delay times within the network. The CAN FD controller configures the sum of Prop_Seg and Phase_Seg1 with a single parameter:							
Prop_Seg	nominal: Prop_Seg + Phase_Seg1 = NBTP.NTSEG1[7:0] + 1							
	data: Prop_Seg + Phase_Seg1 = DBTP.DTSEG1[4:0] + 1							
	Phase_Seg1 is used to compensate for edge phase errors before the sampling point. Can be lengthened by the resyn- chronization jump width.							
Phase_Seg1	The sum of Prop_Seg and Phase_Seg1 is configured by the CAN FD controller as							
	nominal: NBTP.NTSEG1[7:0] + 1							
	data: DBTP.DTSEG1[4:0] + 1							
	Phase_Seg2 is used to compensate for edge phase errors after the sampling point. Can be shortened by the resynchro- nization jump width.							
Phase_Seg2	Phase_Seg2 is configured by the CAN FD controller as							
	nominal: NBTP.NTSEG2[6:0] + 1							
	data: DBTP.DTSEG2[3:0] + 1							
	Resynchronization Jump Width. Used to adjust the length of Phase_Seg1 and Phase_Seg2. SJW will not be longer than either Phase_Seg1 or Phase_Seg2.							
SJW	SJW is configured by the CAN FD controller as							
	nominal: NBTP.NSJW[6:0] + 1							
	data: DBTP.DSJW[3:0] + 1							



These relations result in the following equations for the nominal and data bit times:

#### Nominal Bit time

= [Sync\_Seg + Prop\_Seg + Phase\_Seg1 + Phase\_Seg2] × tq

= [1 + (NBTP.NTSEG1[7:0] + 1) + (NBTP.NTSEG2[6:0] + 1)] × [(NBTP.NBRP[8:0] +1) × clk\_can period]

Data Bit time

= [1 + (DBTP.DTSEG1[4:0] + 1) + (DBTP.DTSEG2[3:0] + 1)] × [(DBTP.DBRP[4:0] +1) × clk\_can period]

**Note:** The Information Processing Time (IPT) of the CAN FD controller is zero; this means that the data for the next bit is available at the first CAN clock edge after the sample point. Therefore, the IPT does not have to be accounted for when configuring Phase\_Seg2, which is the maximum of Phase\_Seg1 and the IPT.

### 28.3.7.2 CAN Bit Rates

The bit rate is the inverse of bit time; therefore, the nominal bit rate is

1 / [{1 + (NBTP.NTSEG1[7:0] + 1) + (NBTP.NTSEG2[6:0] + 1)} × {(NBTP.NBRP[8:0] +1) × clk\_can period}]

and the data bit rate is

1 / [{1 + (DBTP.DTSEG1[4:0] + 1) + (DBTP.DTSEG2[3:0] + 1)} × {(DBTP.DBRP[4:0] +1) × clk\_can period}]

From these formulas, we can see that the bit rates of the CAN FD controller depends on the CAN clock (clk\_can) period, and the range each parameter can be configured to. The following tables list examples of the configurable bit rates at varying CAN clock frequencies. Empty boxes indicate that the desired bit rate cannot be configured at the specified input CAN clock frequency.

CAN clock frequency	8MF	lz	10MI	Hz	16MI	Hz	20M	Hz	32M	Hz	40MI	Ηz
configuration nominal bit rate	Number of tqs per bit time	NBTP.NBRP + 1	Number of tqs per bit time	NBTP.NBRP + 1	Number of tqs per bit time	NBTP.NBRP + 1	Number of tqs per bit time	NBTP.NBRP + 1	Number of tqs per bit time	NBTP.NBRP + 1	Number of tqs per bit time	NBTP.NBRP + 1
125Kbps	64tq 32tq 16tq 8tq	1 2 4 8	80tq 40tq 20tq 10tq	1 2 4 8	128tq 64tq 32tq 16tq 8tq	1 2 4 8 16	160tq 80tq 40tq 20tq 10tq	1 2 4 8 16	256tq 128tq 64tq 32tq 16tq 8tq	1 2 4 8 16 32	320tq 160tq 80tq 40tq 20tq 10tq	1 2 4 16 32
250Kbps	32tq 16tq 8tq	1 2 4	40tq 20tq 10tq	1 2 4	64tq 32tq 16tq 8tq	1 2 4 8	80tq 40tq 20tq 10tq	1 2 4 8	128tq 64tq 32tq 16tq 8tq	1 2 4 8 16	160tq 80tq 40tq 20tq 10tq	1 2 4 8 16
500Kbps	16tq 8tq	1 2	20tq 10tq	1 2	32tq 16tq 8tq	1 2 4	40tq 20tq 10tq	1 2 4	64tq 32tq 16tq 8tq	1 2 4 8	80tq 40tq 20tq 10tq	1 2 4 8
1Mbps	8tq	1	10tq	1	16tq 8tq	1 2	20tq 10tq	1 2	32tq 16tq 8tq	1 2 4	40tq 20tq 10tq	1 2 4

Figure 28-13. Example Configuration for Nominal Bit Rates



CAN clock frequency	8MF	łz	10MI	Hz	16MI	Ηz	20M	Hz	32M	Hz	40MI	Hz
configuration data bit rate	Number of tqds per bit time	DBTP.DBRP + 1	Number of tqds per bit time	DBTP.DBRP + 1	Number of tqds per bit time	DBTP.DBRP + 1	Number of tqds per bit time	DBTP.DBRP + 1	Number of tqds per bit time	DBTP.DBRP + 1	Number of tqds per bit time	DBTP.DBRP + 1
500Kbps	16tqd 8tqd	1 2	20tqd 10tqd	1 2	32tqd 16tqd 8tqd	1 2 4	40tqd 20tqd 10tqd	1 2 4	32tqd 16tqd 8tqd	2 4 8	40tqd 20tqd 10tqd	2 4 8
1Mbps	8tqd	1	10tqd	1	16tqd 8tqd	1 2	20tqd 10tqd	1 2	32tqd 16tqd 8tqd	1 2 4	40tqd 20tqd 10tqd	1 2 4
2Mbps	-	-	-	-	8tqd	1	10tqd	1	16tqd 8tqd	1 2	20tqd 10tqd	1 2
4Mbps	-	-	-	-	-	-	-	-	8tqd	1	10tqd	1
5Mbps	-	•	-	-	-	-	-	-	-	1	8tqd	1
8Mbps	-	-	-	-	-	-	-	-	-	-	5tqd	1

Figure 28-14. Example Configuration for Data Bit Rates

**Note:** The user must configure the CAN bit timings to comply with the corresponding CAN standards to ensure proper communication on the CAN bus.

# 28.4 Message RAM

The MRAM stores RX/TX messages and filter configurations.

#### Notes:

- The MRAM should be made zero before configuration of the CAN FD controller to prevent bit errors when reading uninitialized words, and to avoid unexpected filter element configurations in the MRAM.
- Unused MRAM cannot be used for general purposes.

# 28.4.1 Message RAM Configuration

The message RAM has a width of 32 bits. The CAN FD controller can be configured to allocate up to 4480 words in the MRAM (note that the number of words that can be used will be limited by the size of the actual MRAM). It is not necessary to configure each of the sections listed in Figure 28-15, nor is there any restriction with respect to the sequence of the sections.






Figure 28-15. Message RAM Configuration

The CAN FD controller addresses the message RAM in 32bit words, not single bytes. The configurable start addresses are 32-bit word addresses – only bits 15 to 2 are evaluated, the two least significant bits are ignored.

#### Notes:

.

- The CAN FD controller does not check for erroneous configuration of the message RAM. The configuration of the start addresses of different sections and the number of elements of each section should be done carefully to avoid falsification or loss of data.
- Message RAM is accessible by both M\_TTCAN and CPU. Dynamic round-robin scheme is implemented to allocate access.

# 28.4.2 RX Buffer and FIFO Element

An RX buffer and FIFO element is a block of 32-bit words, which holds the data and status of a received frame that was stored in the message RAM.

Up to 64 RX buffers and two RX FIFOs can be configured in the message RAM. Each RX FIFO section can be configured to store up to 64 received messages. The structure of an RX buffer and FIFO element is shown in Figure 28-16. The element size can be configured to store CAN FD messages with up to 64 bytes data field via register RXESC (RX buffer/FIFO element Size Configuration).

	31			2	4 2	23 16			16	15	8	7	0	
R0	ESI	ХТD	RTR		ID[28:0]									
R1	ANMF			FIDX[6:0]		DLC[3:0]				RXTS[15:0]				
R2			٢	DB3[7:0]		DB2[7:0]			[7:0]	DE	31[7:0]	DB0[7:0]		
R3			٢	DB7[7:0]		DB6[7:0]			[7:0]	DE	DB4[7:0]			
Rn			C	0Bm[7:0]		DBm-1[7:0]				DBm-2[7:0] DBm-3[7:0				

Figure 28-16. RX Buffer and FIFO



#### R0 [bit31] ESI: Error State Indicator

Bit	Description						
0	Transmitting node is error active.						
1	Transmitting node is error passive.						

R0 [bit30] XTD: Extended Identifier

Signals to the CPU whether the received frame has a standard or extended identifier.

Bit	Description						
0	11-bit standard identifier.						
1	29-bit extended identifier.						

#### R0 [bit29] RTR: Remote Transmission Request

Signals to the CPU whether the received frame is a data frame or a remote frame.

Bit	Description						
0	Received frame is a data frame.						
1	Received frame is a remote frame.						

**Note:** There are no remote frames in CAN FD format. In CAN FD frames (FDF = 1), the dominant RRS (Remote Request Substitution) bit replaces bit RTR (Remote Transmission Request).

#### R0 [bit28:0] ID[28:0]: Identifier

Standard or extended identifier depending on bit XTD. A standard identifier is stored into ID[28:18].

#### R1 [bit31] ANMF: Accepted Non-matching Frame

Acceptance of non-matching frames may be enabled via GFC.ANFS[1:0] (Accept Non-matching Frames Standard) and GFC.ANFE[1:0] (Accept Non-matching Frames Extended).

Bit	Description					
0	Received frame matching filter index FIDX.					
1	Received frame did not match any RX filter element.					

#### R1 [bit30:24] FIDX[6:0]: Filter Index

FIDX[6:0]	Description					
0-127	Index of matching RX acceptance filter ele- ment (invalid if ANMF = 1). Range is 0 to List Size Standard/Extended minus 1 (SIDFC.LSS - 1 resp. XIDFC.LSE - 1).					

#### R1 [bit23:22] Reserved: Reserved Bits

When writing, always write '0'. The read value is undefined.

#### R1 [bit21] FDF: Extended Data Length

Bit	Description							
0	Classic CAN frame format.							
1	CAN FD frame format.							

#### R1 [bit20] BRS: Bit Rate Switch

Bit	Description
0	Frame received without bit rate switching.
1	Frame received with bit rate switching.

#### R1 [bit19:16] DLC[3:0]: Data Length Code

DLC[3:0]	Description					
0-8	Classic CAN + CAN FD: received frame has 0-8 data bytes.					
9-15	Classic CAN: received frame has 8 data bytes.					
	CAN FD: received frame has 12/16/20/24/32/ 48/64 data bytes. See Table 28-1 for details.					

#### R1 [bit15:0] RXTS[15:0]: RX Timestamp

Timestamp Counter value captured on start of frame reception. Resolution depending on configuration of the Shared Timestamp Counter Pre-scaler TS\_CTL.PRESCALE[15:0].

R2 [bit31:24]	DB3[7:0] :	Data Byte 3
R2 [bit23:16]	DB2[7:0] :	Data Byte 2
R2 [bit15:8]	DB1[7:0] :	Data Byte 1
R2 [bit7:0]	DB0[7:0] :	Data Byte 0
R3 [bit31:24]	DB7[7:0] :	Data Byte 7
R3 [bit23:16]	DB6[7:0] :	Data Byte 6
R3 [bit15:8]	DB5[7:0] :	Data Byte 5
R3 [bit7:0]	DB4[7:0] :	Data Byte 4
Rn [bit31:24]	DBm[7:0]:	Data Byte m
Rn [bit23:16]	DBm-1[7:0]:	Data Byte m-1
Rn [bit15:8]	DBm-2[7:0]:	Data Byte m-2
Rn [bit7:0]	DBm-3[7:0]:	Data Byte m-3

#### Notes:

- Depending on the configuration of the element size (defined by RX buffer/FIFO Element Size Configuration (RXESC)), Rn will vary from n = 3 to 17.
- m is a function of n, m =  $(n 1) \times 4 1$ .
- The number of valid data bytes are defined by the Data Length Code.



# 28.4.3 TX Buffer Element

A TX buffer element is a block of 32-bit words stored in the message RAM that holds data and control information of a frame to be transmitted by the CAN FD controller.

The TX Buffers section can be configured to hold dedicated TX buffers and a TX FIFO/TX Queue. If the TX Buffers section is shared by dedicated TX buffers and a TX FIFO/TX Queue, the dedicated TX buffers start at the beginning of

the TX Buffers section followed by the buffers assigned to the TX FIFO or TX Queue. The TX handler distinguishes between dedicated TX buffers and TX FIFO/TX Queue by evaluating the TX buffer configuration TXBC.TFQS[5:0] (Transmit FIFO/Queue Size) and TXBC.NDTB[5:0] (Number of Dedicated Transmit Buffers). The element size can be configured to store CAN FD messages with up to 64 bytes data field via register TXESC (TX Buffer Element Size Configuration).

Figure 28-17. TX Buffer Element

	31				24	23	23 16					15	8	7 0
то	ESI	XTD	RTR				ID[28:0]							
T1		•		MM[7:0]		EFC	ULC[3:0]				DLC[3:0]	reserved		
T2			[	DB3[7:0]			DB2[7:0]			]		DB1[7:0]	DB0[7:0]	
тз		DB7[7:0] DB6[7:0]				]		DB5[7:0]	DB4[7:0]					
Tn	DBm[7:0] DBm-1[7:0]					DBm-2[7:0]	DBm-3[7:0]							

T0 [bit31] ESI: Error State Indicator

Bit	Description						
0	ESI bit in CAN FD format depends only on error passive flag.						
1	ESI bit in CAN FD format transmitted reces- sive.						

**Note:** The ESI bit of the transmit buffer is ORed with the error passive flag to decide the value of the ESI bit in the transmitted FD frame. As required by the CAN FD protocol specification, an error active node may optionally transmit the ESI bit recessive, but an error passive node will always transmit the ESI bit recessive.

T0 [bit30] XTD: Extended Identifier

Bit	Description						
0	11-bit standard identifier.						
1	29-bit extended identifier.						

T0 [bit29] RTR: Remote Transmission Request

Bit	Description
0	Transmit data frame.
1	Transmit remote frame.

**Note:** When RTR = 1, the CAN FD controller transmits a remote frame according to ISO11898-1, even if FD Operation Enable (CCCR.FDOE) enables the transmission in CAN FD format.

#### T0 [bit28:0] ID[28:0]: Identifier

Standard or extended identifier depending on bit XTD. A standard identifier has to be written to ID[28:18].

T1 [bit31:24] MM[7:0]: Message Marker

Written by CPU during TX buffer configuration. Copied into TX Event FIFO element for identification of TX message status.

T1 [bit23] EFC: Event FIFO Control

Bit	Description
0	Don't store TX events.
1	Store TX events.



#### T1 [bit22] Reserved: Reserved Bit

When writing, always write '0'. The read value is undefined. T1 [bit21] FDF: FD Format

Bit	Description			
0 Frame transmitted in Classic CAN for				
1	Frame transmitted in CAN FD format.			

T1 [bit20] BRS: Bit Rate Switching

Bit	Description			
0	CAN FD frames transmitted without bit rate switching.			
1	CAN FD frames transmitted with bit rate switching.			

**Note:** Bits ESI, FDF, and BRS are only evaluated when CAN FD operation is enabled CCCR.FDOE = 1. Bit BRS is only evaluated when in addition CCCR.BRSE = 1. See Table 28-5 for details of bits FDF and BRS.

T1 [bit19:16] DLC[3:0]: Data Length Code

DLC[3:0]	Description				
0-8	Classic CAN + CAN FD: transmit frame has 0-8 data bytes.				
9-15	Classic CAN: transmit frame has 8 data bytes.				

CAN FD: transmit frame has 12/16/20/24/32/48/64 data bytes.

#### T1 [bit15:0] Reserved: Reserved Bits

When writing, always write '0'. The read value is undefined.

T2 [bit31:24]	DB3[7:0] :	Data Byte 3		
T2 [bit23:16]	DB2[7:0] :	Data Byte 2		
T2 [bit15:8]	DB1[7:0] :	Data Byte 1		
T2 [bit7:0]	DB0[7:0] :	Data Byte 0		
T3 [bit31:24]	DB7[7:0] :	Data Byte 7		
T3 [bit23:16]	DB6[7:0] :	Data Byte 6		
T3 [bit15:8]	DB5[7:0] :	Data Byte 5		
T3 [bit7:0]	DB4[7:0] :	Data Byte 4		
Tn [bit31:24]	DBm[7:0]:	Data Byte m		
Tn [bit23:16]	DBm-1[7:0]:	Data Byte m-1		
Tn [bit15:8]	DBm-2[7:0]:	Data Byte m-2		
Tn [bit7:0]	DBm-3[7:0]:	Data Byte m-3		


#### Notes:

- Depending on the configuration of the element size (TXESC), Tn will vary from n = 3 to 17.
- m is a function of n: m = (n 1) × 4 1.

# 28.4.4 TX Event FIFO Element

Each TX Event FIFO Element stores information about transmitted messages. By reading the TX Event FIFO, the CPU gets this information in the order the messages were transmitted. Status information about the TX Event FIFO can be obtained from register TXEFS (TX Event FIFO Status).

#### Figure 28-18. TX Event FIFO Element



#### E0 [bit31] ESI: Error State Indicator

Bit	Description			
0	Transmitting node is error active.			
1	Transmitting node is error passive.			

#### E0 [bit30] XTD: Extended Identifier

Bit	Description		
0	11-bit standard identifier.		
1	29-bit extended identifier.		

#### E0 [bit29] RTR: Remote Transmission Request

Bit	Description		
0	Data frame transmitted.		
1	Remote frame transmitted.		

#### E0 [bit28:0] ID[28:0]: Identifier

Standard or extended identifier depending on bit XTD. A standard identifier is stored into ID[28:18].

E1 [bit31:24] MM[7:0]: Message Marker



Copied from TX buffer into TX Event FIFO element for identification of TX message status.

#### E1 [bit23:22] ET[1:0]: Event Type

ET[1:0]	Description
00	Reserved.
01	TX event.
	Transmission in spite of cancellation.
10	Always set for transmissions in DAR mode (Disable Automatic Retransmission mode).
11	Reserved.

#### E1 [bit21] FDF: FD Format

Bit	Description				
0	Classic CAN frame format.				
1 1 1	CAN FD frame format (new DLC-coding and CRC).				

#### E1 [bit20] BRS: Bit Rate Switching

Bit	Description				
0	Frame transmitted without bit rate switching.				
1	Frame transmitted with bit rate switching.				

#### E1 [bit19:16] DLC[3:0]: Data Length Code

DLC[3:0]	Description			
0-8	Classic CAN + CAN FD: frame with 0-8 data bytes transmitted.			
	Classic CAN: frame with 8 data bytes trans- mitted.			
9-15	CAN FD: frame with 12/16/20/24/32/48/64 data bytes transmitted.			
	See Table 28-1 for details.			

#### E1 [bit15:0] TXTS[15:0]: TX Timestamp

Timestamp Counter value captured on start-of-frame transmission. Resolution depending on configuration of the Shared Timestamp Counter Pre-scaler TS CTL.PRESCALE[15:0].

# 28.4.5 Standard Message ID Filter Element

A Standard Message ID Filter Element consists of a single 32-bit word, and can be configured as a range filter, dual filter, classic bit mask filter, or filter for a single dedicated ID, for messages with 11-bit standard IDs.

Up to 128 filter elements can be configured for 11-bit standard IDs. When accessing a Standard Message ID Filter element, its address is

Filter List Standard Start Address (SIDFC.FLSSA[15:2]) + index of the filter element (0 to 127).

#### Figure 28-19. Standard Message ID Filter

	31		24	23 16	15	8	7	0
S0	SFT [1:0]	SFEC [2:0]		SFID1[10:0]	reserved		SFID2[10:0]	

#### S0 [bit31:30] SFT[1:0]: Standard Filter Type

SFT[1:0]	Description
00	Range filter from SFID1[10:0] to SFID2[10:0]
	$(SFID2[10:0] \ge received ID \ge SFID1[10:0]).$
01 Dual ID filter for SFID1[10:0] or SFID2[10:0].	
10	Classic filter: SFID1[10:0] = filter, SFID2[10:0] = mask.
10	Only those bits of SFID1[10:0] where the corresponding SFID2[10:0] bits are 1 are relevant.
11	Filter element disabled.

**Note:** With SFT = 11, the filter element is disabled and the acceptance filtering continues (same behavior as with SFEC = 000).

S0 [bit29:27] SFEC[2:0]: Standard Filter Element Configuration

All enabled filter elements are used for acceptance filtering of standard frames. Acceptance filtering stops at the first matching enabled filter element or when the end of the filter list is reached.



If SFEC[2:0] = 100, 101, or 110 a match sets interrupt flag IR.HPM (High Priority Message) and, if enabled, an interrupt is generated. In this case register HPMS (High Priority Message Status) is updated with the status of the priority match.

SFEC[2:0]	Description
000	Disable filter element.
001	Store in RX FIFO 0 if filter matches.
010	Store in RX FIFO 1 if filter matches.
011	Reject ID if filter matches.
100	Set priority if filter matches.
101	Set priority and store in RX FIFO 0 if filter matches.
110	Set priority and store in RX FIFO 1 if filter matches.
111	Store into dedicated RX buffer or as debug message, configuration of SFT[1:0] ignored.

S0 [bit26:16] SFID1[10:0]: Standard Filter ID 1

This bit field has a different meaning depending on the configuration of SFEC[2:0]:

■ SFEC[2:0] = 001 to 110

Set SFID1[10:0] according to the SFT[1:0] setting.

■ SFEC[2:0] = 111

SFID1[10:0] defines the ID of a standard dedicated RX buffer or debug message to be stored. The received identifiers must match, no masking mechanism is used.

S0 [bit15:11] Reserved: Reserved Bits

When writing, always write '0'. The read value is undefined.

S0 [bit10:0] SFID2[10:0]: Standard Filter ID 2

This bit field has a different meaning depending on the configuration of SFEC[2:0]:

■ SFEC[2:0] = 001 to 110

Set SFID2[10:0] according to the SFT[1:0] setting

SFEC[2:0] = 111

Filter for dedicated RX buffers or for debug messages

SFID2[10:9] decides whether the received message is stored into a dedicated RX buffer or treated as message A, B, or C of the debug message sequence.

SFID2[10:9]	Description
00	Store message into a dedicated RX buffer.
01	Debug Message A.
10	Debug Message B.
11	Debug Message C.

SFID2[8:6] are reserved bits. When writing, always write '0'. The read value is undefined. SFID2[5:0] defines the offset to the RX buffer Start Address RXBC.RBSA[15:2] to store a matching message.

Note: Debug message is used to debug on CAN feature.

# 28.4.6 Extended Message ID Filter Element

An Extended Message ID Filter Element consists of two 32bit words, and can be configured as a range filter, dual filter, classic bit mask filter, or filter for a single dedicated ID, for messages with 29-bit extended IDs.

Up to 64 filter elements can be configured for 29-bit extended IDs. When accessing an Extended Message ID Filter element, its address is

Filter List Extended Start Address (XIDFC.FLESA[15:2]) + 2 × index of the filter element (0 to 63).

	31	24	23 16	15 8	3 7	0
F0	EFEC [2:0]		E	EFID1[28:0]		
F1	EFT [1:0]		E	EFID2[28:0]		

Figure 28-20. Extended Message ID Filter

F0 [bit31:29] EFEC[2:0]: Extended Filter Element Configuration

All enabled filter elements are used for acceptance filtering of extended frames. Acceptance filtering stops at the first matching enabled filter element or when the end of the filter list is reached.



If EFEC[2:0] = 100, 101, or 110 a match sets interrupt flag IR.HPM (High Priority Message) and, if enabled, an interrupt is generated. In this case register HPMS (High Priority Message Status) is updated with the status of the priority match.

EFEC[2:0]	Description
000	Disable filter element.
001	Store in RX FIFO 0 if filter matches.
010	Store in RX FIFO 1 if filter matches.
011	Reject ID if filter matches.
100	Set priority if filter matches.
101	Set priority and store in RX FIFO 0 if filter matches.
110	Set priority and store in RX FIFO 1 if filter matches.
111	Store into dedicated RX buffer or as debug message, configuration of EFT[1:0] ignored.

F0 [bit28:0] EFID1[28:0]: Extended Filter ID 1

This bit field has a different meaning depending on the configuration of EFEC[2:0].

■ EFEC[2:0] = 001 to 110

Set EFID1[28:0] according to the EFT[1:0] setting.

■ EFEC[2:0] = 11

EFID1[28:0] defines the ID of an extended dedicated RX buffer or debug message to be stored. The received identifiers must match, only XIDAM masking mechanism is used.

F1 [bit31:30] EFT[1:0]: Extended Filter Type

EFT[1:0]	Description
00	Range filter from EFID1[28:0] to EFID2[28:0]
00	(EFID2[28:0] ≥ received ID ANDed with XIDAM ≥ EFID1[28:0]).
01	Dual ID filter
	Matches when EFID1[28:0] or EFID2[28:0] is equal to received ID ANDed with XIDAM.
	Classic filter: EFID1[28:0] = filter, EFID2[28:0] = mask.
10	Only those bits of EFID1[28:0] where the corresponding EFID2[28:0] bits are 1 are relevant. Matches when the received ID ANDed with XIDAM is equal to EFID1[28:0] masked by EFID2[28:0].
11	Range filter from EFID1[28:0] to EFID2[28:0]
	(EFID2[28:0] ≥ EFID1[28:0]), XIDAM mask not applied.

#### F1 [bit29] Reserved: Reserved Bit

When writing, always write '0'. The read value is undefined.

F1 [bit28:0] EFID2[28:0]: Extended Filter ID 2

This bit field has a different meaning depending on the configuration of EFEC[2:0]:

- EFEC[2:0] = 001 to 110
- Set EFID2[28:0] according to the EFT[1:0] setting
- EFEC[2:0] = 111

EFID2[28:0] is used to configure this filter for dedicated RX buffers or for debug messages

EFID2[28:11] are reserved bits. When writing, always write '0'. The read value is undefined.

EFID2[10:9] decides whether the received message is stored into a dedicated RX buffer or treated as message A, B, or C of the debug message sequence.

EFID2[10:9]	Description
00	Store message into a dedicated RX buffer.
01	Debug Message A.
10	Debug Message B.
11	Debug Message C.

EFID2[8:6] are reserved bits. When writing, always write '0'. The read value is undefined.

EFID2[5:0] defines the offset to the RX Buffer Start Address RXBC.RBSA[15:2] to store a matching message.

Note: Debug message is used to debug on CAN feature.



# 28.4.7 Trigger Memory Element

Up to 64 trigger memory elements can be configured. When accessing a trigger memory element, its address is the Trigger Memory Start Address TTTMC.TMSA plus the index of the trigger memory element (0...63).

Figure 28-21. Trigger Memory Element

	31	24 23	16	15	8	7			0
то		TM[15	0]	RES	CC[6:0]	ASC [1:0]	TM EX	TYPE[3:0	)]
T1	RES	FTYPE	MNR[6:0]		RES			MSC[2	2:0]

T0 Bit 31:16 TM[15:0]: Time Mark

Cycle time for which the trigger becomes active.

T0 Bit 14:8 CC[6:0]: Cycle Code

Cycle count for which the trigger is valid. Ignored for trigger types Tx\_Ref\_Trigger, Tx\_Ref\_Trigger\_Gap, Watch\_Trigger, Watch\_Trigger\_Gap, and End\_of\_List.

CC[6:0]	Description
000000x	Valid for all cycles.
000001c	Valid every second cycle at cycle count mod2 = c.
00001cc	Valid every fourth cycle at cycle count mod4 = cc.
0001ccc	Valid every eighth cycle at cycle count mod8 = ccc.
001cccc	Valid every sixteenth cycle at cycle count mod16 = cccc.
01ccccc	Valid every thirty-second cycle at cycle count mod32 = ccccc.
100000	Valid every sixty-fourth cycle at cycle count mod64 = cccccc.

T0 Bit 7:6 ASC[1:0]: Asynchronous Serial Communication

ASC[1:0]	Description
00	No ASC operation.
01	Reserved, do not use.
10	Node is ASC receiver.
11	Node is ASC transmitter.

**Note:** ASC functionality is not supported.

T0 Bit 5 TMIN: Time Mark Event Internal

TMIN	Description	
0	No action.	
	TTIR.TTMI is set when trigger memory ele- ment becomes active.	

#### T0 Bit 4 TMEX: Time Mark Event External

TMEX	Description
0	No action.
1	Pulse at output of Trigger Time Mark with the length of one clk_can period is generated when the time mark of the trigger memory element becomes active and TTOCN.TTMIE = 1.

#### T0 Bit 3:0 TYPE[3:0]: Trigger Type

TYPE [3:0]	Description
0000	Tx_Ref_Trigger - valid when not in gap.
0001	Tx_Ref_Trigger_Gap - valid when in gap.
0010	Tx_Trigger_Single - starts a single transmis- sion in an exclusive time window.
0011	Tx_Trigger_Continous - starts continuous transmission in an exclusive time window.
0100	Tx_Trigger_Arbitration - starts a transmission in an arbitrating time window.
0101	Tx_Trigger_Merged - starts a merged arbitra- tion window.
0110	Watch_Trigger - valid when not in gap.
0111	Watch_Trigger_Gap - valid when in gap.
1000	Rx_Trigger - check for reception.
1001	Time_Base_Trigger - only control TMIN, TMEX, and ASC.
1010 1111	End_of_List - illegal type, causes config error.

#### Notes:

- For ASC operation (ASC = 10, 11) only trigger types Rx\_Trigger and Time\_Base\_Trigger should be used.
- ASC operation is not supported in this device.

T1 Bit 23 FTYPE: Filter Type

FTYPE Description			
0	11-bit standard message ID.		
1	29-bit extended message ID.		

T1 Bit 22:16 MNR[6:0]: Message Number



Transmission: Trigger is valid for configured TX buffer number. Valid values are 0 to 31.

Reception: Trigger is valid for standard/extended message ID filter element number. Valid values are 0 to 63 and 0 to 127.

T1 Bits 2:0 MSC[2:0]: Message Status Count

Counts scheduling errors for periodic messages in exclusive time windows. It has no function for arbitrating messages and in event-driven CAN communication (ISO 11898-1:2015).

#### Notes:

- The trigger memory elements should be written when the M\_TTCAN is in INIT state. Write access to the trigger memory elements outside INIT state is not allowed.
- There is an exception for TMIN and TMEX when they are defined as part of a trigger memory element of TYPE Tx\_Ref\_Trigger. In this case they become active at the time mark modified by the actual Reference Trigger Offset (TTOST.RTO).

#### 28.4.8 MRAM OFF

Message RAM can be turned off to save power by setting CTL.MRAM\_OFF bit. Default value of this bit is '0' and MRAM is retained in this configuration during DeepSleep power mode.

The M\_TTCAN channel must be powered down before setting MRAM\_OFF bit. See Power Down (Sleep Mode) on page 377 to power down the M\_TTCAN channel. When MRAM is OFF, any access to MRAM may raise Address Error (MRAM\_SIZE = 0).

After switching the MRAM on again, software needs to allow a certain power-up time before MRAM can be used, that is, before STOP\_REQ can be de-asserted. Check the RAM\_PWR\_DELAY\_CTL register to see the required time for MRAM power up process. Refer to the registers TRM for more details.

# 28.4.9 RAM Watchdog (RWD)

The RAM Watchdog monitors the READY output of the Message RAM. A Message RAM access starts the Message RAM watchdog counter with the value configured by RWD.WDC. The counter is reloaded with RWD.WDC when the Message RAM signals successful completion by activating its READY output. In case there is no response from the Message RAM until the counter has counted down to zero, the counter stops and interrupt flag IR.WDI is set. The RAM watchdog counter is clocked by the host clock (clk\_sys). Refer to the registers TRM for information about the RWD register.

# 28.5 TTCAN Operation

# 28.5.1 Reference Message

A reference message is a data frame characterized by a specific CAN identifier. It is received and accepted by all nodes except the time master (sender of the reference message).

For Level 1, the data length must be at least one. For Level 0 and Level 2, the data length must be at least four; otherwise, the message is not accepted as a reference message. The reference message may be extended by other data up to the sum of eight CAN data bytes. All bits of the identifier except the three LSBs characterize the message as a reference message. The last three bits specify the priorities of up to eight potential time masters. Reserved bits are transmitted as logical 0 and are ignored by the receivers. The reference message is configured using the TTRMC register.

The time master transmits the reference message. If the reference message is disturbed by an error, it is retransmitted immediately. In a retransmission, the transmitted Master\_Ref\_Mark is updated. The reference message is sent periodically, but it is allowed to stop the periodic transmission (Next\_is\_Gap bit). It can initiate event-synchronized transmission at the start of the next basic cycle by the current time master or by one of the other potential time masters.

The node transmitting the reference message is the current time master. The time master is allowed to transmit other messages. If the current time master fails, its function is replicated by the potential time master with the highest priority. Nodes that are neither time master nor potential time master are time-receiving nodes.

#### 28.5.1.1 Level 1

Level 1 operation is configured via TTOCF.OM = 01 and TTOCF.GEN. External clock synchronization is not available in Level 1.

The information related to the reference message is stored in the first data byte as shown in Table 28-8. Cycle\_Count is optional.

Bits	7	6	5	4	3	2	1	0
First Byte	Next_is_Gap	Reserved		Сус	cle_Co	ount [	5:0]	



#### 28.5.1.2 Level 2

Level 2 operation is configured via TTOCF.OM = 10 and TTOCF.GEN.

The information related to the reference message is stored in the first four data bytes as shown in Table 28-9. Cycle\_Count and the lower four bits of NTU\_Res are optional. The M\_TTCAN does not evaluate NTU\_Res[3:0] from received reference messages, it always transmits these bits as zero.

Table 28-9. First Four Bytes of Level 2 Reference Message

Bits	7	6	5	4	3	2	1	0
First Byte	Next_is_Gap	Reserved	eserved Cycle_Count[5:0]					
Second Byte	NTU_Res[6:4]			NTU_Res[3:0] Disc_B				
Third Byte		Master_Ref_Mark[7:0]						
Fourth Byte	Master_Ref_Mark[15:8]							

# 28.5.1.3 Level 0

Level 0 operation is configured via TTOCF.OM = 11. External event-synchronized time-triggered operation is not available in Level 0.

The information related to the reference message is stored in the first four data bytes as shown in Table 28-10. In Level 0, Next\_is\_Gap is always zero. Cycle\_Count and the lower four bits of NTU\_Res are optional. The M\_TTCAN does not evaluate NTU\_Res[3:0] from received reference messages; it always transmits these bits as zero.

Table 28-10. First four Bytes of Level 0 Reference Message

Bits	7	6	5	4	3	2	1	0
First Byte	Nex- t_is_Gap	Reserved	eserved Cycle_Count[5:0]					
Second Byte	NTU_Res[6:4]				J_Re	Disc_Bit		
Third Byte	Master_Ref_Mark[7:0]							
Fourth Byte	Master_Ref_Mark[15:8]							

# 28.5.2 TTCAN Configuration

# 28.5.2.1 TTCAN Timing

The Network Time Unit (NTU) is the unit in which all times are measured. The NTU is a constant of the whole network and is defined by the network system designer. In TTCAN Level 1 the NTU is the nominal CAN bit time. In TTCAN Level 0 and Level 2 the NTU is a fraction of the physical second. The NTU is the time base for the local time. The integer part of the local time (16-bit value) is incremented once for each NTU. Cycle time and global time are both derived from local time. The fractional part (3-bit value) of local time, cycle time, and global time is not readable.

In TTCAN Level 0 and Level 2, the length of the NTU is defined by the Time Unit Ratio (TUR). The TUR is a noninteger number given by the formula TUR = TURNA.NAV/ TURCF.DC. The length of the NTU is given by the formula NTU = CAN Clock Period × TUR.

The TUR Numerator Configuration NC is an 18-bit number, TURCF.NCL[15:0] can be programmed in the range 0x0000-0xFFFF. TURCF.NCH[17:16] is hard-wired to 0b01. When the number 0xnnnn is written to TURCF.NCL[15:0], TURNA.NAV starts with the value 0x10000 + 0x0nnnn = 0x1nnnn. The TUR Denominator Configuration TURCF.DC is a 14-bit number. TURCF.DC may be programmed in the range 0x0001 - 0x3FFF; 0x0000 is an illegal value.

In Level 1, NC must be  $\ge 4 \times TURCF.DC$ . In Level 0 and Level 2 NC must be  $\ge 8 \times TURCF.DC$  to allow the 3-bit resolution for the internal fractional part of the NTU.

A hardware reset presets TURCF.DC to 0x1000 and TURCF.NCL to 0x10000, resulting in an NTU consisting of 16 CAN clock periods. Local time and application watchdog are not started before either the CCCR.INIT is reset or TURCF.ELT is set. TURCF.ELT may not be set before the NTU is configured. Setting TURCF.ELT to '1' also locks the write access to register TURCF.

At startup TURNA.NAV is updated from NC (= TURCF.NCL + 0x10000) when TURCF.ELT is set. In TTCAN Level 1 there is no drift compensation. TURNA.NAV does not change during operation, it always equals NC.

In TTCAN Level 0 and Level 2, there are two possibilities for TURNA.NAV to change. When operating as time slave or backup time master, and when TTOCF.ECC is set, TURNA.NAV is updated automatically to the value calculated from the monitored global time speed, as long as the M\_TTCAN is in synchronization states In\_Schedule or In\_Gap. When it loses synchronization, it returns to NC. When operating as the actual time master, and when TTOCF.EECS is set, the host may update TURCF.NCL. When the host sets TTOCN.ECS, TURNA.NAV will be updated from the new value of NC at the next reference message. The status flag TTOST.WECS is set when TTOCN.ECS is set and is cleared when TURNA.NAV is updated. TURCF.NCL is write-locked while TTOST.WECS is set.

In TTCAN Level 0 and Level 2, the clock calibration process adapts TURNA.NAV in the range of the synchronization deviation limit (SDL) of NC  $\pm$  2 (TTOCF.LDSDL+5). TURCF.NCL should be programmed to the largest applicable numerical value to achieve the best accuracy in the calculation of TURNA.NAV.



The synchronization deviation (SD) is the difference between NC and TURNA.NAV (SD = |NC - TURNA.NAV|). It is limited by the SDL, which is configured by its dual logarithm TTOCF.LDSDL (SDL = 2 (TTOCF.LDSDL+5)) and should not exceed the clock tolerance given by the CAN bit timing configuration. SD is calculated at each new basic cycle. When the calculated TURNA.NAV deviates by more than SDL from NC, or if the Disc\_Bit in the reference message is set, the drift compensation is suspended, TTIR.GTE is set, and TTOSC.QCS is reset; if Disc\_Bit = 1, TTIR.GTD is set.

TUR configuration examples are shown in Table 28-11.

Table 28-11. TUR Configuration Examples

TUR	8	10	24	50	510	125000	32.5	100/12	529/17
NC	0x1FFF8	0x1FFFE	0x1FFF8	0x1FFEA	0x1FFFE	0x1FFE0	0x1FFE0	0x19000	0x10880
TURCF.DC	0x3FFF	0x3333	0x1555	0x0A3D	0x0101	0x0001	0x0FC0	0x3000	0x0880

TTOCN.ECS schedules NC for activation by the next reference message. TTOCN.SGT schedules TTGTP.TP for activation by the next reference message. Setting of TTOCN.ECS and TTOCN.SGT requires TTOCF.EECS to be set (external clock synchronization enabled) while the M\_TTCAN is actual time master.

The M\_TTCAN module provides an application watchdog to verity the function of the application program. The host has to serve this watchdog regularly, else all CAN bus activity is stopped. The Application Watchdog Limit TTOCF.AWL specifies the number of NTUs the watchdog has to be served. The maximum number of NTUs is 256. The Application Watchdog is served by reading register TTOST. TTOST.AWE indicates whether the watchdog is served in time. In case the application failed to serve the application watchdog, interrupt flag TTIR.AW is set. For software development, the application watchdog may be disabled by programming TTOCF.AWL to 0x00 (see Application Watchdog on page 378).

# 28.5.2.2 Message Scheduling

TTOCF.TM controls whether the M\_TTCAN operates as a potential time master or as a time slave. If it is a potential time master, the three LSBs of the reference message identifier TTRMC.RID define the master priority, 0 being the highest and 7 the lowest priority. Two nodes in the network may not useg the same master priority. TTRMC.RID is used for recognition of reference messages. TTRMC.RMPS is not relevant for time slaves.

The Initial Reference Trigger Offset TTOCF.IRTO is a 7-bitvalue that defines (in NTUs) how long a backup time master waits before it starts the transmission of a reference message, when a reference message is expected but the bus remains idle. The recommended value for TTOCF.IRTO is the master priority multiplied with a factor depending on the expected clock drift between the potential time masters in the network. The sequential order of the backup time masters, when one of them starts the reference message if the current time master fails, should correspond to their master priority, even with maximum clock drift.

TTOCF.OM decides whether the node operates in TTCAN Level 0, Level 1, or Level 2. In one network, all potential time

masters should operate on the same level. Time slaves may operate on Level 1 in a Level 2 network, but not vice versa. The configuration of the TTCAN operation mode via TTOCF.OM is the last step in the setup. When TTOCF.OM = 00 (event-driven CAN communication), the M\_TTCAN operates according to ISO 11898-1:2015, without time triggers. When TTOCF.OM = 01 (Level 1), the M\_TTCAN operates according to ISO 11898-4, but without the possibility to synchronize the basic cycles to external events, the Next\_is\_Gap bit in the reference message is ignored. When TTOCF.OM = 10 (Level 2), the M\_TTCAN operates according to ISO 11898-4, including the eventsynchronized start of a basic cycle. When TTOCF.OM = 11 (Level 0), the M\_TTCAN operates as event-driven CAN but maintains a calibrated global time base similar to Level 2.

TTOCF.EECS enables the external clock synchronization, allowing the application program of the current time master to update the TUR configuration during time-triggered operation, to adapt the clock speed and (in Level 0,2 only) the global clock phase to an external reference.

TTMLM.ENTT in the TT Matrix Limits register specifies the number of expected Tx\_Triggers in the system matrix. This is the sum of Tx\_Triggers for exclusive single arbitrating and merged arbitrating windows, excluding the Tx\_Ref\_Triggers. Note that this is usually not the number of Tx\_Trigger memory elements; the number of basic cycles in the system matrix and the trigger's repeat factors must be taken into account. An inaccurate configuration of TTMLM.ENTT will result in either a TX Count Underflow (TTIR.TXU = 1 and TTOST.EL = 01, severity 1) or in a TX Count Overflow (TTIR.TXO = 1 and TTOST.EL = 10, severity 2).

**Note:** In case the first reference message seen by a node does not have Cycle\_Count zero, this node may finish its first matrix cycle with its TX count resulting in a TX Count Underflow condition. As long as a node is in state, synchronizing its Tx\_Triggers will not lead to transmissions.

TTMLM.CCM specifies the number of the last basic cycle in the system matrix. The counting of basic cycles starts at 0. In a system matrix consisting of eight basic cycles TTMLM.CCM would be 7. TTMLM.CCM is ignored by time slaves, a receiver of a reference message considers the



received cycle count as the valid cycle count for the actual basic cycle.

TTMLM.TXEW specifies the length of the TX enable window in NTUs. The TX enable window is the period at the beginning of a time window where a transmission may be started. If the sample point of the first bit of a transmit message is not inside the TX enable window, the transmission cannot be started in that time window at all. An example is because of an overlap from the previous time window's message. TTMLM.TXEW should be chosen based on the network's synchronization quality and the relation between the length of the time windows and the length of messages.

# 28.5.2.3 Trigger Memory

The trigger memory is part of the message RAM. It stores up to 64 trigger elements. A trigger memory element consists of Time Mark TM, Cycle Code CC, Trigger Type TYPE, Filter Type FTYPE, Message Number MNR, Message Status Count MSC, Time Mark Event Internal TMIN, Time Mark Event External TMEX, and Asynchronous Serial Communication ASC (see Trigger Memory Element on page 400).

The time mark defines at which cycle time a trigger becomes active. The trigger elements in the trigger memory must be sorted by their time marks. The trigger element with the lowest time mark is written to the first trigger memory word. Message number and cycle code are ignored for triggers of type Tx\_Ref\_Trigger, Tx\_Ref\_Trigger\_Gap, Watch\_Trigger, Watch\_Trigger\_Gap, and End\_of\_List.

When the cycle time reaches the time mark of the actual trigger, the FSE switches to the next trigger and starts to read it from the trigger memory. For a transmit trigger, the TX handler starts to read the message from the message RAM as soon as the FSE switches to its trigger. The RAM access speed defines the minimum time step between a transmit trigger and its preceding trigger, the TX handler should be able to prepare the transmission before the transmit trigger's time mark is reached. The RAM access speed also limits the number of non-matching (with regard to their cycle code) triggers between two matching triggers, the next matching trigger must be read before its time mark is reached. If the reference message is n NTU long, a trigger with a time mark less than n will never become active and will be treated as a configuration error.

The starting point of cycle time is the sample point of the reference message's start-of-frame bit. The next reference message is requested when cycle time reaches the Tx\_Ref\_Trigger's time mark. The M\_TTCAN reacts to the transmission request at the next sample point. A new Sync\_Mark is captured at the start-of-frame bit, but the cycle time is incremented until the reference message is successfully transmitted (or received) and the Sync\_Mark is taken as the new Ref\_Mark. At that point, cycle time is restarted. As a consequence, cycle time can never (with the

exception of initialization) be seen at a value less than n, with n being the length of the reference message measured in NTU.

Length of a basic cycle: Tx\_Ref\_Trigger time mark + 1 NTU + 1 CAN bit time

The trigger list will be different for all nodes in the TTCAN network. Each node knows only the Tx\_Triggers for its own transmit messages, the Rx\_Triggers for the receive messages that are processed by this node, and the triggers concerning the reference messages.

#### **Trigger Types**

Tx\_Ref\_Trigger (TYPE = 0000) and Tx\_Ref\_Trigger\_Gap (TYPE = 0001) cause the transmission of a reference message by a time master. A configuration error (TTOST.EL = 11, severity 3) is detected when a time slave encounters a Tx\_Ref\_Trigger(\_Gap) in its trigger memory. Tx\_Ref\_Trigger\_Gap is only used in external eventsynchronized time-triggered operation mode. In that mode, Tx\_Ref\_Trigger is ignored when the M\_TTCAN synchronization state is In Gap (TTOST.SYS = 10).

Tx\_Trigger\_Single (TYPE = 0010), Tx\_Continous (TYPE = 0011), Tx\_Trigger\_Arbitration (TYPE = 0100), and Tx\_Trigger\_Merged (TYPE = 0101) cause the start of a transmission. They define the start of a time window.

Tx\_Trigger\_Single starts a single transmission in an exclusive time window when the message buffer's Transmission Request Pending bit is set. After successful transmission, the Transmission Request Pending bit is reset.

Tx\_Trigger\_Continuous starts a transmission in an exclusive time window when the message buffer's transmission Request Pending bit is set. After successful transmission, the Transmission Request Pending bit remains set, and the message buffer is transmitted again in the next matching time window.

Tx Trigger Arbitration starts an arbitrating time window, Tx Trigger Merged a merged arbitrating time window. The last Tx Trigger of a merged arbitrating time window must be of type Tx Trigger Arbitration. A Configuration Error (TTOST.EL = 11, severity 3) is detected when a trigger of type Tx\_Trigger\_Merged is followed by any other Tx\_Trigger Tx\_Trigger\_Merged than one type of or Tx Trigger Arbitration. Several Tx Triggers may be defined for the same TX message buffer. Depending on their cycle code, they may be ignored in some basic cycles. The cycle code should be considered when the expected number of Tx\_Triggers (TTMLM.ENTT) is calculated.

Watch\_Trigger (TYPE = 0110) and Watch\_Trigger\_Gap (TYPE = 0111) check for missing reference messages. They are used by both time masters and time slaves. Watch\_Trigger\_Gap is only used in external event-synchronized time-triggered operation mode. In that mode,



a Watch\_Trigger is ignored when the M\_TTCAN synchronization state is In\_Gap (TTOST.SYS = 10).

Rx Trigger (TYPE = 1000) is used to check for the reception of periodic messages in exclusive time windows. Rx Triggers are not active until state In Schedule or In Gap is reached. The time mark of an Rx Trigger should be placed after the end of that message transmission, independent of time window boundaries. Depending on their cycle code, Rx\_Triggers may be ignored in some basic cycles. At the Rx Trigger time mark, it is checked whether the last received message before this time mark and after start of cycle or previous Rx Trigger matches the acceptance filter element referenced by MNR. Accepted messages are stored in one of two receive FIFOs, according to the acceptance filtering, independent of the Rx Trigger. Acceptance filter elements that are referenced by Rx Triggers should be placed at the beginning of the filter list to ensure that the filtering is finished before the Rx Trigger time mark is reached.

Time\_Base\_Trigger (TYPE = 1001) is used to generate internal/external events depending on the configuration of ASC, TMIN, and TMEX.

End\_of\_List (TYPE = 1010...1111) is an illegal trigger type, a configuration error (TTOST.EL = 11, severity 3) is detected when an End\_of\_List trigger is encountered in the trigger memory before the Watch\_Trigger or Watch\_Trigger\_Gap.

#### **Restrictions for the Node's Trigger List**

Two triggers may not be active at the same cycle time and cycle count, but triggers that are active in different basic cycles (different cycle code) may share the same time mark.

Rx\_Triggers and Time\_Base\_Triggers may not be placed inside the TX enable windows of Tx\_Trigger\_Single/ Continuous/Arbitration, but they may be placed after Tx\_Trigger\_Merged.

Triggers that are placed after the Watch\_Trigger (or the Watch\_Trigger\_Gap when TTOST.SYS = 10) will never become active. The watch triggers themselves will not become active when the reference messages are transmitted on time.

All unused trigger memory words (after the Watch\_Trigger or after the Watch\_Trigger\_Gap when TTOST.SYS = 10) must be set to trigger type End\_of\_List.

A typical trigger list for a potential time master will begin with a number of Tx\_Triggers and Rx\_Triggers followed by the Tx\_Ref\_Trigger and Watch\_Trigger. For networks with external event-synchronized time-triggered communication, this is followed by the Tx\_Ref\_Trigger\_Gap and the Watch\_Trigger\_Gap. The trigger list for a time slave will be the same but without the Tx\_Ref\_Trigger and the Tx\_Ref\_Trigger\_Gap. At the beginning of each basic cycle, that is at each reception or transmission of a reference message, the trigger list is processed starting with the first trigger memory element. The FSE looks for the first trigger with a cycle code that matches the current cycle count. The FSE waits until cycle time reaches the trigger's time mark and activates the trigger. Later, the FSE looks for the next trigger in the list with a cycle code that matches the current cycle count.

Special consideration is needed for the time around Tx Ref Trigger and Tx Ref Trigger Gap. In a time master competing for master ship, the effective time mark of a Tx Ref Trigger may be decremented to be the first node to start a reference message. In backup time masters the time mark of a Tx\_Ref\_Trigger effective or Tx Ref Trigger Gap is the sum of its configured time mark and the Reference Trigger Offset TTOCF.IRTO. If error level 2 is reached (TTOST.EL = 10), the effective time mark is the sum of its time mark and 0x127. No other trigger elements should be placed in this range; otherwise, the time marks may appear out of order and are flagged as a configuration error. Trigger elements that are coming after Tx\_Ref\_Trigger may never become active as long as the reference messages come in time.

There are interdependencies between the following parameters:

- Host clock frequency
- Speed and waiting time for Trigger RAM accesses
- Length of the acceptance filter list
- Number of trigger elements
- Complexity of cycle code filtering in the trigger elements
- Offset between time marks of the trigger elements

#### Examples of Trigger Handling

The following example shows how the trigger list is derived from a node's system matrix. Assume that node A is a first time master; a section of the system matrix shown in Table 28-12.

Table 28-12. System Matrix Node A

Cycle Count	Time Mark1	Time Mark2	Time Mark3	Time Mark4	Time Mark5	Time Mark6	Time Mark7
0	Tx7					TxRef	Error
1	Rx3		Tx2,	Tx2, Tx4		TxRef	Error
2						TxRef	Error
3	Tx7		Rx5			TxRef	Error
4	Tx7			Rx6		TxRef	Error

The cycle count starts with 0 - 0, 1, 3, 7, 15, 31, 63 (the number of basic cycles in the system matrix is 1, 2, 4, 8, 16, 32, 64). The maximum cycle count is configured by TTMLM.CCM. The Cycle Code (CC) is composed of repeat factor (value of most significant '1') and the number of the first basic cycle in the system matrix (bit field after most significant '1').



Example: When CC is 0b0010011 (repeat factor: 16, first basic cycle: 3) and maximum cycle count of TTMLM.CCM = 0x3F, matches occur at cycle counts 3, 19, 35, 51.

A trigger element consists of Time Mark (TM), Cycle Code (CC), Trigger Type (TYPE), and Message Number (MNR). For transmission, MNR references the TX buffer number (0..31). For reception, MNR references the number of the filter element (0..127) that matched during acceptance filtering. Depending on the configuration of the Filter Type FTYPE, the 11-bit or 29-bit message ID filter list is referenced.

In addition, a trigger element can be configured for Asynchronous Serial Communication (ASC), generation of Time Mark Event Internal (TMIN), and Time Mark Event External (TMEX). The Message Status Count (MSC) holds the counter value (0..7) for scheduling errors for periodic messages in exclusive time windows when the time mark of the trigger element becomes active.

Trigger	Time Mark TM[15:0]	Cycle Code CC[6:0] Trigger Type TYPE[3:0]		Mess. No. MNR[6:0]
0	Mark1	0000100	Tx_Trigger_Single	7
1	Mark1	1000000	Rx_Trigger	3
2	Mark1	1000011	Tx_Trigger_Single	7
3	Mark3	1000001	Tx_Trigger_Merged	2
4	Mark3	1000011	Rx_Trigger	5
5	Mark4	1000001	Tx_Trigger_Arbitration	4
6	Mark4	1000100	Rx_Trigger	6
7	Mark6	n.a.	Tx_Ref_Trigger	0 (Ref)
8	Mark7	n.a.	Watch_Trigger	n.a.
9	n.a.	n.a.	End_of_List	n.a.

Table 28-13. Trigger List Node A

Tx\_Trigger\_Single, Tx\_Trigger\_Continous, Tx\_Trigger\_Merged, Tx\_Trigger\_Arbitration, Rx\_Trigger, and Time\_Base\_Trigger are only valid for the specified cycle code. For all other trigger types the cycle code is ignored.

The FSE starts the basic cycle by scanning the trigger list starting from zero until a trigger with time mark that is greater than the cycle time is reached, CC matches the actual cycle count, or a trigger of type Tx\_Ref\_Trigger, Tx\_Ref\_Trigger\_Gap, Watch\_Trigger, or Watch Trigger Gap is encountered.

When the cycle time reaches TM, the action defined by TYPE and MNR is started. There is an error in the configuration when it reaches End\_of\_List.

At Mark6, the reference message (always TxRef) is transmitted. After transmission, the FSE returns to the beginning of the trigger list. When it reaches Watch Trigger at Mark7, the node is unable to transmit the reference message; error treatment is then started.

#### **Detection of Configuration Errors**

A configuration error is signaled via TTOST.EL = 11 (severity 3) when:

- The FSE comes to a trigger in the list with a cycle code that matches the current cycle count but with a time mark that is less than the cycle time.
- The previous active trigger was a Tx\_Trigger\_Merged and the FSE comes to a trigger in the list with a cycle code that matches the current cycle count but that is neither a Tx\_Trigger\_Merged nor a Tx\_Trigger\_Arbitration nor a Time\_Base\_Trigger nor an Rx\_Trigger.
- The FSE of a node with TTOCF.TM = 0 (time slave) encounters a Tx\_Ref\_Trigger or a Tx\_Ref\_Trigger\_Gap.
- Any time mark placed inside the TX enable window (defined by TTMLM.TXEW) of a Tx\_Trigger with a matching cycle code.
- A time mark is placed near the time mark of a Tx\_Ref\_Trigger and the Reference Trigger Offset TTOST.RTO causes a reversal of their sequential order measured in cycle time.

# 28.5.2.4 TTCAN Schedule Initialization

The synchronization to the M\_TTCAN message schedule starts when CCCR.INIT is reset. The M\_TTCAN can operate time-triggered (TTOCF.GEN = 0) or external event-synchronized time-triggered (TTOCF.GEN = 1). All nodes start with cycle time zero at the beginning of their trigger list with TTOST.SYS = 00 (out of synchronization); no transmission is enabled with the exception of the reference message. Nodes in external event-synchronized time-triggered operation mode will ignore Tx\_Ref\_Trigger and Watch\_Trigger\_Gap instead until the first reference message decides whether a gap is active.

#### **Time Slaves**

After configuration, a time slave will ignore its Watch\_Trigger and Watch\_Trigger\_Gap when it does not receive any message before reaching the Watch\_Triggers. When it reaches Init\_Watch\_Trigger, interrupt flag TTIR.IWT is set, the FSE is frozen, and the cycle time will become invalid. However, the node will still be able to take part in CAN bus communication (to give acknowledge or to send error flags). The first received reference message will restart the FSE and the cycle time.

**Note:** Init\_Watch\_Trigger is not part of the trigger list. It is implemented as an internal counter that counts up to 0xFFFF = maximum cycle time.

When a time slave receives any message but the reference message before reaching the Watch\_Triggers, it will assume a fatal error (TTOST.EL = 11, severity 3), set interrupt flag TTIR.WT, switch off its CAN bus output, and enter the bus monitoring mode (CCCR.MON set to '1'). In the bus



monitoring mode, it is still able to receive messages, but cannot send any dominant bits and therefore, cannot acknowledge.

**Note:** To leave the fatal error state, the host must set CCCR.INIT = 1. After reset of CCCR.INIT, the node restarts TTCAN communication.

When no error is encountered during synchronization, the first reference message sets TTOST.SYS = 01 (synchronizing), the second sets the TTCAN synchronization state (depending on its Next\_is\_Gap bit) to TTOST.SYS = 11 (In\_Schedule) or TTOST.SYS = 10 (In\_Gap), enabling all Tx\_Triggers and Rx\_Triggers.

#### **Potential Time Master**

After configuration, a potential time master will start the transmission of a reference message when it reaches its Tx Ref Trigger (or its Tx Ref Trigger Gap when in external event-synchronized time-triggered operation). It will ignore its Watch Trigger and Watch Trigger Gap when it does not receive any message or transmit the reference message successfully before reaching the Watch Triggers (the reason assumed is that all other nodes still in reset or configuration and does not acknowledge). When it reaches Init Watch Trigger, the attempted transmission is aborted, interrupt flag TTIR.IWT is set, the FSE is frozen, and the cycle time will become invalid, but the node will still be able to take part in CAN bus communication (to acknowledge or send error flags). Resetting TTIR.IWT will re-enable the transmission of reference messages until the next time Init Watch Trigger condition is met, or another CAN message is received. The FSE will be restarted by the reception of a reference message.

When a potential time master reaches the Watch\_Triggers after it has received any message but the reference message, it will assume a fatal error (TTOST.EL = 11, severity 3), set interrupt flag TTIR.WT, switch off its CAN bus output, and enter the bus monitoring mode (CCCR.MON set to '1'). In bus monitoring mode, it is still able to receive messages, but it cannot send any dominant bits and therefore, cannot acknowledge.

When no error is detected during initialization, the first reference message sets TTOST.SYS = 01 (synchronizing), the second sets the TTCAN synchronization state (depending on its Next\_is\_Gap bit) to TTOST.SYS = 11 (In\_Schedule) or TTOST.SYS = 10 (In\_Gap), enabling all Tx\_Triggers and Rx\_Triggers.

A potential time master is current time master (TTOST.MS = 11) when it is the transmitter of the last reference message; otherwise, it is the backup time master (TTOST.MS = 10).

When all potential time masters have finished configuration, the node with the highest time master priority in the network will become the current time master.

# 28.5.3 TTCAN Gap Control

All functions related to gap control apply only when the M\_TTCAN is operated in external event-synchronized time-triggered mode (TTOCF.GEN = 1). In this operation mode the TTCAN message schedule may be interrupted by inserting gaps between the basic cycles of the system matrix. All nodes connected to the CAN network should be configured for external event-synchronized time-triggered operation.

During a gap, all transmissions are stopped and the CAN bus remains idle. A gap is finished when the next reference message starts a new basic cycle. The gap starts at the end of a basic cycle that was started by a reference message with bit Next\_is\_Gap = 1; for example, gaps are initiated by the current time master.

The current time master has two options to initiate a gap. A gap can be initiated under software control when the application program writes TTOCN.NIG = 1. The Next\_is\_Gap bit will be transmitted as '1' with the next reference message. A gap can also be initiated under hardware control when the application program writes TTOCN.GCS = 1. When a reference message is started and TTOCN.GCS is set, Next\_is\_Gap = 1 will be set.

As soon as that reference message is completed, the TTOST.WFE bit will announce the gap to the time master and slaves. The current basic cycle will continue until its last time window. The time after the last time window is the gap time.

For the actual time master and the potential time masters, TTOST.GSI will be set when the last basic cycle has finished and the gap time starts. In nodes that are time slaves, the TTOST.GSI bit will remain at '0'.

When a potential time master is in synchronization state In\_Gap (TTOST.SYS = 10), it has four options to intentionally finish a gap:

- Under software control by writing TTOCN.FGP = 1.
- Under hardware control (TTOCN.GCS = 1), TTOCN.FGP will automatically be set when an edge from HIGH to LOW at the internal event trigger input pin is detected and restarts the schedule.
- The third option is a time-triggered restart. When TTOCN.TMG = 1, the next register time mark interrupt (TTIR.RTMI = 1) will set TTOCN.FGP and start the reference message.
- Any potential time master will finish a gap when it reaches its Tx\_Ref\_Trigger\_Gap, assuming that the event to synchronize to did not occur on time.

None of these options can cause a basic cycle to be interrupted with a reference message.

Setting TTOCN.FGP after the gap time has started will start the transmission of a reference message immediately and will thereby synchronize the message schedule. When



TTOCN.FGP is set before the gap time has started (while the basic cycle is still in progress), the next reference message is started at the end of the basic cycle, at the Tx\_Ref\_Trigger – there will be no gap time in the message schedule.

In time-triggered operation, bit Next\_is\_Gap = 1 in the reference message will be ignored, and the bits TTOCN.NIG, TTOCN.FGP, and TTOCN.TMG will be considered.

# 28.5.4 Stop Watch

The stop watch function enables capturing of M\_TTCAN internal time values (local time, cycle time, or global time) triggered by an external event.

To enable the stop watch function, the application program must first define local time, cycle time, or global time as stop watch source via TTOCN.SWS. When TTOCN.SWS is not equal to '00' and TT Interrupt Register flag TTIR.SWE is '0', the actual value of the time selected by TTOCN.SWS will be copied into TTCPT.SWV on the next rising/falling edge (as configured via TTOCN.SWP) on Stop Watch Trigger. This will set interrupt flag TTIR.SWE. After the application program has read TTCPT.SWV, it may enable the next stop watch event by resetting TTIR.SWE to '0'.

# 28.5.5 Local Time, Cycle Time, Global Time, and External Clock Synchronization

There are two possible levels in time-triggered CAN: Level 1 and Level 2. Level 1 provides only time-triggered operation

using cycle time. Level 2 additionally provides increased synchronization quality, global time, and external clock synchronization. In both levels, all timing features are based on a local time base – the local time.

The local time is a 16-bit cyclic counter, it is incremented once each NTU. Internally the NTU is represented by a 3-bit counter, which can be regarded as a fractional part (three binary digits) of the local time. Generally, the 3-bit NTU counter is incremented eight times each NTU. If the length of the NTU is shorter than eight CAN clock periods (as may be configured in Level 1, or as a result of clock calibration in Level 2), the length of the NTU fraction is adapted, and the NTU counter is incremented only four times each NTU.

Figure 28-22 describes the synchronization of the cycle time and global time, performed in the same manner by all TTCAN nodes, including the time master. Any message received or transmitted invokes a capture of the local time taken at the message's frame synchronization event. This frame synchronization event occurs at the sample point of each Start-of-Frame (SoF) bit and causes the local time to be stored as Sync\_Mark. Sync\_Marks and Ref\_Marks are captured including the 3-bit fractional part.

Whenever a valid reference message is transmitted or received, the internal Ref\_Mark is updated from the Sync\_Mark. The difference between Ref\_Mark and Sync\_Mark is the Cycle Sync Mark (Cycle Sync Mark = Sync\_Mark – Ref\_Mark) stored in register TTCSM. The most significant 16 bits of the difference between Ref\_Mark and the actual value of the local time is the cycle time (Cycle Time = Local Time – Ref\_Mark).





Figure 28-22. Cycle Time and Global Time Synchronization



The cycle time that can be read from TTCTC.CT is the difference of the node's local time and Ref\_Mark, both synchronized into the host clock domain and truncated to 16 bits.


The global time exists for TTCAN Level 0 and Level 2 only, in Level 1 it is invalid. The node's view of the global time is the local image of the global time in (local) NTUs. After configuration, a potential time master will use its own local



time as global time. This is done by transmitting its own Ref\_Marks as Master\_Ref\_Marks in the reference message (bytes 3 and 4). The global time that can be read from TTLGT.GT is the sum of the node's local time and its local offset, both synchronized into the host clock domain and truncated to 16 bit. The fractional part is used for clock synchronization only.

A node that receives a reference message calculates its local offset to the global time by comparing its local Ref\_Mark with the received Master\_Ref\_Mark (see Figure 28-22). The node's view of the global time is local time + local offset. In a potential time master that has never

received another time master's reference message, Local\_Offset will be zero. When a node becomes the current time master after having received other reference messages first, Local\_Offset will be frozen at its last value. In the time receiving nodes, Local\_Offset may be subject to small adjustments, due to clock drift, when another node becomes time master, or when there is a global time discontinuity, signaled by Disc\_Bit in the reference message. With the exception of global time discontinuity, the global time provided to the application program by register TTLGT is smoothed by a low-pass filtering to have a continuous monotonic value.






Figure 28-23 illustrates how in TTCAN Level 0 and Level 2 the receiving node compensates the drift between its own local clock and the time master's clock by comparing the length of a basic cycle in local time and in global time. If there is a difference between the two values, and the Disc\_Bit in the reference message is not set, a new value for TURNA.NAV is calculated. If the synchronization deviation (SD) =  $|NC - TURNA.NAV| \le SDL$ , the new value for TURNA.NAV takes effect. Otherwise, the automatic drift compensation is suspended.

In TTCAN Level 0 and Level 2, TTOST.QCS indicates whether the automatic drift compensation is active or suspended. In TTCAN Level 1, TTOST.QCS is always '1'.

The current time master may synchronize its local clock speed and the global time phase to an external clock source. This is enabled by bit TTOCF.EECS.

The stop watch function (see Stop Watch on page 408) may be used to measure the difference in clock speed between the local clock and the external clock. The local clock speed is adjusted by first writing the newly calculated Numerator Configuration Low to TURCF.NCL (TURCF.DC cannot be updated during operation). The new value takes effect by writing TTOCN.ECS to '1'.

The global time phase is adjusted by first writing the phase offset into the TT Global Time Preset register (TTGTP). The new value takes effect by writing TTOCN.SGT to '1'. The first reference message transmitted after the global time phase adjustment will have the Disc\_Bit set to '1'.



TTOST.QGTP shows whether the node's global time is in phase with the time master's global time. TTOST.QGTP is permanently '0' in TTCAN Level 1 and when the SDL is exceeded in TTCAN Level 0,2 (TTOST.QCS = 0). It is temporarily '0' while the global time is low-pass filtered to supply the application with a continuous monotonic value. There is no low-pass filtering when the last reference message contains a Disc\_Bit = 1 or when TTOST.QCS = 0.

# 28.5.6 TTCAN Error Level

The ISO 11898-4 specifies four levels of error severity:

- S0 No Error
- S1 Warning

Only notification of application, reaction application-specific.

S2 Error

Notification of application. All transmissions in exclusive or arbitrating time windows are disabled (that is, no data or remote frames may be started). Potential time masters still transmit reference messages with the Reference Trigger Offset TTOST.RTO set to the maximum value of 127.

S3 - Severe Error

Notification of application. All CAN bus operations are stopped; that is, transmission of dominant bits is not allowed, and CCCR.MON is set. The S3 error condition remains active until the application updates the configuration (set CCCR.CCE).

If several errors are detected at the same time, the highest severity prevails. When an error is detected, the application is notified by TTIR.ELC. The error level is monitored by TTOST.EL.

The M\_TTCAN signals the following error conditions as required by ISO 11898-4:

#### Config\_Error (S3)

Sets error level TTOST.EL to '11' when a merged arbitrating time window is not properly closed or when there is a Tx\_Trigger with a time mark beyond the Tx\_Ref\_Trigger.

#### Watch\_Trigger\_Reached (S3)

Sets error level TTOST.EL to '11' when a watch trigger is reached because the reference message is missing.

#### Application\_Watchdog (S3)

Sets error level TTOST.EL to '11' when the application fails to serve the application watchdog. The application watchdog is configured via TTOCF.AWL. It is served by reading the TTOST register. When the watchdog is not served in time, bit TTOST.AWE and interrupt flag TTIR.AW are set, all TTCAN communication is stopped, and the M\_TTCAN is set into bus monitoring mode (CCCR.MON set to '1').

#### CAN\_Bus\_Off (S3)

Entering CAN\_Bus\_Off state sets error level TTOST.EL to '11'. CAN\_Bus\_Off state is signaled by PSR.BO = 1 and CCCR.INIT = 1.

#### Scheduling\_Error\_2 (S2)

Sets error level TTOST.EL to '10' if the MSC of one Tx\_Trigger has reached 7. In addition, interrupt flag TTIR.SE2 is set. TTOST.EL is reset to 00 at the beginning of a matrix cycle when no Tx\_Trigger has an MSC of 7 in the preceding matrix cycle.

#### Tx\_Overflow (S2)

Sets error level TTOST.EL to '10' when the TX count is equal or higher than the expected number of Tx\_Triggers TTMLM.ENTT and a Tx\_Trigger event occurs. In addition, interrupt flag TTIR.TXO is set. TTOST.EL is reset to 00 when the TX count is no more than TTMLM.ENTT at the start of a new matrix cycle.

#### Scheduling\_Error\_1 (S1)

Sets error level TTOST.EL to '01' if within one matrix cycle the difference between the maximum MSC and the minimum MSC for all trigger memory elements (of exclusive time windows) is larger than 2, or if one of the MSCs of an exclusive Rx\_Trigger has reached 7. In addition, interrupt flag TTIR.SE1 is set. If within one matrix cycle none of these conditions is valid, TTOST.EL is reset to 00.

#### Tx\_Underflow (S1)

Sets error level TTOST.EL to '01' when the TX count is less than the expected number of Tx\_Triggers TTMLM.ENTT at the start of a new matrix cycle. In addition, interrupt flag TTIR.TXU is set. TTOST.EL is reset to 00 when the TX count is at least TTMLM.ENTT at the start of a new matrix cycle.

# 28.5.7 TTCAN Message Handling

# 28.5.7.1 Reference Message

For potential time masters, the identifier of the reference message is configured via TTRMC.RID. No dedicated TX buffer is required for transmission of the reference message. When a reference message is transmitted, the first data byte (TTCAN Level 1) and the first four data bytes (TTCAN Level 0 and Level 2) will be provided by the FSE.

If the Payload Select reference message TTRMC.RMPS is set, the rest of the reference message's payload (Level 1: bytes 2-8, Level 0 and Level 2: bytes 5-6) is taken from TX Buffer 0. In this case, the data length DLC code from message buffer 0 is used.



TTRMC.RMPS	TXBRP.TRP0	Level 0	Level 1	Level 2
0	0	4	1	4
0	1	4	1	4
1	0	4	1	4
1	1	4 + MB0	1 + MB0	4 + MB0

# Table 28-14. Number of Data Bytes Transmitted with a Reference Messages

To send additional payload with the reference message in Level 1, a DLC > 1 should be configured. For Level 0 and Level 2 a DLC > 4 is required. In addition, the transmission request pending bit TXBRP.TRP0 of message buffer 0 must be set (see Table 28-14). If TXBRP.TRP0 is not set when a reference message is started, the reference message is transmitted with the data bytes supplied by the FSE only.

For acceptance filtering of reference messages the Reference Identifier TTRMC.RID is used.

# 28.5.7.2 Message Reception

Message reception is done via the two RX FIFOs in the same way as for event-driven CAN communication.

The MSC is part of the corresponding trigger memory element and must be initialized to zero during configuration. It is updated while the M\_TTCAN is in synchronization states In\_Gap or In\_Schedule. The update happens at the message's Rx\_Trigger. At this point, it is checked at which acceptance filter element the latest message received in this basic cycle is matched. The matching filter number is stored as the acceptance filter result. If this is the same as the filter number defined in this trigger memory element, the MSC is decremented by one. If the acceptance filter result is not the same filter number as defined for this filter element, or if the acceptance filter result is cleared, the MSC is incremented by one. At each Rx\_Trigger and at each start of cycle, the last acceptance filter result is cleared.

The time mark of an Rx\_Trigger should be set to a value that ensures reception and acceptance filtering for the targeted message is completed. This should consider the RAM access time and the order of the filter list. It is recommended, that filters used for Rx\_Triggers are placed at the beginning of the filter list. It is not recommended to use an Rx\_Trigger for the reference message.

# 28.5.7.3 Message Transmission

For time-triggered message transmission, the M\_TTCAN supplies 32 dedicated TX buffers (see TTCAN Configuration on page 402). A TX FIFO or TX queue is not available when the M\_TTCAN is configured for time-triggered operation (TTOCF.OM = 01 or 10).

Each Tx\_Trigger in the trigger memory points to a particular TX buffer containing a specific message. There may be

more than one Tx\_Trigger for a given TX buffer if that TX buffer contains a message that is to be transmitted more than once in a basic cycle or matrix cycle.

The application program must update the data regularly and on time, synchronized to the cycle time. The host CPU should ensure that no partially updated messages are transmitted. To assure this the host should proceed in the following way:

Tx\_Trigger\_Single/Tx\_Trigger\_Merged/

Tx\_Trigger\_Arbitration:

- Check whether the previous transmission has completed by reading TXBTO
- Update the TX buffer's configuration and/or payload
- Issue an Add Request to set the TX Buffer Request Pending bit

Tx\_Trigger\_Continous:

- Issue a Cancellation Request to reset the TX Buffer Request Pending bit
- Check whether the cancellation has finished by reading TXBCF
- Update TX buffer configuration and/or payload
- Issue an Add Request to set the TX Buffer Request Pending bit

The message MSC stored with the corresponding Tx\_Trigger provides information on the success of the transmission.

The MSC is incremented by one when the transmission cannot be started because the CAN bus was not idle within the corresponding transmit enable window or when the message was started but could not be completed successfully. The MSC is decremented by one when the message is transmitted successfully or when the message could have been started within its transmit enable window but was not started because transmission was disabled (M\_TTCAN in Error Level S2 or host has disabled this particular message).

The TX buffers may be managed dynamically – several messages with different identifiers may share the same TX buffer element. In this case the host must ensure that no transmission request is pending for the TX buffer element to be reconfigured by checking TXBRP.

If a TX buffer with pending transmission request should be updated, the host must first issue a cancellation request and check whether the cancellation has completed by reading TXBCF before it starts updating.

The TX handler will transfer a message from the message RAM to its intermediate output buffer at the trigger element, which becomes active immediately before the Tx\_Trigger element that defines the beginning of the transmit window. During and after transfer time, the transmit message may not be updated and its TXBRP bit may not be changed. To control this transfer time, an additional trigger element may



be placed before the Tx\_Trigger. An example is a Time\_Base\_Trigger, which does not cause any other action. The difference in time marks between the Tx\_Trigger and the preceding trigger should be large enough to guarantee that the TX handler can read four words from the message RAM even at high RAM access load from other modules.

#### **Transmission in Exclusive Time Windows**

A transmission is started time-triggered when the cycle time reaches the time mark of a Tx\_Trigger\_Single or Tx\_Trigger\_Continous. There is no arbitration on the bus with messages from other nodes. The MSC is updated according the result of the transmission attempt. After successful transmission started by a Tx\_Trigger\_Single, the respective TX Buffer Request Pending bit is reset. After successful transmission started by a Tx\_Trigger\_Continous the respective TX Buffer Request Pending bit remains set. When the transmission is not successful due to disturbances, it will be repeated the next time one of its Tx\_Triggers becomes active.

#### Transmission in Arbitrating Time Windows

A transmission is started time-triggered when the cycle time reaches the time mark of a  $Tx_Trigger_Arbitration$ . Several nodes may start to transmit at the same time. In this case the message has to arbitrate with the messages from other nodes. The MSC is not updated. When the transmission is not successful (lost arbitration or disturbance), it will be repeated the next time one of its  $Tx_Triggers$  becomes active.

#### Transmission in Merged Arbitrating Time Windows

The purpose of a merged arbitrating time window is to enable multiple nodes to send a limited number of frames, which are transmitted in immediate sequence, the order given by CAN arbitration. It is not intended for burst transmission by a single node. Because the node does not have exclusive access within this time window, all requested transmissions may not be successful.

Messages that have lost arbitration or were disturbed by an error, may be retransmitted inside the same merged arbitrating time window. The retransmission will not be started if the corresponding Transmission Request Pending flag was reset by a successful TX cancellation.

In single transmit windows, the TX handler transmits the message indicated by the message number of the trigger element. In merged arbitrating time windows, it can handle up to three message numbers from the trigger list. Their transmissions will be attempted in the sequence defined by the trigger list. If the time mark of a fourth message is read before the first is transmitted (or canceled by the host), the fourth request will be ignored.

The transmission inside a merged arbitrating time window is not time-triggered. The transmission of a message may start before its time mark, or after the time mark if the bus was not idle. The messages transmitted by a specific node inside a merged arbitrating time window will be started in the order of their Tx\_Triggers. Therefore, a message with low CAN priority may prevent the successful transmission of a following message with higher priority, if there is competing bus traffic. This should be considered for the configuration of the trigger list. Time\_Base\_Triggers may be placed between consecutive Tx\_Triggers to define the time until the data of the corresponding TX buffer needs to be updated.

# 28.5.8 TTCAN Interrupt and Error Handling

The TT Interrupt Register TTIR consists of four segments. Each interrupt can be enabled separately by the corresponding bit in the TT Interrupt Enable register TTIE. The flags remain set until the host clears them. A flag is cleared by writing a '1' to the corresponding bit position.

The first segment consists of flags CER, AW, WT, and IWT. Each flag indicates a fatal error condition where the CAN communication is stopped. With the exception of IWT, these error conditions require a reconfiguration of the M\_TTCAN module before the communication can be restarted.

The second segment consists of flags ELC, SE1, SE2, TXO, TXU, and GTE. Each flag indicates an error condition where the CAN communication is disturbed. If they are caused by a transient failure, such as by disturbances on the CAN bus, they will be handled by the TTCAN protocol's failure handling and do not require intervention by the application program.

The third segment consists of flags GTD, GTW, SWE, TTMI, and RTMI. The first two flags are controlled by global time events (Level 0 and Level 2 only) that require a reaction by the application program. With a Stop Watch Event, internal time values are captured. The Trigger Time Mark Interrupt notifies the application that a specific Time\_Base\_Trigger is reached. The Register Time Mark Interrupt signals that the time referenced by TTOCN.TMC (cycle, local, or global) equals time mark TTTMK.TM. It can also be used to finish a gap.

The fourth segment consists of flags SOG, CSM, SMC, and SBC. These flags provide a means to synchronize the application program to the communication schedule.

# 28.5.9 Level 0

TTCAN Level 0 is not part of ISO11898-4. This operation mode makes the hardware, that in TTCAN Level 2 maintains the calibrated global time base, also available for event-driven CAN according to ISO 11898-1:2015.

Level 0 operation is configured via TTOCF.OM = 11. In this mode, M\_TTCAN operates in event-driven CAN communication; there is no fixed schedule, the configuration of TTOCF.GEN is ignored. External event-synchronized



operation is not available in Level 0. A synchronized time base is maintained by transmission of reference messages.

In Level 0 the trigger memory is not active and need not be configured. The time mark interrupt flag (TTIR.TTMI) is set when the cycle time has reached TTOCF.IRTO × 0x200. It reminds the host to set a transmission request for message buffer 0. The Watch\_Trigger interrupt flag (TTIR.WT) is set when the cycle time has reached 0xFF00. These values were chosen to have enough margin for a stable clock calibration. There are no further TT-error-checks.

Register time mark interrupts (TTIR.RTMI) are also possible.

The reference message is configured as for Level 2 operation. Received reference messages are recognized by the identifier configured in register TTRMC. For the transmission of reference messages only message buffer 0 may be used. The node transmits reference messages any time the host sets a transmission request for message buffer 0; there is no reference trigger offset.

Level 0 operation is configured via:

- TTRMC
- TTOCF except EVTP, AWL, GEN

- TTMLM except ENTT, TXEW
- TURCF

Level 0 operation is controlled via:

- TTOCN except NIG, TMG, FGP, GCS, TTMIE
- TTGTP
- TTTMK
- TTIR excluding bits CER, AW, IWT SE2, SE1, TXO, TXU, SOG (no function)
- TTIR the following bits have changed function:
  - TTMI not defined by trigger memory activated at cycle time TTOCF.IRTO × 0x200
  - WT not defined by trigger memory activated at cycle time 0xFF00


Level 0 operation is signaled via:

TTOST excluding bits AWE, WFE, GSI, GFI, RTO (no function)

#### 28.5.9.1 Synchronizing

Figure 28-24 describes the states and state transitions in TTCAN Level 0 operation. Level 0 has no In\_Gap state.

Figure 28-24. Level 0 Schedule Synchronization State Machine



T0: transition condition always taking prevalence

T1: Init state left, cycle time is zero

T2: at least two successive reference messages observed (last reference message did not contain a set Disc\_Bit bit)

# 28.5.9.2 Handling Error Levels

During Level 0 operation only the following error conditions may occur:

- Watch\_Trigger\_Reached (S3), reached cycle time 0xFF00
- CAN\_Bus\_Off (S3)

Because S1 and S2 errors are not possible, the error level can only switch between S0 (No Error) and S3 (Severe Error). In TTCAN Level 0 an S3 error is handled differently. When S3 error is reached, both TTOST.SYS and TTOST.MS are reset, and interrupt flags TTIR.GTE and TTIR.GTD are set. When S3 (TTOST.EL = 11) is entered, bus monitoring mode is, contrary to TTCAN Level 1 and Level 2, not entered. S3 error level is left automatically after transmission (time master) or reception (time slave) of the next reference message.



#### 28.5.9.3 Master Slave Relation

Figure 28-25 describes the master slave relation in TTCAN Level 0. In case of an S3 error, the M\_TTCAN returns to state Master\_Off.




Figure 28-25. Level 0 Master to Slave Relation

T0: transition condition always taking prevalence

T1: reference message observed when not potential master

T2: reference message observed with master priority != own master priority, error state != S3

- T3: reference message observed with master priority = own master priority, error state != S3
- T4: reference message observed with own master priority
- T5: reference message observed with master priority higher than own master priority

T6: error state S3

T7: error state S3

T8: error state S3

# 28.5.10 Synchronization to External Time Schedule

This feature can be used to synchronize the phase of the  $M_TTCAN$ 's schedule to an external schedule (for example, that of a second TTCAN network). It is applicable only when the  $M_TTCAN$  is current time master (TTOST.MS = 11).

External synchronization is controlled by the TTOCN.ESCN bit. If TTOCN.ESCN is set, at rising edge of the internal event trigger pin, the M\_TTCAN compares its actual cycle time with the target phase value configured by TTGTP.CTP.

Before setting TTOCN.ESCN, the host should adapt the phases of the two time schedules, for example, by using the TTCAN gap control (see TTCAN Gap Control on page 407). When the host sets TTOCN.ESCN, TTOST.SPL is set.

If the difference between the cycle time and target phase value TTGTP.CTP at the trigger is greater than 9 NTU, the phase lock bit TTOST.SPL is reset, and interrupt flag TTIR.CSM is set. TTOST.SPL is also reset (and TTIR.CSM is set), when another node becomes time master.

If both TTOST.SPL and TTOCN.ESCN are set, and if the difference between the cycle time and the target phase

value TTGTP.CTP is less or equal 9 NTU, the phase lock bit TTOST.SPL remains set, and the measured difference is used as reference trigger offset value to adjust the phase at the next transmitted reference message.

**Note**: The rising edge detection at the internal pin is enabled at the start of each basic cycle. The first rising edge triggers the compare of the actual cycle time with TTGTP.CTP. All further edges until the beginning of the next basic cycle are ignored.




# 28.6 Setup Procedures

This section provides example procedures for configurations of the  $M\_TTCAN$  channel.

# 28.6.1 General Program Flow

This is a general flow to configure the M\_TTCAN module.


Figure 28-26. General Program Flow



28.6.2 Clock Stop Request

To save power, the application can stop providing clock to the unused M\_TTCAN channel by following these steps.


Figure 28-27. Clock Stop Request Procedure



To resume providing clock, the CTL.STOP\_REQ bit should be reset.


# 28.6.3 MRAM OFF Operation

Figure 28-28. Message RAM OFF Operation



# 28.6.4 MRAM ON Operation

Figure 28-29. Message RAM On Procedure






After switching MRAM ON again, software needs to allow a certain power-up time before MRAM can be used; that is, before STOP\_REQ can be de-asserted. The power-up time is equivalent to the system SRAM power-up time specified in the CPUSS.RAM\_PWR\_DELAY\_CTL register.

# 28.6.5 Procedures Specific to M\_TTCAN Channel


This section describes sample procedure for the M\_TTCAN channel. Figure 28-30 shows the general program flow.

Figure 28-30. Configuration Sequence Specific to Channel



# 28.6.5.1 CAN Bus Configuration


Figure 28-31. Configuration Required for CAN Bus



# 28.6.5.2 Message RAM Configuration

The following flow chart shows an overview of the message RAM configuration.

Figure 28-32. Message RAM Configuration Overview



Each configuration mentioned in the overview is detailed in the following figures.









Figure 28-34. RX FIFO and RX Buffer Configuration





PSoC 6 MCU: CY8C61x4, CY8C62x4 Architecture TRM, Document No. 002-30473 Rev. \*I





28.6.5.3 Interrupt Configuration





Figure 28-37. Interrupt Configuration




# 28.6.5.4 Transmit Frame Configuration





# 28.6.5.5 Interrupt Handling

Figure 28-39 shows a general interrupt handling flow chart.










Figure 28-41. Message RAM Access Failure Handling








Figure 28-43. Dedicated RX Buffer Handling








Figure 28-44. High Priority Message Handling







# 28.7 Registers

Register	Name	Description
CANFD_CH_CREL	Core Release Register	Displays the revision of the CAN FD controller.
CANFD_CH_ENDN	Endian Register	Checks the endianness of the CAN FD controller when accessed by the CPU.
CANFD_CH_DBTP	Data Bit Timing and Prescaler Register	Configures the data bit time and enables Transmitter Delay Compensation.
CANFD_CH_TEST	Test Register	Monitors the canfd[0].ttcan_rx[0]/canfd[0].ttcan_tx[0] pins. It is also used to enable the Loop Back modes.
CANFD_CH_RWD	RAM Watchdog	Monitors the message RAM to see if it is ready to be accessed.
CANFD_CH_CCCR	CC Control Register	Configures various operating modes of the CAN FD controller.
CANFD_CH_NBTP	Nominal Bit Timing and Prescaler Register	Configures the nominal bit time of the CAN FD controller.
CANFD_CH_TSCC	Timestamp Counter Configuration	Holds the settings for Timestamp Generation.
CANFD_CH_TSCV	Timestamp Counter Value	Hold the value of the Timestamp Counter.
CANFD_CH_TOCC	Timeout Counter Configuration	Holds the settings for the Timeout Counter.
CANFD_CH_TOCV	Timeout Counter Value	Holds the value of the Timeout Counter.
CANFD_CH_ECR	Error Counter Register	Holds the values of the Error Counters
CANFD_CH_PSR	Protocol Status Register	Displays the CAN protocol status of the CAN FD controller.
CANFD_CH_TDCR	Transmitter Delay Compensation Register	Configures the offset value and the filter window length for Transmitter Delay Compensation
CANFD_CH_IR	Interrupt Register	Holds the flags that are set when one of the listed conditions is detected (edge-sensitive).
CANFD_CH_IE	Interrupt Enable	The settings in this register determine which status changes in the Interrupt Register (IR) will be signaled on an interrupt line
CANFD_CH_ILS	Interrupt Line Select	Assigns an interrupt generated by a specific interrupt flag from the Interrupt Register (IR) to one of the two CAN FD controller interrupt lines (CANFD_int0/1).
CANFD_CH_ILE	Interrupt Line Enable	This register can separately enable/disable each of the two interrupt lines to the CPU.
CANFD_CH_GFC	Global Filter Configuration	Global settings for Message ID filtering.
CANFD_CH_SIDFC	Standard ID Filter Configuration	Settings for 11-bit standard Message ID filtering.
CANFD_CH_XIDFC	Extended ID Filter Configuration	Settings for 29-bit extended Message ID filtering.
CANFD_CH_XIDAM	Extended ID AND Mask	Defines the valid bits of a 29-bit ID for acceptance filtering.
CANFD_CH_HPMS	High Priority Message Status	This register is updated every time a Message ID filter element configured to generate a priority event matches.
CANFD_CH_NDAT1	New Data 1	Holds flags that are set when the respective dedicated RX buffer receives a frame.
CANFD_CH_NDAT2	New Data 2	Holds flags that are set when the respective dedicated RX buffer receives a frame.
CANFD_CH_RXF0C	RX FIFO 0 Configuration	Settings for the RX FIFO 0.
CANFD_CH_RXF0S	RX FIFO 0 Status	Status of the RX FIFO 0.
CANFD_CH_RXF0A	RX FIFO 0 Acknowledge	Acknowledges that the CPU has read a message or a sequence of messages from the RX FIFO 0 to indicate to the CAN FD controller that the corresponding message RAM area may be released.
CANFD_CH_RXBC	RX Buffer Configuration	Defines the start address of the RX Buffer section in the message RAM.
CANFD_CH_RXF1C	RX FIFO 1 Configuration	Settings for the RX FIFO 1.
CANFD_CH_RXF1S	RX FIFO 1 Status	Status of the RX FIFO 1.
CANFD_CH_RXF1A	RX FIFO 1 Acknowledge	Acknowledges that the CPU has read a message or a sequence of messages from the RX FIFO 1 to indicate to the CAN FD controller that the corresponding message RAM area may be released.



Register	Name	Description
CANFD_CH_RXESC	RX Buffer/FIFO Element Size Configuration	Configures the number of data bytes belonging to an RX buffer and FIFO element.
CANFD_CH_TXBC	TX Buffer Configuration	Settings for TX buffers stored in the message RAM
CANFD_CH_TXFQS	TX FIFO/Queue Status	Related to the pending TX requests listed in the TX Buffer Request Pending register (TXBRP).
CANFD_CH_TXESC	TX Buffer Element Size Configuration	Configures the number of data bytes belonging to a TX buffer element
CANFD_CH_TXBRP	TX Buffer Request Pending	Holds the status of the transmission requests of each corresponding TX Buffer
CANFD_CH_TXBAR	TX Buffer Add Request	Requests the transmission of each corresponding TX buffer.
CANFD_CH_TXBCR	TX Buffer Cancellation Request	Cancels transmission requests of each corresponding TX buffer.
CANFD_CH_TXBTO	TX Buffer Transmission Occurred	Displays whether the corresponding TX buffer is transmitted.
CANFD_CH_TXBCF	TX Buffer Cancellation Finished	Signals whether the cancellation request of the corresponding TX buffer is successful.
CANFD_CH_TXBTIE	TX Buffer Transmission Interrupt Enable	The settings in this register determine which TX buffer will assert an interrupt upon transmission.
CANFD_CH_TXBCIE	TX Buffer Cancellation Finished Interrupt Enable	The settings in this register determine which TX buffer will assert an interrupt upon completion of a transmission cancellation request.
CANFD_CH_TXEFC	TX Event FIFO Configuration	Settings for the TX Event FIFO.
CANFD_CH_TXEFS	TX Event FIFO Status	Status of the TX Event FIFO.
CANFD_CH_TXEFA	TX Event FIFO Acknowledge	Acknowledges that the CPU has read an event from the TX Event FIFO to indicate to the CAN FD controller that the corresponding message RAM area may be released.
CANFD_CH_TTTMC	TT Trigger Memory Configuration	Configures memory element and memory start address.
CANFD_CH_TTRMC	TT Reference Message Configuration	Configures the reference message such as reference identifier, reference payload type, and type of identifier.
CANFD_CH_TTOCF	TT Operation Configuration	Configures fundamentals for time-triggered operations such as TTCAN operation level, time master, and clock calibration.
CANFD_CH_TTMLM	TT Matrix Limits	Configures cycle counts and synchronization for the clock start, and enables TX Window.
CANFD_CH_TURCF	TUR Configuration	Configures numerator and denominator for time unit configuration.
CANFD_CH_TTOCN	TT Operation Control	Controls main TTCAN operation.
CANFD_CH_TTGTP	TT Global Time Preset	Sets preset value and defines target of cycle time when a rising edge of ttcan event is expected.
CANFD_CH_TTTMK	TT Time Mark	Configures number of cycles in which time mark will be valid.
CANFD_CH_TTIR	TT Interrupt Register	Flags in the TTIR is set when particular conditions are met.
CANFD_CH_TTIE	TT Interrupt Enable	Provides possibility to enable interrupt for several status changes.
CANFD_CH_TTILS	TT Interrupt Line Select	User can select dedicated Interrupt0 or Interrupt1 line for specific interrupt source.
CANFD_CH_TTOST	TT Operation Status	Status register for TT operation.
CANFD_CH_TURNA	TUR Numerator Actual	Shows actual numerator value for time unit configuration.
CANFD_CH_TTLGT	TT Local and Global Time	Shows non-fractional part of the global and local time.
CANFD_CH_TTCTC	TT Cycle Time and Count	Read-only register that shows current cycle count and non-fraction part of the cycle time.
CANFD_CH_TTCPT	TT Capture Time	Read-only register that shows current cycle count and stop watch value.
CANFD_CH_TTCSM	TT Cycle Sync Mark	Read-only register that shows cycle sync mark in terms of cycle time.
CANFD_CH_RXFTOP_CTL	Receive FIFO Top control	Enables Receive FIFO Top Control logic for both FIFOs.
CANFD_CH_RXFTOP0_STAT	Receive FIFO 0 Top Status	This is a pointer to the next word in the message buffer defined by FIFO start address.
CANFD_CH_RXFTOP0_DATA	Receive FIFO 0 Top Data	Data placed at the address by RXFTOP0_STAT.



Register	Name	Description
CANFD_CH_RXFTOP1_STAT	Receive FIFO 1 Top Status	This is a pointer to the next word in the message buffer defined by FIFO start address.
CANFD_CH_RXFTOP1_DATA	Receive FIFO 1 Top Data	Data placed at the address by RXFTOP1_STAT.
CANFD_CTL	Global CAN Control Register	Provides clock control to the TTCAN channel.
CANFD_STATUS	Global CAN Status Register	Read-only register that shows the acknowledge from the respective TTCAN channel for the clock stop request.
CANFD_INTR0_CAUSE	Consolidated Int0 Cause Register	Shows pending interrupt0 for the TTCAN channel.
CANFD_INTR1_CAUSE	Consolidated Int1 Cause Register	Shows pending interrupt1 for the TTCAN channel.
CANFD_TS_CTL	Time Stamp Control Register	Configuration for the Timestamp prescaler and counter enable is done in this register.
CANFD_TS_CNT	Time Stamp Count Register	Shows timestamp counter value.

# 29. Timer, Counter, PWM



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The Timer, Counter, Pulse Width Modulator (TCPWM) block in the PSoC 6 MCU can be configured as a timer, counter, pulse width modulator (PWM), pseudo random PWM, shift register, or a quadrature decoder. TCPWM includes up to four counter groups where each group can include up to 256 counters (refer to the PSoC 61 datasheet/PSoC 62 datasheet for details). The counter can be used to measure the period and pulse width of an input signal (timer), find the number of times an event occurs (counter), generate PWM signals, or decode quadrature signals. The TCPWM block works in Active and Sleep modes.

This chapter explains the features, implementation, and operational modes of the TCPWM block.

# 29.1 Features


The TCPWM block has the following features:

- Supports up to four counter groups (refer to the PSoC 61 datasheet/PSoC 62 datasheet for details)
- Each counter group consists up to 256 counters (refer to the PSoC 61 datasheet/PSoC 62 datasheet for details)
- Each counter can run in one of seven function modes:
  - Timer-counter with compare
  - Timer-counter with capture
  - Quadrature decoding
  - Pulse width modulation
  - PWM with dead time
  - Pseudo-random PWM
  - □ Shift register mode
- 16-bit or 32-bit counters (counter group specific)
- Up, down, and up/down counting modes
- Clock pre-scaling (division by 1, 2, 4, ... 64, 128)
- Up to two capture and compare functions (counter group specific; refer to the PSoC 61 datasheet/PSoC 62 datasheet for details)
- Double buffering of all compare/capture and period registers
- Two output trigger signals for each counter to indicate underflow, overflow, and capture/compare events (events refer to peripheral generated signals that trigger specific functions in each counter); they can also directly be connected with the line output signal
- Supports interrupt on:
  - □ Terminal Count Depends on the mode; typically occurs on overflow or underflow



- Capture/Compare The count is captured in the capture registers or the counter value equals the value in the compare register
- Selectable start, reload, stop, count, and two capture event signals for each TCPWM with rising edge, falling edge, both edges, and level trigger options
- Each counter with up to 254 (refer to the PSoC 61 datasheet/PSoC 62 datasheet for details) synchronized input trigger signals and two constant input signals: '0' and '1'.
- Two types of input triggers for each counter:
  - General-purpose triggers used by all counters
  - One-to-one triggers for specific counter
- Synchronous operation of multiple counters
- Debug mode support

# 29.2 Block Diagram



A TCPWM block in the PSoC 6 MCU can contain up to four TCPWM counter groups, each supporting up to 256 counters; they can have a counter width of 16-bit or 32-bit. In addition, counter groups can also include a second capture and compare function.

**Note:** This document does not discuss the specific counter group configuration in detail. If a second capture/compare feature is mentioned, refer to the PSoC 61 datasheet/PSoC 62 datasheet to find the dedicated counter group specifications.

The three main registers that control the counters are:

- COUNTER register holds the current counter value.
- PERIOD register holds the upper value of the counter. When the counter counts for n cycles, this field should be set to n-1.
- CC0/1 registers are used to capture the counter value in CAPTURE mode. In all other modes they are compared to the counter value.

Each counter can have 254 input trigger signals and two constant input signals, '0' and '1'; all of them are synchronized with CLK\_PERI clock.



The TCPWM block has these interfaces:

- Bus interface: Connects the block to the CPU subsystem via AHB-Lite interface.
- I/O signal interface: Consists of input triggers (such as reload, start, stop, count, and capture0/1) and output signals (such as LINE\_OUT, LINE\_COMPL\_OUT, TR\_OUT0, and TR\_OUT1). All the input signals are used to trigger an event within the counter, such as a reload trigger generating a reload event. The output signals are generated by internal events (underflow, overflow, and capture/compare) and can be connected to other peripherals to trigger events.
- Interrupts: Provides interrupt request signals from each counter, based on terminal count (TC), Compare/Capture CC0\_match, or Compare/Capture CC1\_match event.
- System interface: Consists of control signals such as clock and reset from the system resources subsystem (SRSS).

The TCPWM block can be configured by writing to the TCPWM registers. See "TCPWM Registers" on page 488 for more information on all registers required for this block.

# 29.2.1 Enabling and Disabling Counters in TCPWM

A counter can be enabled by writing '1' to the corresponding ENABLE bit of the CTRL register; it can be disabled by writing '0' to the same bit.

Note: The counter must be configured before enabling it. Disabling the counter retains the values in the configuration registers.

# 29.2.2 Clocking

Each TCPWM counter can have its own clock; the only source for the clock is from the configurable peripheral clock dividers generated by the clocking system; see the Clocking System chapter on page 240 for details. To select a clock divider for a particular counter inside a TCPWM, use the CLOCK\_CTL register from the PERI register space.

In this section the clock to the counter will be called clk\_counter. Event generation is performed on clk\_counter. Another clock, CLK\_SYS, is used for the pulse width of the output triggers. CLK\_SYS is synchronous to CLK\_PERI, but can be divided using CLOCK\_CTL from the PERI\_GROUP\_STRUCT register.


# 29.2.2.1 Clock Prescaling

clk\_counter can be further divided inside each counter, with values of 1, 2, 4, 8...64, 128. This division is called prescaling. The prescaling is set in the DT\_LINE\_OUT\_L [7:0] field of the DT register. The lower three bits of this field determine prescaling of the selected counter clock.

Note: Clock prescaling is not available in quadrature mode and pulse width modulation mode with dead time.

# 29.2.2.2 Count Event

The counter increments or decrements on a prescaled clock in which the count input is active – "active count". **Note:** Count events are not supported in quadrature and pulse-width modulation pseudo-random modes; the clk\_counter is used in these cases instead of the active count prescaled clock.



#### Figure 29-2. Counter Clock Generation

**Note:** The count event and pre-scaled counter clock are AND together, which means that a count event must occur to generate an active count pre-scaled counter clock.

- When the count input is configured as level, the count value is changed on each prescaled clk\_counter edge in which the count input is high.
- When the count input is configured as rising/falling the count value is changed on each prescaled clk\_counter edge in which an edge is detected on the count input.

The next section contains additional details on edge detection configuration.



# 29.2.3 Trigger Inputs

Each TCPWM block has 254 Trigger\_In signals and constant '0' and '1' signals, which come from other on-chip resources such as other TCPWMs, SCBs, and DMA. The Trigger\_In signals are shared with all counters inside one TCPWM block.

Two types of trigger signals are synchronized and can be used by the counters to generate events.

- General-purpose triggers. These can be used by all counters. These triggers are generated by different blocks in the system and are distributed by the trigger infrastructure (peripheral trigger multiplexers). See the Trigger Multiplexer Block chapter on page 290 for more details.
- One-to-one triggers. A separate set exists for each counter, only connected to that counter. These triggers are used for direct trigger connections from trigger sources (such as ADC channels) to associated TCPWM counters.

Use the trigger mux registers TR\_IN\_SEL0 and TR\_IN\_SEL1 to configure which signals get routed to the Trigger\_In for each TCPWM block. See Table 29-1 for all possible multiplexer settings selecting an input trigger event for a TCPWM block. For each event two constant trigger inputs are available. Input trigger 0 is always constant '0' and input trigger 1 is always constant '1'.

Each counter can select any of the 256 trigger signals to be the source for any of the following events:

- Capture 0 and Capture 1
- Count
- Reload
- Stop/Kill
- Start

Note: The TR\_CMD register can be used to trigger the Reload, Stop, Start, and Capture0/1 respectively from software.

Input Trigger Selection Register	Bit Field	Bits	Description
TR_IN_SEL0	CAPTURE0_SEL	7:0	Selects one of the up to 256 input triggers as a capture0 trigger. In the PWM, PWM_DT, and PWM_PR modes this trigger is used to switch the values if the compare and period registers with their buffer counterparts.
	COUNT_SEL	15:8	Selects one of the 256 input triggers as a count trigger. In QUAD mode, this is the first phase (phi A)
	RELOAD_SEL	23:16	Selects one of the 256 input triggers as a reload trigger. In QUAD mode, this is the index or revolution pulse
	STOP_SEL	31:24	Selects one of the 256 input triggers as a stop trigger. In PWM, PWM_DT, and PWM_PR modes, this is the kill trigger
TR_IN_SEL1	START_SEL	7:0	Selects one of the 256 input triggers as a start trigger. In QUAD mode, this is the second phase (phi B)
	CAPTURE1_SEL	15:8	Selects one of the up to 256 input triggers as a capture1 trigger

Table 29-1. Multiplexer Selection for Input Trigger Events

The following sections describe each TCPWM mode and the function of each input event in detail.

Typical operation uses the reload event once to initialize and start the counter and the stop event to stop the counter. When the counter is stopped, the start event can be used to start the counter with its counter value unmodified from when it was stopped.

If stop, reload, and start events coincide, the following precedence relationship holds:

- A stop event has higher priority than a reload event.
- A reload event has higher priority that a start event.


As a result, when a reload or start event coincides with a stop event, the reload or start event has no effect.

Before going to the counter each Trigger\_IN can pass through a positive edge detector, negative edge detector, both edge detector, or pass straight through to the counter. This is controlled using TR\_IN\_EDGE\_SEL register.



Multiple detected events are treated as follows:

- In the rising edge and falling edge modes, multiple events are effectively reduced to a single event. As a result, events may be lost.
- In the rising/falling edge mode, an even number of events are not detected and an odd number of events are reduced to a single event. This is because the rising/falling edge mode is typically used for capture events to determine the width of a pulse. The current functionality will ensure that the alternating pattern of rising and falling is maintained.



According to Table 29-1, a dedicated input trigger signal for trigger event generation can be defined by the TR\_IN\_SEL0 and TR\_IN\_SEL1 registers. The selection can be done between two constant signals (constant '0' and constant '1'), specific one-to-one trigger input signals, or general-purpose input trigger signals. Figure 29-3 shows how the input trigger source is selected. The number of one-to-one and general-purpose input triggers are device specific (refer to the PSoC 61 datasheet/ PSoC 62 datasheet for details).

Table 29-2 shows how the multiplexer should be handled for the input trigger event generation.

Table 29-2. Handling Input Trigger Multiplexers

Input Trigger Selection	Input Trigger	Input Trigger Source
0	constant '0'	constant '0'
1	constant '1'	constant '1'
2	This is a 1:1 Trigger	Trigger input is unused as no trigger signal is routed in this device
3	tr_all_cnt_in[0]	Refer to the trigger mux block.
30	tr_all_cnt_in[27]	Refer to the trigger mux block.

**Note:** The input triggers can be generated by different sources. While the general-purpose trigger inputs (tr\_all\_cnt\_in[0] to tr\_all\_cnt\_in[27]) are only from the trigger mux block (see the Trigger Multiplexer Block chapter on page 290), the one-to-one input triggers can also be generated by external GPIO input pins.

All trigger inputs are synchronized to PERI\_CLK. When more than one event occurs in the same counter\_clock period, one or more events may be missed. This can happen for high-frequency events (frequencies close to the counter frequency) and a timer configuration in which a prescaled (divided) counter\_clock is used.

The following figure illustrates the timing on how input triggers are detected by counter.



rigaro	20 1. mput					5 00un			Journor	010010			
Selected input trigger	Reload trigger Stop trigger Start trigger	_ <b>_</b>		1	<b>`</b>	1							
Active count⊷pre-scaled		*	*	*	*	*	*	*	•	*	*	۲	*
Event detected by counter						¥							
MODE = TIMER UP_DOWN_MODE = COUNT_UP PERIOD = 4 RELOAD = RISING_EDGE STOP = FALLING_EDGE START = NO_EDGE_DET	4												
STATUS.	RUNNING												

Figure 29-4. Input Trigger Detection by "active count" Prescaled Counter Clock

Note: The arrows in the figure depict the events that are detected by the counter.

Two examples explain how edge detection event works on active count prescaled counter clocks:

- In PWM mode, if PWM\_IMM\_KILL = 0, the rising edge kill asserts while count event is inactive, line output will not be suppressed until the next prescaled counter clock after the count event becomes active.
- In capture mode, if rising edge capture0 inputs while count event is inactive, CC0 and CC0\_BUFF will get updated at the next prescaled counter clock after count event becomes active.

Typically, the count event is a constant '1' and prescaling is off. In this case, the active count prescaled counter clock is the same as the counter clock. In other cases, edge detection may detect multiple events (on the counter clock) before the next active count prescaled counter clock on which the detected event is used. Multiple detected events are treated as follows:

- In the rising edge and falling edge modes, multiple events are effectively reduced to a single event. As a result, events may be lost.
- In the rising/falling edge mode, an even number of events is not detected and an odd number of events is reduced to a single event. This is because the rising/falling edge mode is typically used for capture events to determine the width of a pulse. The current functionality will ensure that the alternating pattern of rising, falling, rising, falling, and so on is maintained.

A pass-through event will not be remembered by CLK\_PERI; it will affect the functionality if it lasts and can be detected by a counter operation clock. If the pulse width of a pass-through event is less than a counter operation clock cycle, it may get lost. Pass-through detection may result in an event that is active for multiple counter clocks. This may result in undesirable behavior of the counter and its associated trigger outputs. Pass-through event detection should only be used for stop and count event types in most function modes. Pass-through mode can also be used in switch events in the PWM/PWM\_DT/ PWM\_PR mode, if it selects the constant high as the source. In quadrature mode, both start and count event is used with pass through in X1/X2/X4 mode.

# 29.2.4 Trigger Outputs

Each counter has two trigger output signals (TR\_OUT0 and TR\_OUT1) to indicate following events. They can be routed through the trigger mux to other peripherals on the device. The bit field OUT0 in TR\_OUT\_SEL register is used to select one of the internal events to generate output trigger 0 (TR\_OUT0), respectively the bit field OUT1 is selecting one of the internal events to generate TR\_OUT1. It allows also to disable the output triggers.

- Overflow (OV): An overflow event indicates that in up counting mode, COUNTER equals PERIOD register, and is changed to a different value.
- Underflow (UN): An underflow event indicates that in down counting mode, COUNTER equals 0, and is changed to a different value.
- TC (Terminal Count): A TC event is the logical OR of the underflow and overflow events



- CC0/1\_MATCH: This event is generated when the counter is running and one of the following conditions occur:
  - Counter equals the compare value. This event is either generated when the match is about to occur (COUNTER does not equal CC0/1 and is changed to CC0/1) or when the match is about to not occur (COUNTER equals CC0/1 and is changed to a different value).
  - □ A capture event has occurred and the CC0 (CC1) and CC0\_BUFF (CC1\_BUFF) registers are updated.
- LINE\_OUT: A PWM output signal
- DISABLED: Output trigger is disabled

The selection of the events for the output trigger generation is done by the TR\_OUT\_SEL register. It also allows disabling the output triggers.

**Note:** These signals only remain high for two cycles of CLK\_SYS. For reliable operation, the condition that causes this trigger should be a maximum of one quarter of the CLK\_SYS. For example, if the CLK\_SYS is running at 24 MHz, the condition causing the trigger should occur at a frequency equal to or less than 6 MHz.

When LINE\_OUT is selected for output triggers, output trigger will bypass two cycle pulses generation logic and directly output LINE\_OUT.

The generated triggers have two main uses:

- Initiating a DW/DMA data transfer. For example, in PWM mode with an up counting timer, the overflow can be used to transfer new period and compare values from memory to the counters' PERIOD\_BUFF and CC0\_BUFF registers.
- Reconstruction of a PWM signal in a programmable digital component. As documented in 29.3.4 Pulse Width Modulation (PWM) Mode, the PWM line output signal is derived from the cc0\_match (cc1\_match), underflow, and overflow internal events. By making these internal events available as output triggers, other components can reconstruct and potentially modify the PWM signal (note the mentioned frequency restrictions).

### 29.2.5 Internal Events

### 29.2.5.1 Underflow Event

An underflow event indicates that in down counting, COUNTER equals zero, and is changed to a different value. Reload will also generate underflow event in some specific mode. Table 29-3 summarizes the underflow generation of each function mode.

MODE	UP	DOWN	UPDN1	UPDN2				
TIMER	Counter is decrementing and	Counter is decrementing and changes from a state in which COUNTER equals 0.						
	Reload event in DOWN, UP	DN1, and UPDN2 modes.						
CAPTURE	Counter is decrementing and	d changes from a state in whi	ch COUNTER equals 0.					
CAFTURE	Reload event in DOWN, UP	DN1, and UPDN2 modes.						
	QUAD_RANGE0: Not used	UAD_RANGE0: Not used						
QUAD	QUAD_RANGE0_CMP: Not	QUAD_RANGE0_CMP: Not used						
QUAD	QUAD_RANGE1_CMP: Counter value COUNTER equals 0 and is decrementing.							
	QUAD_RANGE1_CAPT: Counter value COUNTER equals 0 and is decrementing.							
PWM	Counter is decrementing and	Counter is decrementing and changes from a state in which COUNTER equals 0.						
PVVIVI	Reload event in DOWN, UPDN1, and UPDN2 modes.							
	Counter is decrementing and changes from a state in which COUNTER equals 0.							
PWM_DT	Reload event in DOWN, UPDN1, and UPDN2 modes.							
PWM_PR	Not used	Not used						
SR	Not used							

Table 29-3. Underflow Generation



### 29.2.5.2 Overflow Event

An overflow event indicates that in up counting, COUNTER equals PERIOD, and is changed to a different value. Reload will also generate overflow event in some specific mode. Table 29-4 summarizes the overflow generation of each function mode.

MODE	UP	DOWN	UPDN1	UPDN2				
TIMER	Counter is incrementing and	ounter is incrementing and changes from a state in which COUNTER equals PERIOD.						
	Reload event in UP count m	ode.						
CAPTURE	Counter is incrementing and	changes from a state in which	ch COUNTER equals PERIO	D.				
CAFTURE	Reload event in UP count m	ode.						
	QUAD_RANGE0: Not used	UAD_RANGE0: Not used						
QUAD	QUAD_RANGE0_CMP: Not used							
QUAD	QUAD_RANGE1_CMP: Counter value COUNTER equals PERIOD and is incrementing.							
	QUAD_RANGE1_CAPT: Counter value COUNTER equals PERIOD and is incrementing.							
	Counter is incrementing and changes from a state in which COUNTER equals PERIOD.							
PWM	Reload event in UP count mode.							
	Counter is incrementing and	changes from a state in which	ch COUNTER equals PERIO	Э.				
PWM_DT	Reload event in UP count mode.							
PWM_PR	Not used							
SR	Not used							

Table 29-4. Overflow Generation

### 29.2.5.3 TC Event

A tc (terminal count) event is the logical OR of the underflow and overflow events. An exception is that reload event will generate an underflow or overflow, but not a tc event. In quadrature mode, index will generate a tc event. Table 29-5 summarizes the tc generation of each function mode.

Table 29	9-5. TC	Generation

MODE	UP	DOWN	UPDN1	UPDN2				
TIMER	Overflow	Underflow	Underflow	Logic OR of overflow and underflow				
CAPTURE	Overflow	Underflow	Underflow	Logic OR of overflow and underflow				
	QUAD_RANGE0: Index event.							
	QUAD RANGE0 CMP:							
	Counter value COUNT	ER equals 0 or 0xFFFF/0x	FFFFFFFF in "wraparound cap	ture" mode.				
QUAD	Index or capture0 event in "index capture" mode.							
QUAD	QUAD_RANGE1_CMP:							
	Counter value COUNT	ER equals 0 and decremer	nting (underflow), or PERIOD a	nd incrementing (overflow).				
	Index event.							
	QUAD_RANGE1_CAPT:							
	Same as QUAD_RAN	GE1_CMP.						
PWM	Overflow	Underflow	Underflow	Logic OR of overflow and underflow				
PWM_DT	Overflow	Underflow	Underflow	Logic OR of overflow and underflow				
PWM_PR	Counter changes from a st	tate in which COUNTER eq	uals PERIOD.					
SR	Not used	Not used						



# 29.2.5.4 cc0\_match (cc1\_match) Event

A cc0\_match event indicates that the COUNTER equals CC0. This event is either generated when COUNTER is about to change to CC0, or when COUNTER equals CC0 and is about to change to a different value. A special case is for 0 or 100 percent duty cycle generation in PWM mode; for more details, see the 29.3.4 Pulse Width Modulation (PWM) Mode. In other specific operation modes, the event is used to indicate that the CC0/CC0\_BUFF registers are updated. cc1\_match is generated per state of COUNTER and CC1, other behavior is same as cc0\_match. Table 29-6 and Table 29-7 summarize the cc0/1\_match generation of each function mode.

MODE	UP	DOWN	UPDN1	UPDN2					
Timer	Counter changes from a state in which COUNTER equals CC0.								
CAPTURE	Capture0 event								
	QUAD_RANGE0:								
	Counter value COUNTI	Counter value COUNTER equals 0 or 0xFFFF.							
	Index event.	Index event.							
	QUAD_RANGE0_CMP:	QUAD_RANGE0_CMP:							
QUAD	Counter changes to a s	<ul> <li>Counter changes to a state in which COUNTER equals CC0.</li> </ul>							
	QUAD_RANGE1_CMP:								
	Same as QUAD_RANG	GO_CMP.							
	QUAD_RANGE1_CAPT:								
	Capture0 event.		1						
	Counter changes to a state			ges from a state in which					
PWM	Counter changes to a state in which COUNTER equals CC0.	If a second compare function is p CC0_MATCH_DOWN_EN/CC0_ enable/disable cc0_match genera	MATCH_UP_EN will						
	Counter observes to a state		COUNT_UPDN1/2: counter chan COUNTER equals CC0.	ges from a state in which					
PWM_DT	equals CC0.	Counter changes to a state in which COUNTER equals CC0.		resent in a counter group, MATCH_UP_EN will ation.					
PWM_PR	Counter changes from a sta	ate in which COUNTER	R equals CC0.						
SR	Counter changes to a state	in which COUNTER e	equals CC0.						

Table 29-6. cc0\_match Generation



#### Table 29-7. cc1\_match Generation

MODE	UP	DOWN	UPDN1	UPDN2		
Timer	Counter changes from a	state in which COUNTER	R equals CC1.			
CAPTURE	Capture1 event					
QUAD	QUAD_RANGE0:         Not used.         QUAD_RANGE0_CMP:         Counter changes to a state in which COUNTER equals CC1.         QUAD_RANGE1_CMP:         Same as QUAD_RANG0_CMP.         QUAD_RANCE1_CAPT:					
	QUAD_RANGE1_CAPT:  Capture1 event.					
PWM	Counter changes to a state in which COUNTER equals CC1.		COUNT_UPDN1/2: counter changes from a state in which COUNTER equals CC1. If a second compare function is present in a counter group, CC1_MATCH_DOWN_EN/CC1_MATCH_UP_EN will enabl disable cc1 match generation.			
PWM_DT	Counter changes to a state in which COUNTER equals CC1.		R COUNT_UPDN1/2: counter changes from a state in which COUNTER equals CC1. If a second compare function is present in a counter group, CC1_MATCH_DOWN_EN/CC1_MATCH_UP_EN will enable/ disable cc1_match generation.			
PWM_PR	Counter changes from a	state in which COUNTER	R equals CC1.			
SR	Counter changes to a st	ate in which COUNTER e	quals CC1.			

# 29.2.6 Interrupts

The TCPWM block provides a dedicated interrupt output for each counter. Interrupts are counter mode specific and can be generated for a Terminal Count (TC) or Compare/Capture0/1 (CC0/1) event. A TC is the logical OR of the OV and UN events.

Four registers are used to handle interrupts in this block, as shown in Table 29-8.

Interrupt Registers	Bits	Name	Description
	0	TC	This bit is set to '1', when a terminal count is detected. Write '1' to clear this bit.
INTR (Interrupt request register)	1	CC0_MATCH	This bit is set to '1' when the counter value matches capture/compare0 (CC0) register value. Write '1' to clear this bit.
	2	CC1_MATCH	This bit is set to '1' when the counter value matches capture/compare1 (CC1) register value. Write '1' to clear this bit.
	0	тс	Write '1' to set the corresponding bit in the interrupt request register. When read, this register reflects the interrupt request register status.
INTR_SET (Interrupt set request regis- ter)		CC0_MATCH	Write '1' to set the corresponding bit in the interrupt request register. When read, this register reflects the interrupt request register status.
	2	CC1_MATCH	Write '1' to set the corresponding bit in the interrupt request register. When read, this register reflects the interrupt request register status.
	0	TC	Mask bit for the corresponding TC bit in the interrupt request register.
INTR_MASK (Interrupt mask register)	1	CC0_MATCH	Mask bit for the corresponding CC_MATCH0 bit in the interrupt request register.
	2	CC1_MATCH	Mask bit for the corresponding CC_MATCH1 bit in the interrupt request register.
INTR MASKED	0	TC	Logical AND of the corresponding TC request and mask bits.
(Interrupt masked request	1	CC0_MATCH	Logical AND of the corresponding CC_MATCH0 request and mask bits.
register)	2	CC1_MATCH	Logical AND of the corresponding CC_MATCH1 request and mask bits.

Table 29-8. Interrupt Register



# 29.2.7 Debug Mode

The TCPWM counters support debugging. It can be configured per counter if the counter operation continues or pauses in debug state (for example, after running to a break point). This feature is especially intended when using a TCPWM counter as an OS timer. It is realized by gating the clk\_counter when entering debug state by setting the DBG\_FREEZE\_EN bit to '1' in the CTRL register and asserting a debug pause trigger.

In a multicore environment 'debug state' means that at least one of the CPUs is in the debug state. In cases where only one CPU is debugged but another or multiple other CPUs are continuously running, the user can configure the counter via the debugger to continue or pause depending on which CPU is using the counter.

Note: The trigger input cannot be asserted when the counter is in debug state.

# 29.2.8 PWM Outputs

The PWM, PWM\_DT, PWM\_PR, and SR operation modes produce two output signals:

- A PWM LINE\_OUT output signal
- A complementary PWM LINE\_COMPL\_OUT output signal (inverted version of LINE\_OUT)

Note that in PWM and PWM\_DT modes the CC0\_match, CC1\_match, underflow, and overflow internal event conditions are used to drive LINE\_OUT and LINE\_COMPL\_OUT, by configuring the TR\_PWM\_CTRL register (Table 29-9). In PWM\_PR and SR modes, line output is not controlled by TR\_PWM\_CTRL.

Field	Bit	Value	Event	Description
		0	Set LINE_OUT to '1	
CC0_MATCH_MODE	1.0	1	Clear LINE_OUT to '0	Configures output line on a compare match (CC0)
Default Value = 3	1:0	2	Invert LINE_OUT	event
		3	No change	
		0	Set LINE_OUT to '1	
OVERFLOW_MODE	3:2	1	Clear LINE_OUT to '0	Configures subsut line on an everflow $(\Omega)$ () event
Default Value = 3	3.2	2	Invert LINE_OUT	Configures output line on an overflow (OV) event
		3	No change	
		0	Set LINE_OUT to '1	
UNDERFLOW_MODE	5.4	1	Clear LINE_OUT to '0	Configures output line on an underflow (LINI) ouest
Default Value = 3	5:4	2	Invert LINE_OUT	Configures output line on an underflow (UN) event
		3	No change	
		0	Set LINE_OUT to '1	
CC1_MATCH_MODE	7:6	1	Clear LINE_OUT to '0	Configures output line on a compare match (CC1)
Default Value = 3	1:0	2	Invert LINE_OUT	event
		3	No change	

Table 29-9. Configuring Output Line for OV, UN, and CC0/1 Conditions

The generation of PWM output signals is a multi-step process. Both LINE\_OUT and LINE\_COMPL\_OUT are generated from the PWM signal line. The PWM signal line is generated as per the state of cc0\_match, cc1\_match, underflow, and overflow internal events, as specified by the counter's TR\_PWM\_CTRL register. For each internal event, the TR\_PWM\_CTRL register specifies how the event affects the output LINE\_OUT

- The output is set to '0'
- The output is set to '1'
- The output is inverted
- The output is not affected



In case the internal cc0\_match event generates at the same time when internal underflow or overflow event generates, cc0\_match will take effect after LINE\_OUT changes state per settings of underflow/overflow. cc1\_match will take effect after cc0\_match. Table 29-10 lists some examples to show the mechanism.

Table 29-10.	LINE	OUT	Construction	Example

Coincide Case	Overflow	Underflow	CC0_match	CC1_match	LINE_OUT
CC0_match and overflow	CLEAR	Don't care	INVERT	Don't care	1 (SET)
CC0_match and underflow	Don't care	SET	INVERT	Don't care	0 (CLEAR)
CC0_match and CC1_match	Don't care	Don't care	SET	CLEAR	CLEAR
CC0_match and CC1_match and overflow	INVERT	Don't care	INVERT	INVERT	INVERT

# 29.2.9 Power Modes

The TCPWM block works in Active and Sleep modes. The TCPWM block is powered from  $V_{CCD}$ . The configuration registers and other logic are powered in DeepSleep mode to keep the states of configuration registers. See Table 29-11 for details.

Table 29-11. Power Modes in TCPWM Block

Power Mode	Block Status
MCU Active	This block is fully operational in this mode with clock running and power switched on.
MCU Sleep	The CPU is in sleep but the block is still functional in this mode. All counter clocks are on.
MCU Deep Sleep	Both power and clocks to the block are turned off, but configuration registers retain their states.
System Hibernate	In this mode, the power to this block is switched off. Configuration registers will lose their state. No CLK_PERI is provided.

# 29.3 Operation Modes

The counter block can function in seven operational modes, as shown in Table 29-12. The MODE [26:24] field of the counter control register (CTRL) configures the counter in the specific operational mode.

Mode	MODE Field [26:24]	Description
Timer	000	The counter increments or decrements by '1' at every counter clock cycle in which a count event is detected. The Compare/Capture register is used to compare the count.
Capture	010	The counter increments or decrements by '1' at every counter clock cycle in which a count event is detected. A capture event copies the counter value into the capture register.
Quadrature	011	Quadrature decoding. The counter is decremented or incremented based on two phase inputs according to an X1, X2, and X4 decoding scheme or to the rotary count mode.
PWM	100	Pulse width modulation.
PWM_DT	101	Pulse width modulation with dead time insertion.
PWM_PR	110	Pseudo-random PWM using a 16- or 32-bit linear feedback shift register (LFSR) with programmable length to generate pseudo-random noise.
SR	111	Shift register mode

Table 29-12. Operational Mode Configuration



The counter can be configured to count up, down, and up/down by setting the UP\_DOWN\_MODE[17:16] field in the CTRL register, as shown in Table 29-13.

Counting Modes	UP_DOWN_MODE [17:16]	Description
UP Counting Mode	00	Increments the counter until the period value is reached. A Terminal Count (TC) condition is generated when the counter changes from the period value.
DOWN Counting Mode	01	Decrements the counter from the period value until 0 is reached. A TC condition is generated when the counter changes from a value of '0'.
UP/DOWN Counting Mode 1	10	Increments the counter until the period value is reached, and then decrements the counter until '0' is reached. A TC condition is generated only when the counter changes from a value of '0'.
UP/DOWN Counting Mode 2	11	Similar to up/down counting mode 1 but a TC condition is generated when the counter changes from '0' and when the counter value changes from the period value.

Table 29-13. Counting Mode Configuration (except Quadrature mode)

In Quadrature mode this field acts as QUAD\_RANGE\_MODE field selecting between different counter ranges, reload value, and compare/capture behavior.

Table 29-14.	Counting Mode	Configuration	for Quadrature Mode

Counting Modes	UP_DOWN_MODE [17:16]	Description
UP Counting Mode	00	Increments the counter until the period value is reached. A TC condition is generated when the counter changes from the period value.
DOWN Counting Mode	01	Decrements the counter from the period value until 0 is reached. A TC condition is generated when the counter changes from a value of '0'.
UP/DOWN Counting Mode 1	10	Increments the counter until the period value is reached, and then decrements the counter until '0' is reached. A TC condition is generated only when the counter changes from a value of '0'.
UP/DOWN Counting Mode 2	11	Similar to up/down counting mode 1 but a TC condition is generated when the counter changes from '0' and when the counter value changes from the period value.

### 29.3.1 Timer Mode

The timer mode can be used to measure how long an event takes or the time difference between two events. The timer functionality increments/decrements a counter between 0 and the value stored in the PERIOD register. When the counter is running, the count value stored in the COUNTER register is compared with the compare/capture register (CC0 and CC1). When COUNTER equals CC0, the cc0\_match event is generated, even-handedly when COUNTER equals CC1, the cc1\_match event is generated.

Timer functionality is typically used for one of the following:

- Timing a specific delay the count event is a constant '1'.
- Counting the occurrence of a specific event the event should be connected as an input trigger and selected for the count event.



Trigger Inputs	Usage	
	Initializes and starts the counter. Behavior is dependent on UP_DOWN_MODE:	
	■ COUNT_UP: The counter is set to '0' and count direction is set to 'up'.	
Reload	COUNT_DOWN: The counter is set to PERIOD and count direction is set to 'down'.	
	■ COUNT_UPDN1/2: The counter is set to '1' and count direction is set to 'up'.	
	Can be used when the counter is running or not running.	
	Starts the counter. The counter is not initialized by hardware. The current counter value is used. Behavior is dependent on UP_DOWN_MODE. When the counter is not running:	
	■ COUNT_UP: The count direction is set to 'up'.	
Start	COUNT_DOWN: The count direction is set to 'down'.	
	■ COUNT_UPDN1/2: The count direction is not modified.	
	Note that when the counter is running, the start event has no effect.	
	Can be used when the counter is running or not running.	
Stop	Stops the counter.	
Count	Count event increments/decrements the counter.	
Capture0	Not used.	
Capture1	Not used.	

### Table 29-15. Timer Mode Trigger Input Description

Incrementing and decrementing the counter is controlled by the count event and the clk\_counter. Typical operation will use a constant '1' count event and clk\_counter without prescaling. Advanced operations are also possible; for example, the counter event configuration can decide to count the rising edges of a synchronized input trigger.

 Table 29-16.
 Timer Mode Supported Features

Supported Features	Description	
Clock prescaling	Prescales the clk_counter.	
One shot	Counter is stopped by hardware, on a tc event. In COUNT_UPDN2, counter is stopped on tc event when underflow.	
Auto reload CC	CC0 and CC0_BUFF are exchanged on a cc0_match event (when specified by CTRL.AUTO_RELOAD_CC, no input event is required).	
	CC1 and CC1_BUFF are exchanged on a cc1_match event (when specified by CTRL.AUTO_RE-LOAD_CC).	
	Specified by UP_DOWN_MODE:	
Up/down modes	COUNT_UP: The counter counts from 0 to PERIOD.	
	COUNT_DOWN: The counter counts from PERIOD to 0.	
	COUNT_UPDN1/2: The counter counts from 1 to PERIOD and back to 0.	



Table 29-17 lists the trigger outputs and the conditions when they are triggered.


Trigger Outputs	Description
cc0_match	Counter changes from a state in which COUNTER equals CC0.
cc1_match	Counter changes from a state in which COUNTER equals CC1.
Underflow (UN)	Counter is decrementing and changes from a state in which COUNTER equals 0.
Overflow (OV)	Counter is incrementing and changes from a state in which COUNTER equals PERIOD.
	Specified by UP_DOWN_MODE:
тс	■ COUNT_UP: tc event is the same as the overflow event.
	■ COUNT_DOWN: tc event is the same as the underflow event.
	■ COUNT_UPDN1: tc event is the same as the underflow event.
	COUNT_UPDN2: tc event is the same as the logical OR of the overflow and underflow events.
	Reload will generate underflow/overflow, but not generate tc.

Table 29-17. Timer Mode Trigger Outputs

Table 29-18. Timer Mode PWM Outputs

PWM Outputs	Description
LINE_OUT	Not used.
LINE_COMPL_OUT	Not used.





#### Notes:

- The triggers tr\_out0 and tr\_out1 are generated based on the internal events cc0\_match, cc1\_match, underflow, overflow, and tc respectively (selection is done by the TR\_OUT\_SEL register).
- The timer functionality only uses PERIOD (and not PERIOD\_BUFF).
- It is not recommended to write to COUNTER when the counter is running.

Figure 29-6 illustrates a timer in up-counting mode. The counter is initialized (to 0) and started with a software-based reload event.

#### Notes:

- When the counter changes from a state in which COUNTER is 4, an overflow and tc event are generated.
- When the counter changes from a state in which COUNTER is 2, a cc0\_match event is generated.
- PERIOD is 4, resulting in an effective repeating counter pattern of 4+1 = 5 clk\_counter periods. The CC0 register is 2, and sets the condition for a cc0\_match event.

A constant count event of '1' and clk\_counter without prescaling is used in the following scenarios. If the count event is '0' and a reload event is triggered, the reload will only be registered on the first clock edge when the count event is '1'. This means that the first clock edge when the count event is '1' will not be used for counting. It will be used for reload.






Figure 29-6. Timer in Up-counting Mode

Figure 29-7 illustrates a timer in "one-shot" operation mode. Note that the counter is stopped on a tc event.

Figure 29-7. Timer in One-shot Mode




Figure 29-8 illustrates clock prescaling. Note that the counter is only incremented every other counter cycle.

Figure 29-8. Timer Clock Prescaling





Figure 29-9 illustrates a counter that is initialized and started (reload event), stopped (stop event), and continued/started (start event). Note that the counter does not change value when it is not running (STATUS.RUNNING).





#### Figure 29-9. Counter Start/Stopped/Continued

Figure 29-10 illustrates a timer that uses CC0/1 and CC0/1\_BUFF registers. Note that CC0/1 and CC0/1\_BUFF register contents are exchanged on a cc0/1\_match event.





Figure 29-11 illustrates a timer in down-counting mode. The counter is initialized (to PERIOD) and started with a software-based reload event.

#### Notes:

- When the counter changes from a state in which COUNTER is 0, an underflow and tc event are generated.
- When the counter changes from a state in which COUNTER is 2, a cc0\_match event is generated.
- PERIOD is 4, resulting in an effective repeating counter pattern of 4+1 = 5 counter clock periods.





### Figure 29-11. Timer in Down-counting Mode

Figure 29-12 illustrates a timer in up/down counting mode 1. The counter is initialized (to 1) and started with a software-based reload event.

Notes:

- When the counter changes from a state in which COUNTER is 4, an overflow is generated.
- When the counter changes from a state in which COUNTER is 0, an underflow and tc event are generated.
- When the counter changes from a state in which COUNTER is 2, a cc0\_match event is generated.
- PERIOD is 4, resulting in an effective repeating counter pattern of 2 × 4 = 8 counter clock periods.






Figure 29-13 illustrates a timer in up/down counting mode 1, with different CC values.

Notes:

- When CC0 is 0, the cc0\_match event is generated at the start of the period (when the counter changes from a state in which COUNTER is 0).
- When CC0 is PERIOD, the cc0\_match event is generated at the middle of the period (when the counter changes from a state in which COUNTER is PERIOD).






Figure 29-13. Up/Down Counting Mode with Different CC Values

Figure 29-14 illustrates a timer in up/down counting mode 2. This mode is same as up/down counting mode 1, except for the TC event, which is generated when either underflow or overflow event occurs.




Figure 29-14. Up/Down Counting Mode 2

### 29.3.1.1 Configuring Counter for Timer Mode

The steps to configure the counter for Timer mode of operation and the affected register bits are as follows.

- 1. Disable the counter by writing '0' to the ENABLE bit of the CTRL register.
- 2. Select Timer mode by writing '000' to the MODE[26:24] field of the CTRL register.
- 3. Set the required 16- or 32-bit period in the PERIOD register.
- 4. Set the 16- or 32-bit compare value in the CC0 register and the buffer compare value in the CC0\_BUFF register.
- 5. Set AUTO\_RELOAD\_CC0 field of the CTRL register, if required to switch values at every CC condition.
- 6. Set clock prescaling by writing to the DT\_LINE\_OUT\_L[7:0] field of the DT register.
- 7. Set the direction of counting by writing to the UP\_DOWN\_MODE[17:16] field of the CTRL register.
- 8. The timer can be configured to run either in continuous mode or one-shot mode by writing 0 or 1, respectively to the ONE\_SHOT[18] field of the CTRL register.
- 9. Set the TR\_IN\_SEL0 or TR\_IN\_SEL1 register to select the trigger that causes the event (Reload, Start, Stop, Capture0/1, and Count).
- 10. Set the TR\_IN\_EDGE\_SEL register to select the edge of the trigger that causes the event (Reload, Start, Stop, Capture0/ 1, and Count).
- 11. If required, set the interrupt upon TC or CC0\_MATCH or CC1\_MATCH condition.
- 12. Enable the counter by writing '1' to ENABLED bit of the CTRL register. A reload trigger must be provided through firmware (RELOAD bit in the TR\_CMD register) to start the counter if the hardware reload signal is not enabled.



# 29.3.2 Capture Mode

The capture functionality increments and decrements a counter between 0 and PERIOD. When the capture event is activated the counter value COUNTER is copied to CC0/1 (and CC0/1 is copied to CC0/1\_BUFF).

The capture functionality can be used to measure the width of a pulse (connected as one of the input triggers and used as capture event).

The capture event can be triggered through the capture trigger input or through a firmware write to CAPTURE0/1 bit in the TR\_CMD command register.

Table 29-19.	Capture Mode Trigger Input Description
--------------	--

Generated Events	Usage	
	Sets the counter value and starts the counter. Behavior is dependent on UP_DOWN_MODE:	
	■ COUNT_UP: The counter is set to '0' and count direction is set to 'up'.	
Reload	■ COUNT_DOWN: The counter is set to PERIOD and count direction is set to 'down'.	
	■ COUNT_UPDN1/2: The counter is set to '1' and count direction is set to 'up'.	
	Can be used when the counter is running or not running.	
	Starts the counter. The counter is not initialized by hardware. The current counter value is used. Behavior is dependent on UP_DOWN_MODE:	
	■ COUNT_UP: The count direction is set to 'up'.	
Start	COUNT_DOWN: The count direction is set to 'down'.	
	■ COUNT_UPDN1/2: The count direction is not modified.	
	Note that when the counter is running, the start event has no effect.	
	Can be used when the counter is running or not running.	
Stop	Stops the counter.	
Count	Count event increments/decrements the counter.	
Capture0	Copies the counter value to CC0 and copies CC0 to CC0_BUFF.	
Capture1	Copies the counter value to CC1 and copies CC1 to CC1_BUFF.	

#### Table 29-20. Supported Features of CAPTURE

Supported Features	Description	
Clock prescaling	Prescales the clk_counter.	
	Counter is stopped by hardware, after a single period of the counter:	
One shot	■ COUNT_UP: on an overflow event.	
	COUNT_DOWN, COUNT_UPDN1/2: on an underflow event.	
	Specified by UP_DOWN_MODE:	
	■ COUNT_UP: The counter counts from 0 to PERIOD.	
Up/down modes	COUNT_DOWN: The counter counts from PERIOD to 0.	
	■ COUNT_UPDN1/2: The counter counts from 1 to PERIOD and back to 0.	




Table 29-21. Internal Events of CAPTURE	Table 29-21.	Internal Events of CAPTURE
---	--------------	----------------------------

Internal Events	Description	
CC0_match	CC0 is copied to CC0_BUFF and counter value is copied to CC0 (cc0_match equals capture event).	
CC1_match	CC1 is copied to CC1_BUFF and counter value is copied to CC1 (cc1_match equals capture event).	
Underflow (UN)	Counter is decrementing and changes from a state in which COUNTER equals 0.	
Overflow (OV)	Counter is incrementing and changes from a state in which COUNTER equals PERIOD.	
тс	Specified by UP_DOWN_MODE:	
	■ COUNT_UP: tc event is the same as the overflow event.	
	■ COUNT_DOWN: tc event is the same as the underflow event.	
	■ COUNT_UPDN1: tc event is the same as the underflow event.	
	COUNT_UPDN2: tc event is the same as the logical OR of the overflow and underflow events.	
	Reload will generate underflow/overflow, but not generate tc	

Table 29-22. Capture Mode PWM Outputs

PWM Outputs	Description
LINE_OUT	Not used.
LINE_COMPL_OUT	Not used.






Figure 29-16 illustrates capture behavior in the up-counting mode.

#### Notes:

- The capture event detection uses rising edge detection. As a result, the capture event is remembered until the next active count prescaled counter clock.
- When a capture event occurs, COUNTER is copied into CC0/1. CC0/1 is copied to CC0/1\_BUFF register.
- Acc\_match event is generated when the counter value is captured.







Figure 29-16. Capture in Up-Counting Mode

When multiple capture events are detected before the next active count prescaled counter clock, capture events are treated as follows:

- In the rising edge and falling edge modes, multiple events are effectively reduced to a single event.
- In the rising/falling edge mode, an even number of events is not detected and an odd number of events is reduced to a single event.

This behavior is illustrated by Figure 29-17, in which a prescaler by a factor of 4 is used.





### 29.3.2.1 Configuring Counter for Capture Mode

The steps to configure the counter for Capture mode operation and the affected register bits are as follows.

- 1. Disable the counter by writing '0' to the ENABLE bit of the CTRL register.
- 2. Select Capture mode by writing '010' to the MODE[26:24] field of the CTRL register.
- 3. Set the required 16-bit period in the PERIOD register.
- 4. Set clock prescaling by writing to the DT\_LINE\_OUT\_L[17:16] field of the DT register.
- 5. Set the direction of counting by writing to the UP\_DOWN\_MODE[17:16] field of the CTRL register.
- 6. Counter can be configured to run either in continuous mode or one-shot mode by writing 0 or 1, respectively to the ONE\_SHOT[18] field of the CTRL register.
- 7. Set the TR\_IN\_SEL0 or TR\_IN\_SEL1 register to select the trigger that causes the event (Reload, Start, Stop, Capture0/1, and Count).



- 8. Set the TR\_IN\_EDGE\_SEL register to select the edge that causes the event (Reload, Start, Stop, Capture0/1, and Count).
- 9. If required, set the interrupt upon TC or CC0\_MATCH or CC1\_MATCH condition.
- 10. Enable the counter by writing '1' to the ENABLED bit in CTRL register. A reload trigger must be provided through firmware (RELOAD bit in TR\_CMD register) to start the counter if the hardware reload signal is not enabled.

# 29.3.3 Quadrature Decoder Mode

Quadrature functionality increments and decrements a counter between 0 and 0xFFFF or 0xFFFFFFF (32-bit mode) or PERIOD (depending on QUAD\_RANGE\_MODE). Counter updates are under control of quadrature signal inputs: index, phiA, and phiB. The index input is used to indicate an absolute position. The phiA and phiB inputs are used to determine a change in position (the rate of change in position can be used to derive speed).

Table 29-23 shows an overview of supported range modes, which varies between different maximum counter values uses capture and compare functionalities.

Supported Range Modes (QUAD_RANGE_MODE)	Description	
QUAD_RANGE0	Counter range is between 0x0000 and 0xFFFF/0xFFFFFFF (32-bit mode).	
QUAD_RANGE0_CMP	Counter range is between 0x0000 and 0xFFFF/0xFFFFFFF (32-bit mode). In this mode a compare function is supported during quadrature decoding using the CC0/CC0_BUFF (CC1/CC1_BUFF) registers and the cc0_match (cc1_match) event.	
QUAD_RANGE1_CMP	The compare functionality is the same as for QUAD_RANGE0_CMP mode. The counter range can be set between 0x0000 and PERIOD.	
QUAD_RANGE1_CAPT	Counter range is between 0x0000 and PERIOD. Quadrature functionality in QUAD_RANGE1_CAPT mode provides the same functionality as the QUAD_RANGE1_CMP mode with the only difference that 1 or 2 capture functions are available instead of 1 or 2 compare functions.	

Table 29-23. Quadrature Mode Functionality Overview

The quadrature inputs are mapped onto triggers (as described in Table 29-24).

Table 29-24.	Quadrature Mode	Trigger Input Description	
--------------	-----------------	---------------------------	--

Trigger Input	Usage	
	This event acts as a quadrature index input. It initializes the counter to the counter midpoint 0x8000 (16-bit) or 0x8000000 (32-bit mode) and starts the quadrature functionality. Rising edge event detection or falling edge detection mode must be used.	
reload/index	■ QUAD_RANGE0: initialize counter to 0x8000/0x80000000 (midpoint)	
	■ QUAD_RANGE0_CMP: initialize counter to 0x8000/0x80000000 (midpoint)	
	QUAD_RANGE1_CMP: initialize counter to 0.	
	■ QUAD_RANGE1_CAPT: initialize counter to 0.	
start/phiB	This event acts as a quadrature phiB input. Pass-through (no edge detection) event detection mode must be used for X1, X2, or X4.	



Trigger Input	Usage	
stop	Stops the quadrature functionality. When quadrature stops, reload must be used to start the quadrature.	
count/phiA	This event acts as a quadrature phiA input. Pass-through (no edge detection) event detection mode must be used for X1, X2, or X4.	
Conture	QUAD_RANGE0: Not used	
	QUAD_RANGE0_CMP: Second index	
Capture0	QUAD_RANGE1_CMP: Not used.	
	QUAD_RANGE1_CAPT: Capture event to copy COUNTER to CC0 and CC0 to CC0_BUFF.	
	Available only in counter groups with second capture function.	
	QUAD_RANGE0: Not used	
Capture1	QUAD_RANGE0_CMP: Not used	
	QUAD_RANGE1_CMP: Not used.	
	■ QUAD_RANGE1_CAPT: Second capture event to copy COUNTER to CC1 and CC1 to CC1_BUFF.	

#### Table 29-24. Quadrature Mode Trigger Input Description

Table 29-25. Quadrature Mode Supported Features

Supported Features	Description		
Four encoding schemes for the phiA and phiB inputs are supported (as specified by QUAD_ENCODING_MODE [21:20] bit field in the CTRL register):			
Supported encoding modes	■ X1 encoding.		
(QUAD_ENCODING_MODE)	■ X2 encoding.		
	■ X4 encoding.		
	■ Up/down rotary count mode		

**Note:** Clock prescaling is not supported and the count event is used as a quadrature input phiA. Thus, the quadrature functionality operates on the counter clock (clk\_counter), rather than on an active count prescaled counter clock.

Table 29-26 summarize the trigger outputs dependent on different QUAD range modes.

Trigger Outputs	QUAD Range Mode	Description
	QUAD_RANGE0	Counter value COUNTER equals 0 or 0xFFFF/0xFFFFFFFF (32-bit mode)
		reload/index event
cc0_match	QUAD_RANGE0_CMP	Counter changes to a state in which COUNTER equals CC0
	QUAD_RANGE1_CMP	Same as QUAD_RANGE0_CMP
	QUAD_RANGE1_CAPT	Capture0 event
	QUAD_RANGE0	Not used
and metab	QUAD_RANGE0_CMP	Counter changes to a state in which COUNTER equals CC1
cc1_match	QUAD_RANGE1_CMP	Same as QUAD_RANGE0_CMP
	QUAD_RANGE1_CAPT	Capture1 event
	QUAD_RANGE0	Not used
. un de ufferre	QUAD_RANGE0_CMP	Not used
underflow	QUAD_RANGE1_CMP	Counter value COUNTER equals 0 and is decrementing
	QUAD_RANGE1_CAPT	Counter value COUNTER equals 0 and is decrementing
	QUAD_RANGE0	Not used
	QUAD_RANGE0_CMP	Not used
overflow	QUAD_RANGE1_CMP	Counter value COUNTER equals PERIOD and is incrementing
	QUAD_RANGE1_CAPT	Counter value COUNTER equals PERIOD and is incrementing

Table 29-26. Quadrature Mode Trigger Output Description




Table 29-26	Quadrature Mode Trigger Output Description	
10010 20 20.	dadaaaa modo mggor oacpat booonpton	

Trigger Outputs	QUAD Range Mode	Description
	QUAD_RANGE0	Index event
	QUAD_RANGE0_CMP QUAD_RANGE1_CMP	Counter value COUNTER equals 0 or 0xFFFF/0xFFFFFFFF
to		Index or capture on index event (specified by AUTO_RELOAD_PERIOD in the CTRL register)
tc		Counter value COUNTER equals 0 and is decrementing (underflow) or PERIOD and is incrementing (overflow)
		Index event
	QUAD_RANGE1_CAPT	Same as QUAD_RANGE1_CMP

#### Table 29-27. Quadrature Mode PWM Outputs

PWM Outputs	Description
LINE_OUT	Not used.
LINE_COMPL_OUT	Not used.


Counter increments (incr1 event) and decrements (decr1 event) are determined by the quadrature encoding scheme as illustrated by Figure 29-18.



**Note:** The x1 encoding scheme is identical to the up/down counting functionality as follows: Rising edges of input phiA increment or decrement the counter depending on the state of input phiB (direction input).

With UP\_DOWN encoding (up/down rotary count mode) the counter is incremented by phiA and decremented by phiB as illustrated by Figure 29-19.





The state of phiA/phiB determines the increment/decrement according to settings of the encoding mode; the phiA/phiB is detected by counter clock. The increment/decrement occurs at the next counter clock rising edge after edges of phiA/phiB. For example, the condition of increment in X1 mode is, at the first counter clock rising edge, the phiA is low, at the second



counter clock rising edge, phiA is high (now the counter will recognize that rising edge occurs on phiA). In the meanwhile, (second counter clock rising edge), phiB is low; then the counter will do an increment. Hence to get correct quadrature encoding as Figure 29-19, the rising/falling edge of phiA/phiB must be detected in a different counter clock cycle. Figure 29-20 shows the phiA/phiB detection at a different counter clock cycle.





Figure 29-20. phiA/phiB Detection at Counter Clock

# 29.3.3.1 Quadrature QUAD\_RANGE0 Mode

In this mode the counter range is between 0x0000 and 0xFFFF/0xFFFFFFFF (32-bit mode)

Figure 29-21. Quadrature (QUAD\_RANGE0 mode) Function Diagram



Quadrature functionality in QUAD\_RANGE0 mode (16-bit example) is described as a software-generated reload event starts quadrature operation. As a result, COUNTER is set to 0x8000, which is the counter midpoint (the COUNTER is set to 0x7FFF if the reload event coincides with a decrement event; the COUNTER is set to 0x8001 if the reload event coincides with an increment event). Note that a software-generated reload event is typically generated only once, when the counter is not running. All other reload/index events are hardware-generated reload events as a result of the quadrature index signal.

During quadrature operation:


- The counter value COUNTER is incremented or decremented based on the specified quadrature encoding scheme.
- On a reload/index event, CC0 is copied to CC0\_BUFF, COUNTER is copied to CC0, and COUNTER is set to 0x8000. In
  addition, the tc and cc0\_match events are generated.
- When the counter value COUNTER is 0x0000, CC0 is copied to CC0\_BUFF, COUNTER (0x0000) is copied to CC0, and COUNTER is set to 0x8000. In addition, the cc0\_match event is generated.
- When the counter value COUNTER is 0xFFFF, CC0 is copied to CC0\_BUFF, COUNTER (0xFFFF) is copied to CC0, and COUNTER is set to 0x8000. In addition, the cc0\_match event is generated.

The software interrupt handler uses the tc and cc0\_match interrupt cause fields to distinguish between a reload/index event and a situation in which a minimum/maximum counter value was reached (about to wrap around). The CC0 and CC0\_BUFF registers are used to determine when the interrupt causing event occurred.



Note that a counter increment/decrement can coincide with a reload/index/tc event or with a situation cc0\_match event. Under these circumstances, the counter value is set to either 0x8000+1 (increment) or 0x8000-1 (decrement).


Figure 29-22 illustrates quadrature functionality as a function of the reload/index, incr1, and decr1 events. Note that the first reload/index event copies the counter value COUNTER to CC0.




#### Figure 29-22. Overflow Coincides with Increment

Figure 29-23 to Figure 29-25 illustrate quadrature functionality for different event scenarios (including scenarios with coinciding events). In all scenarios, the first reload/index event is generated by software when the counter is not yet running.

Figure 29-23. Underflow Coincides with Decrement












Figure 29-25. Index, Decrement (increment), and Underflow (overflow) Coincides

The QUAD\_RANGE0 functionality has the advantage that the interrupts when reaching minimum/maximum values are far apart in time, so such interrupts are unlikely to get lost. This mode is preferred when interrupts are used for example to implement a higher range counter in software. Because the hardware and software counters are not updated in an atomic operation, this is not recommended for applications with real-time requirements (such as motor control).

A disadvantage of this mode is that a physical angle position of the quadrature encoder can have multiple counter representations, so software needs to do module and subtract operations to calculate the absolute angle position.

```
x = COUNTER; // read COUNTER register
if (x>=0x8000)
pos = (x-0x8000) mod NR_COUNTS; // NR_COUNTS = encoders number of counts for one revolution
else
pos = NR_COUNTS - ((0x8000-x) mod NR_COUNTS);
```

### 29.3.3.2 Configuring Counter for Quadrature Mode (QUAD\_RANGE0 mode)


The steps to configure the counter for quadrature mode of operation and the affected register bits are as follows.

- 1. Disable the counter by writing '0' to the ENABLE bit of the CTRL register.
- 2. Select Quadrature mode by writing '011' to the MODE[26:24] field of the CTRL register.
- 3. Set the required encoding mode by writing to the QUADRATURE\_MODE[21:20] field of the CTRL register.
- 4. Set the TR\_IN\_SEL0 or TR\_IN\_SEL1 register to select the trigger that causes the event (Index and Stop).
- 5. Set the TR\_IN\_EDGE\_SEL register to select the edge that causes the event (Index and Stop).
- 6. Set the Quadrature mode QUAD\_RANGE0 by writing with the value '0' to the UP\_DOWN\_MODE [17:16] field in the CTRL register.
- 7. If required, set the interrupt upon TC or CC0\_MATCH condition.
- 8. Enable the counter by writing '1' to the ENABLE bit of the CTRL register. A reload trigger must be provided through firmware (RELOAD bit in TR\_CMD register) to start the counter if the hardware reload signal is not enabled.

### 29.3.3.3 Quadrature QUAD\_RANGE0\_CMP Mode

In this mode the counter range is also between 0x0000 and 0xFFFF/0xFFFFFFF (32-bit mode). It allows a compare function during quadrature decoding using the CC0/CC0\_BUFF registers and the cc0\_match event.







Quadrature functionality in QUAD\_RANGE0\_CMP mode provides the same functionality as the QUAD\_RANGE0 mode, except for the following differences:

- PERIOD and PERIOD\_BUFF are used instead of CC0 and CC0\_BUFF to capture the counter value when a reload/index event occurs or the minimum/maximum value is reached (about to wrap around).
  - When the 'capture on index' function is selected (via overloaded AUTO\_RELOAD\_PERIOD bit) and a reload/index event occurs, PERIOD is copied to PERIOD\_BUFF, COUNTER is copied to PERIOD, and COUNTER is set to 0x8000. In addition, the tc event is generated.
  - When the 'capture on wrap-around' function is selected (via overloaded AUTO\_RELOAD\_PERIOD bit) and the counter value COUNTER is 0x0000 or 0xFFFF, PERIOD is copied to PERIOD\_BUFF, COUNTER (0x0000 or 0xFFFF) is copied to PERIOD, and COUNTER is set to 0x8000. In addition, the tc event is generated.
- Capture0 can be used as the second index event. This event acts as a second quadrature index input. It has the same function as the reload/index0 event. Both events are OR combined.
- CC0 (CC1) and CC0\_BUFF (CC1\_BUFF) are used for compare functionality.
  - A cc0\_match (cc1\_match) event is generated when the counter changes to a state in which COUNTER equals CC0 (CC1).
  - CC0 (CC1) and CC0\_BUFF (CC1\_BUFF) are exchanged on a cc0\_match (cc1\_match) event (when specified by AUT0\_RELOAD\_CC bit).

Note that 'capture on index' and 'capture on wraparound' functions are separated to prevent PERIOD and PERIOD\_BUFF from being overwritten before software has read them in case a wraparound is followed by multiple index events in a short time (quadrature encoder is moved back and forth around its index point). If both functions are needed, the two counters can be used synchronously (or a counter group, which includes two compare functions) in QUAD\_RANGE0\_CMP mode, one with 'capture on index', the other with 'capture on wraparound' behavior selected. Note also that multiple compare values can be realized by multiple synchronous counters in QUAD\_RANGE0\_CMP mode with different CC0 values. Except the differences mentioned above, the QUAD\_RANGE0\_CMP mode behaves as the QUAD\_RANGE0 mode including behavior with coinciding events. Figure 29-27 illustrates an example scenario with decrementing counter and additional compare functionality.






Figure 29-27. Quadrature (QUAD RANGE0 CMP) Operation

The QUAD\_RANGE0\_CMP functionality still allows a similar interrupt usage as in QUAD\_RANGE0 mode. Additionally it supports one or two compare functions. More compare functions can be reached with multiple synchronously running counters in QUAD\_RANGE0\_CMP mode. These compare functions can be for example used for a position compare. As in QUAD\_RANGE0 mode there is the disadvantage that a physical angle position of the quadrature encoder can have multiple counter representations, so software needs to do module and subtract operations to calculate the absolute angle position. In QUAD\_RANGE0\_CMP mode this software operation can be simplified using two compare functions; for example, by setting CC0 = 0x8000 + NR\_COUNTS and CC1 = 0x8000 - NR\_COUNTS, and feeding back the cc0/1\_match events back into the TCPWM counter as index0/1 events using peripheral trigger multiplexers. This sets the counter back to its midpoint when reaching CC0 or CC1 value (after up to three CLK\_PERI cycles for synchronization). This way the module operation can be saved in software when calculating the absolute angle position:


```
x = COUNTER; // read COUNTER register
if (x>=0x8000)
pos = x-0x8000;
else
pos = x - CC1;
```

This is much less software overhead than in QUAD\_RANGE0 mode; however, software is still involved. A DMA copy of the absolute angle position, for example, to send a buffer of CAN/UART/field bus interface to synchronize with other devices is not possible. This can only be supported when the counter represents the absolute angle position, as done in the QUAD\_RANGE1\_CAPT and QUAD\_RANGE1\_CMP modes.



# 29.3.3.4 Quadrature QUAD\_RANGE1\_CMP Mode

In this mode the counter range is between 0x0000 and PERIOD.



#### Figure 29-28. Quadrature (QUAD RANGE1 CMP) Function Diagram

Quadrature functionality in QUAD\_RANGE1\_CMP mode is described as a software-generated reload event starts quadrature operation. As a result, COUNTER is set to 0x0000 (the COUNTER is set to PERIOD if the reload event coincides with a decrement event; the COUNTER is set to 0x0001 if the reload event coincides with an increment event). Note that a software-generated reload event is generated only once, when the counter is not running. All other reload/index events are hardware-generated reload events as a result of the quadrature index signal.


During quadrature operation:

- The counter value COUNTER is incremented or decremented based on the specified quadrature encoding scheme.
- On a reload/index event, COUNTER is set to 0x0000. In addition, the tc event is generated.
- When COUNTER is 0x0000 and decrementing, COUNTER is set to PERIOD. In addition, the tc event and underflow event are generated.
- When COUNTER equals PERIOD and is incrementing, COUNTER is set to 0x0000. In addition, the tc event and overflow event are generated.

CC0 and CC0\_BUFF are used for compare functionality.

- A cc0/1\_match event is generated when the counter changes to a state in which COUNTER equals CC0/1.
- CC0/1 and CC0/1\_BUFF are exchanged on a cc0/1\_match event (when specified by AUTO\_RELOAD\_CC bit in the CTRL register).

Note that a counter increment/decrement can coincide with a reload/index/tc event. In this case, the counter value is set to either 0x0000+1 (increment) or PERIOD (decrement). The following figure illustrates quadrature functionality as a function of the reload/index, incr1 and decr1 events.



#### Figure 29-29. Quadrature Index, incr1 and tc (overflow) Generation



The following figures illustrate quadrature functionality for different event scenarios (including scenarios with coinciding events). In all scenarios, the first reload/index event is generated by software when the counter is not yet running.







Figure 29-30. Quadrature Index, decr1 and tc (underflow) Generation














Figure 29-33. Index, Increment, Overflow, and cc0\_match Coincide

The QUAD\_RANGE1\_CMP functionality allows the COUNTER register to reflect the current angle position of the rotary encoder; that is, no MOD or SUB calculations need to be done in software on the COUNTER value to get the current angle position. This allows a DMA copy of the current angle position from the COUNTER register; for example, to send a buffer of CAN/UART/field bus interface to synchronize with other devices. However, a disadvantage of this mode is that fast sequences of tc interrupts can occur (when encoder moves back and forth around start position). It is recommended to not use the tc interrupt in this mode.

# 29.3.3.5 Quadrature QUAD\_RANGE1\_CAPT Mode

In this mode the counter range is also between 0x0000 and PERIOD. Quadrature functionality in QUAD\_RANGE1\_CAPT mode provides the same functionality as the QUAD\_RANGE1\_CMP mode with the only difference that one or two capture functions are available instead of one or two compare functions.






Figure 29-35 illustrates an example scenario with decrementing counter and capture functionality.






Figure 29-35. Quadrature (QUAD\_RANGE1\_CAPT) Capture Operation

# 29.3.4 Pulse Width Modulation (PWM) Mode

The PWM mode can output left, right, center, or asymmetrically aligned pulse-width modulated signals. PWM functionality increments/decrements a counter between 0 and PERIOD. When the counter is running, the counter value COUNTER is compared with CC0 (CC1). When COUNTER equals CC0 (CC1), the cc0\_match (cc1\_match) event is generated. Additionally, on a counter overflow and counter underflow, the overflow and underflow events are generated. Combined, the cc0\_match, cc1\_match, overflow, and underflow events are used to generate a pulse-width modulated signal on the PWM LINE\_OUT and LINE\_COMPL\_OUT output signals.




Figure 29-36. PWM Function Diagram



Trigger Inputs	Usage	
	Sets the counter value and starts the counter. Behavior is dependent on UP_DOWN_MODE:	
	■ COUNT_UP: The counter is set to '0' and count direction is set to 'up'.	
reload	COUNT_DOWN: The counter is set to PERIOD and count direction is set to 'down'.	
	■ COUNT_UPDN1/2: The counter is set to '1' and count direction is set to 'up'.	
	Can only be used when the counter is not running.	
	Starts the counter. The counter is not initialized by hardware. The current counter value is used. Behavior is dependent on UP_DOWN_MODE:	
	■ COUNT_UP: The count direction is set to 'up'.	
start	■ COUNT_DOWN: The count direction is set to 'down'.	
	■ COUNT_UPDN1/2: The count direction is set to 'up'.	
	Can only be used when the counter is not running.	
stop/kill	Stops the counter. Different stop/kill modes exist.	
count	Count event increments/decrements the counter.	
	This event acts as a switch event. When this event is active, the CC0/CC0_BUFF, CC1/CC1_BUFF, and PERIOD/PERIOD_BUFF registers are exchanged on a tc event (when specified by AUTO_RELOAD_CC bit and AUTO_RELOAD_PERIOD bit in the CTRL register).	
Capture0	A switch event requires rising, falling, or rising/falling edge event detection mode. Pass-through mode is not supported, unless the selected event is a constant '0' or '1'.	
	When a switch event is detected and the counter is running, the event is kept pending until the next tc event. The switch event will be cleared and has no effect if it is detected when counter is not running.	
Capture1 (stop1/kill1)	This event acts as a second stop/kill event. It has the same function as the stop0/kill0 event. Both events are OR combined.	

### Table 29-28. PWM Mode Trigger Input Description

#### Table 29-29. PWM Mode Supported Features

Supported Features	Description		
Clock prescaling	Prescales the clk_counter.		
One shot	Counter is stopped by hardware, after a single period of the counter:		
	COUNT_UP: on an overflow event.		
	COUNT_DOWN and COUNT_UPDN1/2: on an underflow event.		
Auto reload CC	CC0/1 and CC0/1_BUFF are exchanged on a switch event and tc event (when specified by AUTO_RELOAD_CC bit in CTRL register).		
Auto reload PERIOD	PERIOD and PERIOD_BUFF are exchanged on a switch event and tc event (when specified by CTRL.AUTO_RELOAD_PERIOD). <b>Note:</b> When COUNT_UPDN2 mode exchanges PERIOD and PERIOD_BUFF at a tc event that coincides with an overflow event, software should ensure that the PERIOD and PERIOD_BUFF values are the same.		
Up/down modes	Specified by UP_DOWN_MODE:		
	<ul> <li>COUNT_UP: The counter counts from 0 to PERIOD.</li> </ul>		
	<ul> <li>COUNT_DOWN: The counter counts from PERIOD to 0.</li> </ul>		
	COUNT_UPDN1/2: The counter counts from 1 to PERIOD and back to 0.		
Kill modes	Specified by PWM_IMM_KILL, PWM_SYNC_KILL, and PWM_STOP_ON_KILL.		

Note that the PWM mode does not support dead time insertion. This functionality is supported by the separate PWM\_DT mode.



Trigger Output	Description	
	Specified by UP_DOWN_MODE:	
cc0_match	■ COUNT_UP and COUNT_DOWN: The counter changes to a state in which COUNTER equals CC0.	
	■ COUNT_UPDN1/2: counter changes from a state in which COUNTER equals CC0.	
cc1_match	Specified by UP_DOWN_MODE:	
	■ COUNT_UP and COUNT_DOWN: The counter changes to a state in which COUNTER equals CC1.	
	■ COUNT_UPDN1/2: counter changes from a state in which COUNTER equals CC1.	
Underflow (UN)	Counter is decrementing and changes from a state in which COUNTER equals 0. Reload event generate underflow in COUNT_DOWN, COUNT_UPDN1, or COUNT_UPDN2 mode.	
Overflow (OV)	Counter is incrementing and changes from a state in which COUNTER equals PERIOD. Reload event gen- erate overflow in COUNT_UP mode.	
tc	Specified by UP_DOWN_MODE:	
	■ COUNT_UP: tc event is the same as the overflow event.	
	■ COUNT_DOWN: tc event is the same as the underflow event.	
	COUNT_UPDN1: tc event is the same as the underflow event.	
	COUNT_UPDN2: tc event is the same as the logical OR of the overflow and underflow events.	
	Reload will generate underflow/overflow, but not the tc output trigger.	

#### Table 29-30. PWM Mode Trigger Output Description

Table 29-31. PWM Mode PWM Outputs

PWM Outputs	Description	
LINE_OUT	PWM line output.	
LINE_COMPL_OUT	Complementary PWM line output.	

Note that the cc0\_match event generation in COUNT\_UP and COUNT\_DOWN modes are different from the generation in other functional modes or counting modes. This is to ensure that 0 percent and 100 percent duty cycles can be generated.

PWM behavior depends on the PERIOD and CC0 registers. Software can update the PERIOD\_BUFF and CC0\_BUFF registers, without affecting the PWM behavior. The switch/capture event can be used to switch the values of the compare and buffered compare registers. It also switches the values of the period and buffered period registers. This is the main rationale for double buffering these registers. Table 29-32 summarizes the kill mode supported in PWM mode.



### Table 29-32. Kill Modes of PWM

Kill Mode	Settings	Kill-behavior
No-IMM-Async	PWM_IMM_KILL = 0;	PWM output is suppressed:
	PWM_SYNC_KILL = 0;	At next active count clock after kill input is active.
	PWM_STOP_ON_KILL = 0;	PWM output suppress is removed:
	STOP_EDGE = NO_EDGE_DET	<ul> <li>At next active count clock after kill input is inactive</li> </ul>
IMM-Async	PWM_IMM_KILL = 1;	PWM output is suppressed:
	PWM_SYNC_KILL = 0;	Immediately after kill input is active.
	PWM_STOP_ON_KILL = 0;	PWM output suppress is removed:
	STOP_EDGE = NO_EDGE_DET	At next active count clock after kill input is inactive.
No-IMM-Sync	PWM_IMM_KILL = 0;	PWM output is suppressed:
	PWM_SYNC_KILL = 1;	At next active count clock after kill input is active.
	PWM_STOP_ON_KILL = 0;	PWM output suppress is removed:
	STOP_EDGE = RISING	At next tc event after kill input is inactive.
IMM-Sync	PWM_IMM_KILL = 1;	PWM output is suppressed:
	PWM_SYNC_KILL = 1;	Immediately after kill input is active.
	PWM_STOP_ON_KILL = 0;	PWM output suppress is removed:
	STOP_EDGE = RISING	At next tc event after kill input is inactive.
No-IMM-Stop	PWM_IMM_KILL = 0; PWM_SYNC_KILL = Don't care; PWM_STOP_ON_KILL = 1; STOP_EDGE= RISING_EDGE/FALLING_EDGE/ BOTH_EDGES	<ul> <li>PWM output is suppressed:</li> <li>At next active count clock after kill input is active.</li> <li>PWM output suppress is removed:</li> <li>Counter restart after kill input is inactive.</li> </ul>
IMM-Stop	PWM_IMM_KILL = 1; PWM_SYNC_KILL = Don't care; PWM_STOP_ON_KILL = 1; STOP_EDGE= RISING_EDGE/FALLING_EDGE/ BOTH_EDGES	<ul> <li>PWM output is suppressed:</li> <li>Immediately after kill input is active.</li> <li>PWM output suppress is removed:</li> <li>Counter restart after kill input is inactive.</li> </ul>

### 29.3.4.1 PWM Mode Functionalities

Note: One-shot mode and clock prescaling are the same as in timer mode.

### **Up/down Count Modes**

Up/down count modes control the counting direction (increment or decrement) while counter is running.

Figure 29-37 illustrates a PWM in COUNT\_UP mode. The counter is initialized (to 0) and started with a software-based reload event.

Notes:

- When the counter changes from a state in which COUNTER is 4, an overflow and tc event are generated.
- When the counter changes to a state in which COUNTER equals 2, a cc0\_match event is generated.
- PERIOD is 4, resulting in an effective repeating counter pattern of 4+1 = 5 counter clock periods.






Figure 29-37. PWM in Up Counting Mode

Figure 29-38 illustrates a PWM in down counting mode. The counter is initialized (to PERIOD) and started with a software-based reload event.

#### Notes:

- When the counter changes from a state in which COUNTER is 0, an underflow and tc event are generated.
- When the counter changes to a state in which COUNTER is 2, a cc0 match event is generated.
- PERIOD is 4, resulting in an effective repeating counter pattern of 4+1 = 5 counter clock periods.





Figure 29-38. PWM in Down Counting Mode

Figure 29-39 illustrates a PWM in up/down counting mode. The counter is initialized (to 1) and started with a software-based reload event.

Notes:

- When the counter changes from a state in which COUNTER is 4, an overflow is generated.
- When the counter changes from a state in which COUNTER is 0, an underflow and tc event are generated.
- When the counter changes from a state in which COUNTER is 2, a cc0\_match event is generated. Note that the actual counter value COUNTER from before the reload event is not used, instead the counter value before the reload event is considered to be 0.
- PERIOD is 4, resulting in an effective repeating counter pattern of 2 × 4 = 8 counter clock periods.





### Figure 29-39. Up/Down Counting PWM


### **PWM Output Lines**

PWM provides two output lines

- A PWM LINE OUT output signal.
- A complementary PWM LINE\_COMPL\_OUT output signal.

The generation of the PWM output signals is a multi-step process and is illustrated as follows.

Figure 29-40. Line Generation Logic



TR\_PWM\_CTRL is to control the line state change per four internal events.

Dead time insertion is not supported in PWM mode, only the PWM DT mode has this feature.

Kill input will disable both LINE\_OUT and LINE\_COMPL\_OUT. The kill mode is specified by PWM\_IMM\_KILL, PWM\_STOP\_ON\_KILL, and PWM\_SYNC\_KILL.

The polarity of both LINE\_OUT signals can be configured in the CTRL register. The QUAD\_ENCODING\_MODE [0] bit sets the polarity of LINE\_OUT; QUAD\_ENCODING\_MODE [1] bit can be used to set the polarity of LINE\_COMPL\_OUT. The value '1' inverts the corresponding LINE\_OUT signal. Note that the polarity configuration must be done only when the counter is not enabled or running.

### CC0 and PERIOD Auto Reload with Switch Event

Auto CC reload and auto PERIOD reload will provide dynamic PWM duty cycle change and count period length change. The active switch event (capture0) is required for switch activity:

- At TC event, if switch event is active and AUTO\_RELOAD\_CC bit of the CTRL register is set to '1', CC0/1 and CC0/ 1\_BUFF will exchange value.
- At TC event, if switch event is active and AUTO\_RELOAD\_PERIOD bit of CTRL register is set to '1', PERIOD and PERIOD\_BUFF will exchange value.

The following figures illustrate the update of period value in COUNT\_UP mode and COUNT\_DOWN mode resulting in different period times after each switch event.






Figure 29-41. PERIOD/PERIOD\_BUFF Exchange in COUNT\_UP Mode by a Switch Event

A potential problem arises when software updates are not completed before the next tc event with an active pending switch event. For example, if software updates PERIOD\_BUFF before the tc event and CC0\_BUFF after the tc event, switching does not reflect the CC0\_BUFF register update. To prevent this from happening, the switch event should be generated by software through a MMIO register write after both the PERIOD\_BUFF and CC0\_BUFF registers are updated. The switch event is kept pending by the hardware until the next tc event occurs.

### Left/Right/Center Align PWM with CC0/CC0\_BUFF Auto Reload

PWM can generate left-align, right-align. and center-align with the following features supported in PWM mode:

- Up/down count mode must be used to generate different phase aligned PWM.
- Line state is changed per underflow/overflow/cc0\_match/cc1\_match internal event and can be configured in TR\_PWM\_CTRL register.

The required settings for left-aligned, right-aligned, and center-aligned PWM are:

- Left-align:
  - Write the value '0' to UP\_DOWN\_MODE [17:16] field in the CTRL register to set the counter direction to COUNT\_UP mode
  - Write the value '0' (SET) to OVERFLOW\_MODE [3:2] field of the TR\_PWM\_CTRL register to set the LINE\_OUT signal to '1' when the COUNTER reaches PERIOD value.
  - Write the value '1' (CLEAR) to CC0\_MATCH\_MODE [1:0] field in the TR\_PWM\_CTRL register to set the LINE\_OUT signal to '0' when the COUNTER equals CC0 value.



- Right-align:
  - Write the value '1' to UP\_DOWN\_MODE [17:16] field in the CTRL register to set the counter direction to COUNT\_DOWN mode
  - Write the value '0' (SET) to CC0\_MATCH\_MODE [1:0] field in the TR\_PWM\_CTRL register to set the LINE\_OUT signal to '1' when the COUNTER equals CC0 value.
  - Write the value '1' (CLEAR) to UNDERFLOW\_MODE [5:4] field in the TR\_PWM\_CTRL register to set the LINE\_OUT signal to '0' when the COUNTER reaches '0'.
- Center-align:
  - Write the value '2' to UP\_DOWN\_MODE [17:16] field in the CTRL register to set the counter direction to COUNT\_UPDN1 mode
  - Write the value '0' (SET) to OVERFLOW\_MODE [3:2] field in the TR\_PWM\_CTRL register to set the LINE\_OUT signal to '1' when the COUNTER reaches PERIOD value.
  - Write the value '1' (CLEAR) to UNDERFLOW\_MODE [5:4] field in the TR\_PWM\_CTRL register to set the LINE\_OUT signal to '0' when the COUNTER reaches '0'.
  - Write the value '2' (INVERT) to CC0\_MATCH\_MODE [1:0] field in the TR\_PWM\_CTRL register to invert the LINE\_OUT signal when the COUNTER equals CC0 value.

Figure 29-43 illustrates a PWM in COUNT\_UP mode with different CC0 values. The figure also illustrates how a left-aligned and right-aligned PWM can be created using the PWM in COUNT\_UP mode.

Note: CC0 is changed (to CC0\_BUFF, which is not depicted) on a tc event. The switch event is a constant 1.

A special case of 0 or 100 percent duty cycle is realized using the following setting (for example, left-aligned):

- 0 percent  $\rightarrow$  CC0/1 = 0
- 100 percent → CC0/1 > PERIOD (a PERIOD value of 0xFFFF/0xFFFFFFFF is restricted)




Figure 29-43. Left-aligned and Right-aligned PWM in COUNT\_UP Mode

Figure 29-44 illustrates a PWM in COUNT\_DOWN mode with different CC0 values. The figure also illustrates how a right-aligned PWM can be created using the PWM in COUNT\_DOWN mode.

Note: CC0 is changed (to CC0\_BUFF, which is not depicted) on a tc event. The switch event is a constant 1.



A special case of 0 or 100 percent duty cycle is realized using the following setting (for example, right-aligned):

- 0 percent → CC0/1 > PERIOD (a PERIOD value of 0xFFFF/0xFFFFFFFF is restricted)
- 100 percent → CC0/1 = PERIOD




Figure 29-45 illustrates a PWM in COUNT\_UPDN1 with different CC0 values. The figure also illustrates how a center-aligned PWM can be creating using the PWM in COUNT\_UPDN1 mode.

**Note:** The switch event is generated by hardware trigger 1, which is a constant '1' and therefore always active at the TC condition. CC0 is changed (to CC0\_BUFF, which is not depicted) on a tc event.

A special case of 0 or 100 percent duty cycle is realized using the following setting (for example, center-aligned):

- 0 percent  $\rightarrow$  CC0/1 = PERIOD (there is no restriction for PERIOD)
- 100 percent → CC0/1 = 0

cc0\_match will generate at the beginning of the count period when the CC0 switches to 0. In a special case, the cc0\_match generates without COUNTER equals CC0 (CC0 changes to 0 and at the same time COUNTER changes to 1 from 0).






Figure 29-45. Center-aligned PWM in UPDN1 Mode

Figure 29-46 shows another corner case that CC0 equals 0 when reload event comes. The actual counter value before the reload event is not used, instead the counter value before the reload event is considered to be 0. As a result, when the first CC0 value at the reload event is 0, a cc0\_match event is generated.




Figure 29-46. Center-align PWM with CC0 = '0' after Reload

### **Asymmetric PWM**

The PWM mode supports the generation of an asymmetric PWM. For an asymmetric PWM, the "line" pulse is not necessarily centered in the middle of the period. This functionality is realized by having a different CC0 value when counting up and when counting down. The CC0 and CC0\_BUFF values are exchanged on an overflow event. Note that this restricts the asymmetry of the generated "line" pulse.

The COUNT\_UPDN2 mode should use the same period value when counting up and counting down. When PERIOD and PERIOD\_BUFF are switched on a tc event (overflow or underflow event), ensure the following:

Within a PWM period (tc event coincides with an overflow event), the period values are the same (an overflow switch of PERIOD and PERIOD\_BUFF should not change the period value; that is, PERIOD\_BUFF should be PERIOD)



Between PWM periods (tc event coincides with an underflow event), the period value can change (an underflow switch of PERIOD and PERIOD\_BUFF may change the period value; that is, PERIOD\_BUFF may be different from PERIOD).

Figure 29-47 illustrates how the COUNT\_UPDN2 mode is used to generate an asymmetric PWM.

### Notes:

- When up counting and the CC0 value at the underflow event is 0, a cc0\_match event is generated.
- When down counting and the CC0 value at the overflow event is PERIOD, a cc0\_match event is generated.
- A tc event is generated for both an underflow and overflow event. The tc event is used to exchange the CC0 and CC0\_BUFF values.




Figure 29-47. Asymmetric PWM

The previous waveform illustrated functionality when the CC values are neither 0 not PERIOD. Corner case conditions in which the CC values equal 0 or PERIOD are illustrated in the following figures.

Figure 29-48 illustrates how the COUNT\_UPDN2 mode is used to generate an asymmetric PWM.

### Notes:

- When up counting and CC0 value at the underflow event is 0, a cc0\_match event is generated.
- When down counting and CC0 value at the overflow event is PERIOD, a cc0\_match event is generated.
- A tc event is generated for both an underflow and overflow event. The tc event is used to exchange the CC0 and CC0\_BUFF values.
- Software updates CC0\_BUFF and PERIOD\_BUFF in an interrupt handler on the tc event (and overwrites the hardware updated values from the CC0/CC0\_BUFF and PERIOD/PERIOD\_BUFF exchanges).






Figure 29-48. Asymmetric PWM when Compare = 0 or Period

When the counter group includes also compare function 1 with registers CC1 and CC1\_BUFF, which generate cc1\_match event, the compare feature behaves the same as for compare 0 function.

The cc1\_match event can also be used to generate the PWM output signals. Using both cc0\_match and cc1\_match events for PWM output signal generation provides another way to generate an asymmetric PWM as shown in Figure 29-49.





Figure 29-49. Asymmetric PWM with cc0\_match and cc1\_match



Such asymmetric PWM generation is more flexible than using only one compare function in the COUNT\_UPDN2 mode. However, if another (third) compare function is needed, For example, to trigger an ADC, another synchronously running counter should be used.

For Advanced Motor Control, the generation of compare match 0 and compare match 1 events can be enabled or disabled individually for up and down counting (during COUNT\_UPDN1/2 mode). This allows asymmetric PWM generation in COUNT\_UPDN1 mode where one compare match event modifies the PWM output only while counting up and the other compare match event modifies the PWM output only while counting down. This is illustrated in the following figure, which shows one of three center-aligned PWM phases for motor control when the duty cycle value is increased from one period to the next (rising part of sign wave modulated onto the PWM signal).





Instead of an always center-aligned PWM, the phase of the PWM signal can be temporarily shifted to allow a single shunt current measurement (current measurement at two triggers with difference calculation in software) for motor control of a permanent-magnet synchronous motor (PMSM) when the current duty cycle values of the three phases do not allow that (too small window where one PWM channel is active and two others are not). Compared to the asymmetric PWM realized with only one compare function in the COUNT\_UPDN2 mode this solution uses two independent buffered compare values and generates less CPU load (less interrupts needed). This means all updates can be done for example, in the 'ADC done' interrupt service routine calculating the new duty cycle values and introducing a temporary phase shift for single shunt current measurement.

The required settings for typical, asymmetric PWM output modes are:

- Asymmetric with CC0:
  - Write the '3' to the UP\_DOWN\_MODE [17:16] field in the CTRL register to set the counter direction to COUNT\_UPDN2 mode.
  - Write '0' (SET) to the OVERFLOW\_MODE [3:2] field in the TR\_PWM\_CTRL register to set the LINE\_OUT signal to '1' when the COUNTER reaches PERIOD value.
  - Write '1' (CLEAR) to the UNDERFLOW\_MODE [5:4] field in the TR\_PWM\_CTRL register to set the LINE\_OUT signal to '0' when the COUNTER reaches '0'.
  - Write '2' (INVERT) to the CC0\_MATCH\_MODE [1:0] field in the TR\_PWM\_CTRL register to invert the LINE\_OUT signal when the COUNTER equals CC0 value.
- Asymmetric with CC0 and CC1 (only for counter groups with a second compare function):
  - □ Write '0' to the UP\_DOWN\_MODE [17:16] field in the CTRL register to set the counter direction to COUNT\_UP mode.



- Write '0' (SET) to the CC0\_MATCH\_MODE [1:0] field in the TR\_PWM\_CTRL register to set the LINE\_OUT signal to '1' when the COUNTER equals CC0 value.
- Write '1' (CLEAR) to the CC1\_MATCH\_MODE [7:6] field in the TR\_PWM\_CTRL register to set the LINE\_OUT signal to '0' when the COUNTER equals CC1 value.
- Center-align asymmetric with CC0 and CC1 (only for counter groups with a second compare function):
  - Write '2' to the UP\_DOWN\_MODE [17:16] field in the CTRL register to set the counter direction to COUNT\_UPDN1 mode.
  - Write '0' (SET) to the OVERFLOW\_MODE [3:2] field in the TR\_PWM\_CTRL register to set the LINE\_OUT signal to '1' when the COUNTER reaches PERIOD value.
  - Write '1' (CLEAR) to the UNDERFLOW\_MODE [5:4] field in the TR\_PWM\_CTRL register to set the LINE\_OUT signal to '0' when the COUNTER reaches '0'.
  - Write '0' (SET) to the CC0\_MATCH\_MODE [1:0] field in the TR\_PWM\_CTRL register to set the LINE\_OUT signal to '1' when the COUNTER equals CC0 value.
  - Write '1' (CLEAR) to the CC1\_MATCH\_MODE [7:6] field in the TR\_PWM\_CTRL register to set the LINE\_OUT signal to '0' when the COUNTER equals CC1 value.


### Kill Mode

PWM mode has different stop/kill modes. The mode is specified by PWM\_IMM\_KILL, PWM\_STOP\_ON\_KILL, and PWM\_SYNC\_KILL.

- PWM\_IMM\_KILL is '1'. The PWM output signals DT\_LINE\_OUT and DT\_LINE\_COMPL\_OUT are immediately suppressed when a kill event is detected.
- PWM\_IMM\_KILL is '0'. The PWM output signals DT\_LINE\_OUT and DT\_LINE\_COMPL\_OUT are suppressed synchronously with the next count clock after a kill event is detected.

Figure 29-51 and Figure 29-52 illustrate both configurations.











Figure 29-52. Kill Suppresses Line Output by Count Clock (PWM\_IMM\_KILL = 0)

The PWM\_STOP\_ON\_KILL and PWM\_SYNC\_KILL modes specifies the functionality of kill input. The following three modes are supported:


- PWM\_STOP\_ON\_KILL is '1' (PWM\_SYNC\_KILL is don't care). This mode stops the counter on a stop/kill event.
- PWM\_STOP\_ON\_KILL is '0' and PWM\_SYNC\_KILL is '0'. This mode keeps the counter running, but suppresses the PWM output signals synchronously with the next count clock (active count prescaled clk\_counter) and continues to do so for the duration of the stop/kill event.
- PWM\_STOP\_ON\_KILL is '0' and PWM\_SYNC\_KILL is '1'. This mode keeps the counter running, but suppresses the PWM output signals synchronously with the next count clock (active count prescaled clk\_counter) and continues to do so until the next tc event without a stop/kill event.

Figure 29-53, Figure 29-54, and Figure 29-55 illustrate these three modes.

Figure 29-53. PWM Stop on Kill







### Figure 29-54. PWM Async Kill

Different from asynchronous kill, synchronous kill will stop disable line output at TC event immediately after kill.

For counter groups that support Capture1 event, a second kill input function is available, similar to a stop event. Both events are OR combined and share the same kill mode settings.



## 29.3.4.2 Configuring Counter for PWM Mode

The steps to configure the counter for the PWM mode of operation and the affected register bits are as follows.

- 1. Disable the counter by writing '0' to the ENABLE bit of the CTRL register.
- 2. Select PWM mode by writing '100' to the MODE[26:24] field of the CTRL register.
- 3. Set clock prescaling by writing to the DT\_LINE\_OUT\_L[7:0] field of the DT register.
- 4. Set the required 16-bit/32-bit period in the PERIOD register and the buffer period value in the PERIOD\_BUFF register to switch values, if required.
- 5. Set the 16-bit/32-bit compare value in the CC0/1 register and buffer compare value in the CC0/1\_BUFF register to switch values, if required.
- Set the direction of counting by writing to the UP\_DOWN\_MODE[17:16] field of the CTRL register to configure left-aligned, right-aligned, or center-aligned PWM.
- 7. Set the PWM\_IMM\_KILL, PWM\_STOP\_ON\_KILL, and PWM\_SYNC\_KILL fields of the CTRL register as required.
- 8. Set the TR\_IN\_SEL0 or TR\_IN\_SEL1 register to select the trigger that causes the event (Reload, Start, Stop, Capture0/1, and Count).
- Set the TR\_IN\_EDGE\_SEL register to select the edge of the trigger that causes the event (Reload, Start, Stop, Capture0/ 1, and Count).
- 10. LINE\_OUT and LINE\_COMPL\_OUT can be controlled by the TR\_PWM\_CTRL register to set, reset, or invert upon cc0\_match, cc1\_match, overflow, and underflow conditions.
- 11. If required, set the interrupt upon TC or CC0/1 condition.
- 12. Enable the counter by writing '1' to ENABLED bit of the CTRL register. A reload trigger must be provided through firmware (RELOAD bit in the TR\_CMD register) to start the counter if the hardware reload signal is not enabled.

## 29.3.5 Pulse Width Modulation with Dead Time Mode

The PWM-DT functionality is the same as PWM functionality, except for the following differences:

- PWM\_DT supports dead time insertion; PWM does not support dead time insertion.
- PWM\_DT does not support clock prescaling; PWM supports clock prescaling.




Figure 29-56. PWM with Dead Time Functionality

Dead time insertion is a step that operates on a preliminary PWM output signal line, as illustrated in Figure 29-40.

The dead time insertion for two PWM complementary output lines ranges from 0 to 255 (8 bit) or from 0 to 65535 (16 bit, only for counter groups supporting Advanced Motor Control) counter clock cycles. The setup can be done in DT\_LINE\_OUT\_L [7:0] field (low byte) and in DT\_LINE\_OUT\_L [15:8] field in the DT register. For the Advanced Motor Control counter, DT\_LINE\_OUT[15:0] is for LINE\_OUT, DT\_LINE\_COMPL\_OUT[15:0] is for LINE\_OUT.

Figure 29-57 illustrates dead time insertion for different dead times and different output signal polarity settings.






Figure 29-58 illustrates how the polarity settings and stop/kill functionality combined control the PWM output signals LINE\_OUT and LINE\_COMPL\_OUT.




Figure 29-58. Dead Time and Kill



## 29.3.5.1 Configuring Counter for PWM with Dead Time Mode

The steps to configure the counter for PWM with Dead Time mode of operation and the affected register bits are as follows:

- 1. Disable the counter by writing '0' to the ENABLE bit of the CTRL register.
- 2. Select PWM with Dead Time mode by writing '101' to the MODE[26:24] field of the CTRL register.
- 3. Set the required dead time by writing to the DT\_LINE\_OUT\_L [7:0] and DT\_LINE\_OUT\_H [15:8] fields of the DT register.
- 4. Set the required 16-bit/32-bit period in the PERIOD register and the buffer period value in the PERIOD\_BUFF register to switch values, if required.
- 5. Set the 16-bit/32-bit compare value in the CC0/1 register and buffer compare value in the CC0/1\_BUFF register to switch values, if required.
- Set the direction of counting by writing to the UP\_DOWN\_MODE[17:16] field of the CTRL register to configure left-aligned, right-aligned, or center-aligned PWM.
- 7. Set the PWM\_IMM\_KILL, PWM\_STOP\_ON\_KILL, and PWM\_SYNC\_KILL fields of the CTRL register as required.
- 8. Set the TR\_IN\_SEL0 or TR\_IN\_SEL1 register to select the trigger that causes the event (Reload, Start, Stop, Capture0/1, and Count).
- Set the TR\_IN\_EDGE\_SEL register to select the edge of the trigger that causes the event (Reload, Start, Stop, Capture0/ 1, and Count).
- 10. LINE\_OUT and LINE\_COMPL\_OUT can be controlled by the TR\_PWM\_CTRL register to set, reset, or invert upon cc0\_match, cc1\_match, overflow, and underflow conditions.
- 11. If required, set the interrupt upon TC or CC0/1 condition.
- 12. Enable the counter by writing '1' to ENABLED bit of the CTRL register. A reload trigger must be provided through firmware (RELOAD bit in the TR\_CMD register) to start the counter if the hardware reload signal is not enabled.

## 29.3.6 Pulse Width Modulation Pseudo-Random Mode (PWM PR)

The PWM PR functionality changes the counter value using the linear feedback shift register (LFSR). This results in a pseudo random number sequence. A signal similar to a PWM signal is created by comparing the counter value COUNTER with the CC0/1 register. The generated signal has different frequency/noise characteristics than a regular PWM signal.

Generated Events	Usage	
Reload	Same behavior as start event.	
Reioau	Can only be used when the counter is not running.	
Start	Starts the counter. The counter is not initialized by hardware. The current counter value is used. Behavior is independent of UP_DOWN_MODE.	
	Can only be used when the counter is not running.	
stop/kill	Stops the counter. Different stop/kill modes exist.	
count	Not used.	
	This event acts as a switch event. When this event is active, the CC0/CC0_BUFF, CC1/CC1_BUFF, and PERIOD/PERIOD_BUFF registers are exchanged on a tc event (when specified by AUTO_RELOAD_CC0/1 and AUTO_RELOAD_PERIOD bits in the CTRL register).	
Capture0	A switch event requires rising, falling, or rising/falling edge event detection mode. Pass-through mode is not supported, unless the selected event is a constant '0' or '1'.	
	When a switch event is detected and the counter is running, the event is kept pending until the next tc event. When a switch event is detected and the counter is not running, the event is cleared by hardware.	
Capture1	This event acts as a second stop/kill event. It has the same function as the stop0/kill0 event. Both events are OR combined.	

Table 29-33.	Input Events of	of PWM PR

Note: Event detection is on the peripheral clock CLK\_PERI.



### Table 29-34. Basic Features of PWM\_PR

Supported Features	Description	
Clock prescaling	Prescales the clk_counter.	
One shot	Counter is stopped by hardware, after a single period of the counter (counter value equals period value PERIOD).	
Auto reload CC	CC0/1 and CC0/1_BUFF are exchanged on a switch event AND tc event (when specified by AUTO_RELOAD_CC bit in CTRL register).	
Auto reload PERIOD	PERIOD and PERIOD_BUFF are exchanged on a switch event and tc event (when specified by AUTO_RELOAD_PERIOD bit in CTRL register).	
Kill modes	Specified by PWM_SYNC_KILL, PWM_STOP_ON_KILL, and PWM_IMM_KILL.	

**Note:** The count event is not used. As a result, the PWM\_PR functionality operates on the prescaled counter clock (clk\_counter), rather than on an active count prescaled counter clock.


### Table 29-35. Trigger Outputs of PWM\_PR

Trigger Output	Description	
cc0_match (CC)	Counter changes from a state in which COUNTER equals CC0.	
cc1_match (CC)	Counter changes from a state in which COUNTER equals CC1.	
Underflow (UN)	Not used.	
Overflow (OV)	Not used.	
TC	Counter changes from a state in which COUNTER equals PERIOD.	

### Table 29-36. PWM\_PR PWM Outputs

PWM Outputs	Description	
LINE_OUT	PWM line output.	
LINE_COMPL_OUT	Complementary PWM line output.	

### Figure 29-59. PWM\_PR Functionality



The PWM\_PR functionality is described as follows:

- The counter value COUNTER is initialized by software (to a value different from 0).
- Programmable LFSR length



The COUNTER is changed based on an LFSR polynomial (http://en.wikipedia.org/wiki/Linear\_feedback\_shift\_register) specified by taps in the PERIOD\_BUFF (overloaded) register. Different period lengths are possible by different programmed polynomials.

Examples:

Maximum length 16-bit LFSR: x^16 + x^14 + x^13 + x^11 + 1

With counter groups including 16-bit counters:

□ temp = COUNTER[5] ^ COUNTER[3] ^ COUNTER[2] ^ COUNTER[0];

□ COUNTER = (temp << 15) | (COUNTER >> 1)

Maximum length 8-bit LFSR:  $x^8 + x^6 + x^5 + x^4 + 1$ 

With counter groups including 16-bit counters, realized in 8 MSBs of 16-bit LFSR:

- □ temp = COUNTER[12] ^ COUNTER[11] ^ COUNTER[10] ^ COUNTER[8];
- □ COUNTER = (temp << 15) | (COUNTER >> 1)
- Maximum length 32bit LFSR: x^32 + x^30 + x^26 + x^25 + 1

With counter groups including 32-bit counters:

- □ temp = COUNTER[7] ^ COUNTER[6] ^ COUNTER[2] ^ COUNTER[0];
- □ COUNTER = (temp << 31) | (COUNTER >> 1)

This will result in a pseudo random number sequence for COUNTER. For example, when COUNTER is initialized to 0xace1 and a 16-bit LFSR with taps 16, 14, 13, and 11 is used, the number sequence is: 0xace1, 0x5670, 0xab38, 0x559c, 0x2ace, 0x1567, 0x8ab3, ..., 0x59c3. This sequence will repeat after 65535 counter clock cycles.

The following tables show examples for maximum length LFSRs (from

http://courses.cse.tamu.edu/csce680/walker/lfsr\_table.pdf) and their equivalent bit positions in the MSBs of the 16-bit COUNTER register (for GRP\_CNT\_WIDTH = 16). This allows possible pseudo random sequences with a period of 2^n-1 with n in [2, 16]. The right column shows example values for the PERIOD register to generate a tc event when starting with an initialized COUNTER value of 0xace1 (taking the "unused" LSBs into account, which result from right-shifting of the "used" MSBs).

n	n-bit LFSR Taps	Equivalent Bit Positions in 16- bit COUNTER Register	TAP Value to be programmed to PERIOD_BUFF Register	Period of Sequence	Example for PERIOD Register
4	4,3	12,13	0x3000	15	0x591e
5	5,3	11,13	0x2800	31	0x5d8f
6	6,5	10,11	0x0c00	63	0x59bb
7	7,6	9,10	0x0600	127	0x5b24
8	8,6,5,4	8,10,11,12	0x1d00	255	0x5997
9	9,5	7,11	0x0880	511	0x593f
10	10,7	6,9	0x0240	1023	0x59eb
11	11,9	5,7	0x00a0	2047	0x59dc
12	12,11,8,6	4,5,8,10	0x0530	4095	0x59cb
13	13,12,10,9	3,4,6,7	0x00d8	8191	0x59ca
14	14,14,11,9	2,3,5,7	0x00ac	16383	0x59c2
15	15,14	1,2	0x0006	32767	0x59c3
16	16,14,13,11	0,2,3,5	0x002d	65535	0x59c3

Table 29-37. Polynomial of Maximum Length LFSR



The programmable taps allow LFSRs other than maximum cycle LFSRs in Table 29-37, which can result in periods other than 2^n-1. The following table shows some examples.

n-bit LFSR Taps	Bit Positions in 16-bit Counter Register	Period of Sequence	n-bit LFSR Taps	Bit Positions in 16-bit Counter Register	Period of Sequence
16,15	0,1	255	16,15,11	0,1,5	4340
16,14	0,2	126	16,15,10	0,1,6	24573
16,13	0,3	8191	16,15,9	0,1,7	32766
16,12	0,4	60	16,15,8	0,1,8	4681
16,11	0,5	16383	16,15,7	0,1,9	504
16,10	0,6	434	16,15,6	0,1,10	10235
16,9	0,7	63457	16,15,5	0,1,11	3906
16,8	0,8	24	16,15,4	0,1,12	7161
16,15,14	0,1,2	32767	16,15,3	0,1,13	3276
16,15,13	0,1,3	11811	16,15,2	0,1,14	32767
16,15,12	0,1,4	63	16,15,1	0,1,15	30

Table 29-38. Polynomial of Non-maximum Length LFSR

However, it is not recommended to use such non-maximum cycle LFSRs to generate a pseudo-random PWM signal, even if they result in the same cycle length as shorter maximum cycle LFSRs (for example, 255 cycles for taps 16,15). This because the values occurring in such sequences are not equally distributed over the possible value space, which results in much bigger errors compared with the desired PWM duty cycle accumulated over a full pseudo random number sequence. For example, the 8-bit LFSR with taps 8,6,5,4 (realized in 8 MSBs of 16-bit LFSR) and the 16-bit LFSR with the taps 16,15 result both in a period of 255 cycles, but a CC0 value of 0x4000 (for a desired 50 percent "accumulated duty cycle") results in an accumulated duty cycle of:

49.8% for the 8-bit LFSR with taps 8,6,5,4 (realized in 8 MSBs of 16-bit LFSR).

- □ 0.39% error
- 46.7% for the 16-bit LFSR with the taps 16,15
- □ 6.66% error
- Asymmetric with CC0
  - Write '3' to the UP\_DOWN\_MODE [17:16] field in the CTRL register to set the counter direction to COUNT\_UPDN2 mode.
- When COUNTER equals CC0 (CC1), a cc0\_match (cc1\_match) event is generated.
- When COUNTER equals PERIOD, a tc event is generated. Note that the LFSR produces a deterministic number sequence (given a specific counter initialization value). Therefore, it is possible to calculate the COUNTER value after a certain number of LFSR iterations n. This calculated COUNTER value can be used as PERIOD value, and the tc event will be generated after precisely n counter clocks.
- On a tc event, the CC0/CC0\_BUFF and CC1/CC1\_BUFF can be conditionally exchanged under control of the capture0/ switch event and the AUT0\_RELOAD\_CC0 field of the CTRL register (see 29.3.4.1 PWM Mode Functionalities).

**Note:** To generate a tc event, PERIOD must be set to a value which the LFSR (register COUNTER) reaches. When realizing a shorter maximum length LFSR (n < GRP\_CNT\_WIDTH) within the n MSBs of a GRP\_CNT\_WIDTH wide LFSR, the "unused" LSBs need to be set to a value which results from right-shifting of the "used" MSBs.

- The output line reflects: COUNTER[14:0] < CC0[15:0]. Note that only the lower 15 bits of COUNTER are used. As a result, for CC0 greater or equal to 0x8000, "line" is always 1. The line polarity can be inverted (as specified by QUAD\_ENCODING\_MODE[0] of the CTRL register). For counter groups including 32-bit counters the output line reflects: COUNTER[30:0] < CC0[31:0].</p>
- During PWM\_PR operation:
  - □ When COUNTER equals CC0 (CC01), a cc0\_match (cc1\_match) event is generated.
  - □ When COUNTER equals PERIOD, a tc event is generated.



- On a tc event, the CC0/CC0\_BUFF, CC1/CC1\_BUFF and PERIOD/PERIOD\_BUFF can be conditionally ex-changed under control of the capture/switch event and the AUTO\_RELOAD\_CC bit and AUTO\_RELOAD\_PERIOD bit in the CTRL register (see 29.3.4.1 PWM Mode Functionalities).
- The output line reflects: COUNTER[14:0] < CC0[15:0]. Note that only the lower 15 bits of COUNTER are used for comparison, while the COUNTER itself can run up to 16- or 32-bit values. As a result, for CC greater or equal to 0x8000, "line" is always 1. The line polarity can be inverted (as specified by QUAD\_ENCODING\_MODE[0] of the CTRL register). For counter groups including 32-bit counters the output line reflects: COUNTER[30:0] < CC0[31:0].</p>

As mentioned, different stop/kill modes exist. The mode is specified by PWM\_STOP\_ON\_KILL (PWM\_SYNC\_KILL should be '0' - asynchronous kill mode). The memory map describes the modes and the desired settings for the stop/kill event. The following two modes are supported:


- PWM\_STOP\_ON\_KILL is '1'. This mode stops the counter on a stop/kill event.
- PWM\_STOP\_ON\_KILL is '0'. This mode keeps the counter running, but suppresses the PWM output signals immediately and continues to do so for the duration of the stop/kill event.

Note that the LFSR produces a deterministic number sequence (given a specific counter initialization value). Therefore, it is possible to calculate the COUNTER value after a certain number of LFSR iterations, n. This calculated COUNTER value can be used as PERIOD value, and the tc event will be generated after precisely n counter clocks.

Figure 29-60 illustrates PWM\_PR functionality.

### Notes:

- The shaded areas represent the counter region in which the line value is '1', for a CC0 value of 0x4000. There are two areas, because only the lower 15 bits of the counter value are used.
- When CC0 is set to 0x4000, roughly one-half of the counter clocks will result in a line value of '1' or in other words a 50 percent PWM duty cycle accumulated over a full pseudo random number sequence.
- When a shorter LFSR is realized using programmable taps (for example, an 8-bit LFSR is realized in 8 MSBs of the 16-bit COUNTER register) the compare is still done on the whole 16-bit COUNTER register. That means a CC0 set to 0x4000 still results into roughly half of the counter clocks with a "line" value of '1'.



### Figure 29-60. PWM PR Output



## 29.3.6.1 Configuring Counter for Pseudo-Random PWM Mode


The steps to configure the counter for pseudo-random PWM mode of operation and the affected register bits are as follows.

- 1. Disable the counter by writing '0' to the ENABLE bit of the CTRL register.
- 2. Select pseudo-random PWM mode by writing '110' to the MODE[26:24] field of the CTRL register.
- 3. Set the PERIOD register for tc event generation and the LFSR length (16-bit or 32-bit) in the PERIOD\_BUFF register to define the LFSR polynomial.
- 4. Set the 16-bit compare value in the CC0/1 register and the buffer compare value in the CC0/1\_BUFF register to switch values.
- 5. Set the PWM\_IMM\_KILL, PWM\_STOP\_ON\_KILL, and PWM\_SYNC\_KILL fields of the CTRL register as required.
- 6. Set the TR\_IN\_SEL0 or TR\_IN\_SEL1 register to select the trigger that causes the event (Reload, Start, Stop, Capture0/1, and Count).
- Set the TR\_IN\_EDGE\_SEL register to select the edge of the trigger that causes the event (Reload, Start, Stop, Capture0/ 1, and Count).
- 8. LINE\_OUT and LINE\_COMPL\_OUT can be controlled by the TR\_PWM\_CTRL register to set, reset, or invert upon cc0\_match, cc1\_match, overflow, and underflow conditions.
- 9. If required, set the interrupt upon TC or CC0/1 condition.
- 10. Enable the counter by writing '1' to the ENABLED bit of the CTRL register. A reload trigger must be provided through firmware (RELOAD bit in the TR\_CMD register) to start the counter if the hardware reload signal is not enabled.

## 29.3.7 Shift Register (SR)

Shift Register functionality shifts the counter value in the right direction. The capture0 input is used to generate the MSB of the next counter value. The line output signal is driven from a programmable tab of the shift register (COUNTER).

This implements a signal delay function from the capture0 input to the line output, which can be used for functions such as detecting frequency shift keying (FSK) signals. It further allows parallel-in to serial-out data conversion (by shifting-out a preloaded counter value) as well as serial-in to parallel-out data conversion including compare match functionality (another synchronous TCPWM counter in timer mode to be used as time base for software).



### Figure 29-61. SR Function Diagram



## 29.3.7.1 SR Mode Functionality Overview

Table 29-39.	Input Events of SR
10010 20 00.	

External Events	Usage	
	Sets the counter value to '0' and starts the counter shift operation.	
Reload	Can only be used when the counter is not running.	
Start	Starts the counter shift operation. The counter is not initialized by hardware. The current counter value is used.	
	Can only be used when the counter is not running.	
Stop	Stops the counter.	
Count/Shift	Shifts the counter in the right direction.	
Capture0/serial-in	This event input is used as serial input to the MSB of the counter.	
Capture1	Stops the counter.	

**Note:** Event detection is on the peripheral clock, CLK\_PERI.

Count event works to generate active count prescaled counter clock same as other function modes. This is how the shift works. Shifting the counter value is controlled by the count event and the counter clock, clk\_counter. A constant '1' as well as synchronized input trigger edges can be used as count events.

### Table 29-40. Basic Features of SR

Supported Features	Description
Clock prescaling	Prescales the clk_counter.
Auto reload CC	CC0 (CC1) and CC0_BUFF (CC1_BUFF) are exchanged on a cc0_match (cc1_match) event (when specified by AUT0_RELOAD_CC0/1 bit in CTRL register).

### Table 29-41. Internal Events of SR

Internal Events	Description	
cc0_match	unter changes to a state in which COUNTER equals CC0.	
cc1_match	unter changes to a state in which COUNTER equals CC1.	
Underflow	ot used.	
Overflow	Not used.	
TC	Not used.	

### Table 29-42. Line Output of SR

Supported Features	Description	
LINE_OUT	PWM line output. In Shift Register mode it is generated from an XOR combination of all enabled counter taps (bit position) defined by PERIOD_BUFF. For a shift register function only one tap should be used; that is, a one-hot value must be written to PERIOD_BUFF. If multiple bits in PERIOD_BUFF are set then the taps are XOR combined.	
LINE_COMPL_OUT	Complementary PWM line output.	



## 29.3.7.2 Features of SR Mode

### **Clock Prescaling**

Same function as in TIMER mode

### **One Shot Mode**

One-shot mode is not supported

### Input Event

- A hardware- or software-generated reload event sets the counter value COUNTER to 0. Alternatively, the counter value COUNTER is initialized by software.
- A reload or start event starts the Shift Register operation.
- A stop event will stop the Shift Register operation, with no shifting even if the count event is active.
- COUNTER shift in the right direction at active count counter clock.
- Capture0 event is the serial input of MSB of COUNTER.

### **COUNTER Shift**

The counter value COUNTER is shifted in the right direction and shifts - in the serial input (capture0 event).

- 16-bit counter groups:
  - □ COUNTER = (serial-in << 15) | (COUNTER >> 1)
- 32-bit counter groups
  - $\Box$  COUNTER = (serial-in << 31) | (COUNTER >> 1)


This means that depending on counter bit length the COUNTER value is right-shifted by 1 and the capture event value is set in the MSB position.

### LINE\_OUT Output

The output line is generated from a programmable COUNTER tap to generate a shifted version of the serial input (capture0 event). For a shift register function, only one tap should be selected via PERIOD\_BUFF register; that is, a one-hot value must be written into PERIOD\_BUFF. For a delay of n cycles (from capture0 event to line output), the PERIOD\_BUFF bit should be set to '1', and other bits should be set to '0'. If multiple bits are set in PERIOD\_BUFF then the selected taps are XOR combined.

Figure 29-62 illustrates the Shift Register functionality.


```
Figure 29-62. SR Shift with PERIOD_BUFF = 0x0001
```



### CC0 and CC0\_BUFF Auto Reload

On a cc0\_match (cc1\_match) event, the CC0/CC0\_BUFF (CC1/CC1\_BUFF) can be conditionally exchanged under control of the AUTO\_RELOAD\_CC0 field in the CTRL register, no switch event is required. Figure 29-63 illustrates the behavior of CC0 and CC0\_BUFF auto reload.





### Figure 29-63. SR Shift when PERIOD BUFF = 0x4000

## 29.4 Design Configuration Parameters

The TCPWM block provides different types of counter groups that include design time configurable parameters. The following parameters are supported:

- Number of TCPWM counter groups
- Number of counters
- Counter width in number of bits (16-bit and 32-bit counters)
- Second capture/compare unit
- Advanced Motor Control features
  - Dead time can be 16 bits
  - □ LINE\_OUT and LINE\_COMPL\_OUT have different dead time
  - □ cc0\_match and cc1\_match generation can be enabled/disabled individually for up and down counting in PWM/PWMDT UPDN1/2 mode
  - Select function for PWM output signals (LINE\_OUT and LINE\_COMPL\_OUT) to drive '0', '1', PWM, inverted PWM, or 'Z' (high impedance) including buffer register and synchronous update across counters via switch event
- Number of input triggers per counter only routed to one counter (one-to-one input triggers)
- Number of input triggers routed to all counters (general-purpose input triggers)



## 29.5 Recovery

TCPWM can be recovered with any Active reset event, such as:

- Power-on reset (POR)
- External reset (XRES\_L)
- Watchdog timer reset (MCWDT and WDT)
- Brownout detection reset
- Over-voltage and over-current detection reset

There is no unexpected state in which the TCPWM can enter.

## 29.6 Initialize

The initial state of TCPWM pins is Hi-Z. Some registers are reset on an Active reset; some of the MMIO registers are retained in DeepSleep. None of the registers are retained through Hibernate or other low-power modes. An Active reset will reset the pin state back to Hi-Z.

## 29.7 Pin Status

When TCPWM is unused, the status for TCPWM pins will be Hi-Z. To disable TCPWM, make sure the ENABLED and PWM\_DISABLE\_MODE bits in the CTRL register are set to '0'.



## 29.8 TCPWM Registers

### Table 29-43. List of TCPWM Registers

Register	Name	Description
TCPWM0_GRPx_CNTy_CTRL	Counter control register	Selects the counter mode and debug mode, and enables the counter
TCPWM0_GRPx_CNTy_STATUS	Counter status register	Reads the direction of counting and dead time duration, and indicates the actual level of trigger input and trigger outputs signals; checks if the counter is running
TCPWM0_GRPx_CNTy_COUNTER	Counter count register	Contains the 16- or 32-bit counter value
TCPWM0_GRPx_CNTy_CC0	Counter compare/capture 0 register	Captures the counter value 0 or compares the value with counter value 0
TCPWM0_GRPx_CNTy_CC0_BUFF	Counter buffered compare/capture 0 register	Buffer register for counter CC0 register
TCPWM0_GRPx_CNTy_CC1	Counter compare/capture 1 register	Captures the counter value 1 or compares the value with counter value 1
TCPWM0_GRPx_CNTy_CC1_BUFF	Counter buffered compare/capture 1 register	Buffer register for counter CC1 register
TCPWM0_GRPx_CNTy_PERIOD	Counter period register	Contains upper value of the counter
TCPWM0_GRPx_CNTy_PERIOD_BUFF	Counter buffered period register	Buffer register for counter period register
TCPWM0_GRPx_CNTy_DT	Counter PWM dead time register	Configuration of PWM dead time affecting LINE_OUT and LINE_COMPL_OUT signals
TCPWM0_GRPx_CNTy_TR_CMD	Counter trigger command register	Enables software-controlled operation for this counter. It includes the software trigger for CAPTURE0, CAPTURE1, RELOAD, START, and STOP
TCPWM0_GRPx_CNTy_TR_IN_SEL0	Counter input trigger selection register 0	Selects triggers for specific counter events: CAPTURE0, COUNT, RELOAD, or STOP event
TCPWM0_GRPx_CNTy_TR_IN_SEL1	Counter input trigger selection register 1	Selects triggers for specific counter events: CAPTURE1 or START event
TCPWM0_GRPx_CNTy_TR_IN_EDGE_SEL	Counter input trigger edge selection register	Determines edge detection for specific counter triggers. Events will only take effect on enabled counters
TCPWM0_GRPx_CNTy_TR_PWM_CTRL	Counter trigger PWM control register	Controls counter LINE_OUT, DT_LINE_OUT, and DT_LINE_COMPL_OUT output signals
TCPWM0_GRPx_CNTy_TR_OUT_SEL	Counter output trigger selection register	Selects internal events for output trigger generation
TCPWM0_GRPx_CNTy_INTR	Interrupt request register	Sets the register bit when TC or CC0/1 condition is detected
TCPWM0_GRPx_CNTy_INTR_SET	Interrupt set request register	Sets the corresponding bits in interrupt request register
TCPWM0_GRPx_CNTy_INTR_MASK	Interrupt mask register	Mask for interrupt request register
TCPWM0_GRPx_CNTy_INTR_MASKED	Interrupt masked request register	Bitwise AND of interrupt request and mask registers

Note: In TCPWM0\_GRPx\_CNTy, 'x' signifies the group number and 'y' is the counter in the respective TCWPM group.

Note that overwriting the same value on each register has different effects and they are explained in the register map by the software access attributes. TCPWM registers have the following access restrictions:

- All status registers are not software-writable.
- TR\_CMD is set in software and cleared in hardware.
- INTR is cleared in software and set in hardware (by writing '1' to INTR\_SET).
- Read INTR\_SET will return the value of INTR.
- Other registers are normal and can be overwritten with the same value.

# 30. Universal Serial Bus (USB) Host



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The USB subsystem in PSoC 6 MCUs can be configured to function as a USB host. The USB host in the PSoC 6 MCU supports both full-speed (12 Mbps) and low-speed (1.5 Mbps) devices and is designed to be complaint with the USB Specification Revision 2.0. This chapter details the PSoC 6 MCU USB and its operations. For details about the USB specification, refer to the USB Implementers Forum website.


## 30.1 Features

The USB host in the PSoC 6 MCU has the following features:

- Automatic detection of device connection or disconnection
- Automatic detection of full-speed or low-speed transfer
- Supports USB bus reset function
- Supports IN, OUT, SETUP. and SOF tokens
- Supports Bulk, Control, Interrupt, and Isochronous transfer
- Automatic detection of handshake packet for OUT token and automatic sending of handshake packet for IN token (excluding STALL)
- Supports a maximum packet length of up to 256 bytes
- Supports action against errors (CRC error, toggle error, and timeout)



## 30.2 Architecture



### Figure 30-1. USB Host Block Diagram

## 30.2.1 USB Physical Layer (USB PHY)

The USB includes the transmitter and receiver (transceiver), which corresponds to the USB PHY. This module allows physical layer communication with the USB device through the D+, D-, and VDDUSB pins. It handles differential mode communication with the device. The USB PHY also includes pull-down resistors on the D+ and D- lines. Differential signaling is used between the USB host and the device. The host controller unit receives the differential signal from the device and converts it to a single-ended signal. While transmitting, the host controller unit converts the single-ended signal to the differential signal, and transmits it to the device. The differential signal is at a nominal voltage range of 0 V to 3.3 V.

## 30.2.2 Clock Control Block

This block controls the gated clocks – system clock and USB clock. The USB host requires a clock frequency of 48 MHz. USB host compliance requires a clock source with an accuracy of  $\pm 0.25$  percent. One way of doing this is to use Clk\_HF[3] sourced from an highly accurate ECO. The PLL can be used to generate the required 48-MHz clock from the ECO. Refer to the Clocking System chapter on page 240 for details on generation of clock required for USB operation.

## 30.2.3 Interrupt Control Block

This block controls the interrupts associated with USB host operations. The USB host block has three general-purpose interrupt signals: USBHOST\_INTR\_USBHOST\_LO, USBHOST\_INTR\_USBHOST\_MED, and USBHOST\_INTR\_USBHOST\_HI. There are 11 interrupt trigger events associated with USB host operation that can

be mapped to any of the three interrupt lines. Each of these three interrupt lines has a status register to identify the interrupt source. These are the USBHOST\_INTR\_USBHOST\_CAUSE\_LO, USBHOST\_INTR\_USBHOST\_CAUSE\_MED, and USBHOST\_INTR\_USBHOST\_CAUSE\_HI, USBHOST\_INTR\_USBHOST\_EP\_CAUSE\_LO, USBHOST\_INTR\_USBHOST\_EP\_CAUSE\_LO, USBHOST\_INTR\_USBHOST\_EP\_CAUSE\_MED and USBHOST\_INTR\_USBHOST\_EP\_CAUSE\_HI registers.

## 30.2.4 Endpoint n (n=1, 2)

The USB host has two endpoints. The maximum buffer size of endpoint 1 is 256 bytes and that of endpoint 2 is 64 bytes. The endpoint buffers are used to send and receive data. If endpoint 1 is used as the transmitter, endpoint 2 must be used as the receiver and vice-versa. The DIR bit of the USBHOST\_HOST\_EPn\_CTL (n=1, 2) register is used to configure the endpoint as an IN buffer (DIR=0) or OUT buffer (DIR=1).

## 30.2.5 DMA Request (DREQ) Control

The USB host supports data transfer using DMA. DMA is enabled configuring the USBoperation by HOST HOST DMA ENBL register. There are two DMA transfer modes: Automatic data transfer mode and packet DMAE bit of the transfer mode. The USB-HOST\_HOST\_EPn\_CTL (n=1, 2) register is used to set the mode of DMA transfer. The Host Endpoint Block register (USBHOST HOST EPn BLK; n=1, 2) sets the total number of bytes for DMA transfer.



## 30.3 USB Host Operations

To operate the USB as a host, the following settings are required:


- Enable the pull-down resistors on both D+ and D- pins. To enable the pull-down resistors, set the DP\_DOWN\_EN bit and DM\_DOWN\_EN bit of the power control register (USBLPM\_POWER\_CTL) to '1'.
- Set both the HOST and ENABLE bits of the Host Control 0 register (USBHOST\_HOST\_CTL0) to '1'.
- Set the USTP bit of the Host Control 1 register (USBHOST\_HOST\_CTL1) to '0'.
- Supply the operating clock for USB (48 MHz ± 0.25%). In the PSoC 6 MCU, CLK\_HF3 is the clock source. The required USB clock can be generated using one of the following clocking schemes:
  - □ IMO (trimmed with USB) -> PLL -> CLK\_HF3
  - □ ECO (with the required accuracy) -> PLL -> CLK HF3
  - □ Use external clock (EXTCLK) with the required accuracy.

## 30.3.1 Detecting Device Connection

When an external USB device is not connected, both the D+ and D– pins are set to logic LOW by the pull-down resistors. In the unconnected state, CSTAT bit of the USBHOST\_HOST\_STATUS register is '0' and the TMODE bit is undefined. If an external USB device is connected, then the CSTAT bit is set to '1'.

When a device is detected, the CNNIRQ bit of the Interrupt USB host (USBHOST\_INTR\_USBHOST) register is set to '1'. A device can be detected either by the method of interrupt or by polling. If '1' is set to the CNNIRQM bit of the Interrupt USB host (USBHOST\_INTR\_USBHOST\_MASK) register, a device connection interrupt occurs. To clear this interrupt, write '1' to the CNNIRQ bit of USBHOST\_INTR\_USBHOST register. When detecting a device connection by polling, set the CNNIRQM bit of the USBHOST\_INTR\_USBHOST\_MASK register to '0' and check when the CNNIRQ bit of USBHOST\_INTR\_USBHOST\_MASK register to '0' and check when the CNNIRQ bit of USBHOST\_INTR\_USBHOST changes to '1'.

Figure 30-2. Device Connection



# 30.3.2 Obtaining Transfer Speed of the USB Device

To obtain the possible transfer speed of the remote USB device after detecting a connection, check the value of the TMODE bit of the USBHOST\_HOST\_STATUS register. The following shows the relationships between the transfer speed and the value of the TMODE bit of USBHOST\_HOST\_STATUS.

- If TMODE=1, then the device is a full-speed device
- If TMODE=0, then the device is a low-speed device

Figure 30-3 shows the flow chart for device connection detection and obtaining the transfer speed.







Figure 30-3. Device Connection and Transfer Speed Detection Flow Chart

### 30.3.3 USB Bus Reset

The USB bus is reset by sending SE0 for 10 ms or more if the URST bit of the USBHOST\_HOST\_STATUS register is set to '1'. After the USB bus is reset, the URST bit of HOST\_STATUS is set to '0', and the URIRQ bit of USBHOST\_INTR\_USBHOST is set to '1'. If the URIRQM bit of the USBHOST\_INTR\_USBHOST\_MASK register is then set to '1', an interrupt occurs. To clear this interrupt, write '1' to the URIRQ bit of USBHOST\_INTR\_USBHOST.

Figure 30-4 shows the timing diagram for USB bus reset.





### Figure 30-4. Device Reset Timing Diagram

## 30.3.4 USB Packets

Exchange of information between the host and the device takes place in the form of packets, which are always initiated by the host. There are three types of USB packets:

- Token
- Data
- Handshake

The following sections explain about the settings required to initiate the packets by the PSoC 6 MCU USB host.

### 30.3.4.1 Token Packet

Endpoint 1 and Endpoint 2 buffers are used to send and receive data. If the DIR bit of the USBHOST\_HOST\_EP1\_CTL register is '1', the Endpoint 1 buffer is an OUT buffer. If the DIR bit of the USBHOST\_HOST\_EP2\_CTL register is '0', then the Endpoint 2 buffer is an IN buffer. Both the endpoints should never be configured as an OUT buffer or IN buffer simultaneously, which implies that if Endpoint 1 is an OUT buffer then Endpoint 2 must be an IN buffer and vice-versa.

Use the following settings to process a token packet:

### IN Token

- 1. Set the BFINI bit of the USBHOST\_HOST\_EP1\_CTL and USBHOST\_HOST\_EP2\_CTL registers to '1'.
- 2. Set the DIR bit of the USBHOST\_HOST\_EP1\_CTL and USBHOST\_HOST\_EP2\_CTL registers. Note that if Endpoint 1 is an OUT buffer then Endpoint 2 must be an IN buffer and vice-versa.
- 3. Set the BFINI bit of the USBHOST\_HOST\_EP1\_CTL and USBHOST\_HOST\_EP2\_CTL registers to '0'.
- 4. Specify the target address in the USBHOST\_HOST\_ADDR register.
- 5. Specify the maximum number of bytes for the packet in the PKSn (n = 1, 2) bit field.
- 6. Specify the target endpoint, token (IN token), and toggle data in the USBHOST\_HOST\_TOKEN register.
- Check if the token transfer is complete; the CMPIRQ bit will be set to '1'. To clear this interrupt, write '1' to the CMPIRQ bit of the USBHOST\_INTR\_USBHOST register. Note that the interrupt is triggered only if the CMPIRQM bit of the USBHOST\_INTR\_USBHOST\_MASK register is '1'.
- 8. Check for token packet transfer errors using the USBHOST\_HOST\_ERR register. Handle the errors, if any, appropriately.
- 9. Read the EPnDRQ (n = 1 or 2) bit of the USBHOST\_INTR\_HOST\_EP register. A value of '1' indicates that the packet transfer ended normally. Clear the EPnDRQ bit by writing '1'.




10. Read data received from USBHOST\_HOST\_EPn\_RWn\_DR register (n =1, 2).

### **OUT and SETUP Tokens**

- 1. Set the BFINI bit of the USBHOST\_HOST\_EP1\_CTL and USBHOST\_HOST\_EP2\_CTL registers to '1'.
- 2. Set the DIR bit of the USBHOST\_HOST\_EP1\_CTL and USBHOST\_HOST\_EP2\_CTL registers. Note that if Endpoint 1 is an OUT buffer then Endpoint 2 must be an IN buffer and vice-versa.
- 3. Set the BFINI bit of the USBHOST\_HOST\_EP1\_CTL and USBHOST\_HOST\_EP2\_CTL registers to '0'.
- 4. Specify the target address in the USBHOST\_HOST\_ADDR register.
- 5. Specify the maximum number of bytes for the packet in the PKSn (n = 1, 2) bit field.
- 6. Write the data to be sent to the Endpoint n (n = 1 or 2) buffer. Use USBHOST\_HOST\_EPn\_WR1\_DR for 1-byte data and USBHOST\_HOST\_EPn\_WR2\_DR for 2-byte data. Also, set the EPnDRQ (n = 1 or 2) bit of the USBHOST\_IN-TR HOST EP register as '1'.
- 7. Specify the target endpoint, token (OUT token), and toggle data in the USBHOST\_HOST\_TOKEN register.
- 8. Check if the token transfer is complete; the CMPIRQ bit will be set to '1'. To clear this interrupt, write '1' to the CMPIRQ bit of the USBHOST\_INTR\_USBHOST register. Note that the interrupt is triggered only if the CMPIRQM bit of the USB-HOST\_INTR\_USBHOST\_MASK register is '1'.
- 9. Check for token packet transfer errors using the USBHOST\_HOST\_ERR register. Handle the errors, if any, appropriately.

The USB PHY sends a token packet in the order of sync, token, address, endpoint, CRC5, and EOP based on the specified token; however, sync, CRC5, and EOP are sent automatically. After one packet is sent, the CMPIRQ bit of the USBHOST\_INTR\_USBHOST register is set to '1'. The TKNEN bit of the USBHOST\_HOST\_TOKEN register is set to '000'. At this time, if the CMPIRQM bit of USBHOST\_INTR\_USBHOST\_MASK register is '1', an interrupt occurs. To clear this interrupt, write '1' to the CMPIRQ bit of the USBHOST\_INTR\_USBHOST\_REGIST.








When issuing an SOF token, specify the EOF time in the Host EOF Setup (USBHOST\_HOST\_EOF) register and the frame number in the Host Frame Setup (USBHOST\_HOST\_FRAME) register respectively. Then, specify an SOF token code in the TKNEN bit of the USBHOST\_HOST\_TOKEN register. After sync, SOF token, frame number, CRC5, and EOP are sent, the SOFBUSY bit of the USBHOST\_HOST\_STATUS register is set to '1', and the USBHOST\_HOST\_FRAME register is incremented by one. The CMPIRQ bit of the USBHOST\_INTR\_USBHOST register is also set to '1', causing the TKNEN bit of the USBHOST\_TOKEN register to be cleared to '000'. To clear a token completion interrupt, write '1' to the CMPIRQ bit of the Host Interrupt (USBHOST\_HIRQ) register.


An SOF is automatically sent every 1 ms while the SOFBUSY bit of the USBHOST\_HOST\_STATUS register is '1'. Figure 30-7 depicts steps to send an SOF token




The conditions (SOF stop conditions) to set the SOFBUSY bit of the USBHOST\_HOST\_STATUS register to '0' are as follows:

- Writing 0 to the SOFBUSY bit of USBHOST\_HOST\_STATUS
- Resetting the USB bus
- Writing 1 to the SUSP bit of USBHOST HOST STATUS
- Disconnecting the USB device (when the CSTAT bit of USBHOST\_HOST\_STATUS is '0')

The USBHOST\_HOST\_EOF register is used to prevent the SOF from being sent simultaneously with other tokens. If the TKNEN bit of the USBHOST\_HOST\_TOKEN register is written within the time period specified by the USBHOST\_HOST\_EOF register, the specified token is placed into the wait state. After the SOF is sent, the token in the wait state is issued. The HOST\_EOF Setup register specifies a 1-bit time as the time unit. When the EOF setting is shorter than the 1-packet time, SOF may be sent doubly during execution of other tokens. In this case, the LSTSOF bit of the Host Error Status (USBHOST\_HOST\_ERR) register is set to '1' and SOF is not sent. If '1' is set to the LSTSOF bit of the USBHOST\_HOST\_ERR register, the value of the Host EOF Setup register must be increased.





### 30.3.4.2 Data Packet

Follow these steps to send or receive a data packet after sending a token packet.

- Transmitting data (host to device)
  - □ Sync pattern is automatically sent.
  - If the TGGL bit of USBHOST\_HOST\_TOKEN is 0, DATA0 is sent. If the TGGL bit is 1, DATA1 is sent.
  - If the DIR bit of the USBHOST\_HOST\_EP1\_CTL register is 1 (that is, if EP1 is an OUT endpoint), select the Endpoint 1 buffer; otherwise, select the Endpoint 2 buffer. Then, send all the target data.
  - □ 16-bit CRC is automatically sent.
  - □ 2-bit EOP is automatically sent.
  - □ 1-bit J State is automatically sent.
- Receiving data (device to host)
  - Receive sync.
  - Receive toggle data, and compare it with the value of the TGGL bit of HOST\_TOKEN.
  - If the toggle data matches the value of the TGGL bit, check the DIR bit of HOST\_EP1\_CTL. If the DIR bit is 1, select the Endpoint 2 buffer; otherwise, select the Endpoint 1 buffer. Then, distribute the received data to the respective buffers.
  - □ Verify the 16-bit CRC when EOF is received.

### 30.3.4.3 Handshake Packet

A handshake packet is used to notify the remote device of the status of the local device. A handshake packet sends either one of ACK, NAK, and STALL from the receiving side when it is judged that the receiving side is ready to receive data normally. If the USB circuit receives a handshake packet, the type of the received handshake packet is set to the HS bit of the USBHOST HOST ERR register.

## 30.3.5 Retry Function

When a NAK or CRC error occurs at the end of a packet, if '1' is set to the RETRY bit of the Host Control 2 (USBHOST\_HOST\_CTL2) register, processing is retried repeatedly for the period specified in the Host Retry Timer Setup (USBHOST\_HOST\_RTIMER) register.

When an error other than STALL or device disconnection occurs, the target token is retried if the RETRY bit of HOST\_CTL2 is 1. The conditions to end retry processing are as follows.

- The RETRY bit of HOST\_CTL2 is set to 0.
- '0' is detected in the retry timer.
- The interrupt flag is generated by SOF (SOFIRQ of USBHOST\_INTR\_USBHOST = 1).
- ACK is detected.
- A device disconnection is detected.

The retry timer is activated when a token is sent while the RETRY bit of HOST\_CTL2 is '1'. The retry time is then dec-

remented by one when a 1-bit transfer clock (12 MHz in fullspeed mode) is output. When the retry timer reaches 0, the target token is sent, and processing ends. If a token retry occurs in the EOF area, the retry timer is stopped until SOF is sent. After SOF is sent, the retry timer restarts with the value that is set when the timer stopped.

## 30.3.6 Error Status

The USB host supports detection of the following types of errors:

Stuffing Error

If 1 is writter to six successive bits, 0 is inserted into one bit. If 1 is successively detected in seven bits, it is regarded as a Stuffing error, and the STUFF bit of the USBHOST\_HOST\_ERR register is set to 1. To clear this status, write '1' to the STUFF bit.

Toggle Error

When sending an IN token, the Toggle Data field of a data packet is compared with the value of the TGGL bit of the USBHOST\_HOST\_TOKEN register. If they do not match, the TGERR bit of the USBHOST\_HOST\_ERR register is set to 1. To clear the TGERR bit, write '1' to the TGERR bit of the USBHOST\_HOST\_ERR register.

CRC Error

When receiving an IN token, the data and CRC of the received data packet are obtained with the CRC polynomial G(X) = X16 + X15 + X2 + 1. If the remainder is not 0x800D, it means that a CRC error has occurred, and the CRC bit of the USBHOST\_HOST\_ERR register is set to 1. To clear the CRC bit, write '1' to the CRC bit of USBHOST\_HOST\_ERR. For more details, refer to the documentation: CRC in USB.

Time Out Error

The TOUT bit of the USBHOST\_HOST\_ERR register is set and time out error is considered under any of the following conditions:

- A data packet or handshake packet is not input in the specified time
- SE0 is detected when receiving data
- □ Stuffing error is detected

To clear the TOUT bit, write 0 to the TOUT bit of the USBHOST\_HOST\_ERR register.

Receive Error

The PKSn (n = 1, 2) bit of Endpoint Control register (USBHOST\_HOST\_EPn\_CTL; n=1, 2) indicates the receiver packet size. When the received data exceeds the specified receive packet size, the RERR bit of the USBHOST\_HOST\_ERR register is set to 1. To clear the RERR bit, write '1' to the RERR bit of USBHOST\_HOST\_ERR.

Lost SOF Error

When the LSTSOF bit of the USBHOST\_HOST\_ERR register is set, it means that the SOF token cannot be



sent because another token is in process. When this bit is '0', it means that no lost SOF error is detected.

#### End of Packet (EOP) 30.3.7

If a packet ends in the USB host, the CMPIRQ bit of the USBHOST\_INTR\_USBHOST register is set to 1. At this

if CMPIRQM time, the bit of the USBHOST\_INTR\_USBHOST\_MASK register is 1, an interrupt occurs.

When a packet ends, the interrupt is generated when the TKNEN bit of the USBHOST\_HOST\_TOKEN register is set as '001' (SETUP token), '010' (IN token), '011' (OUT token), or '100' (SOF token).


TKN

FRAME

Token

Frame Number

### Figure 30-9. EOP Interrupt Timing Diagram (for IN/OUT/SETUP token)



#### 30.3.8 Interrupt Sources

The USB host generates 11 interrupts to the CPU. These interrupts are mapped to three general-purpose interrupt lines: USBHOST\_INTR\_LO, USBHOST\_INTR\_MED, and USBHOST\_INTR\_HI. Each of these three interrupt lines has an associated register, which identifies the interrupt These status cause of the event. are USBHOST\_INTR\_USBHOST\_CAUSE\_LO, USBHOST\_INTR\_USBHOST\_CAUSE\_MED, USBHOST\_INTR\_USBHOST\_CAUSE\_HI, USBHOST\_INTR\_HOST\_EP\_CAUSE\_LO, USBHOST\_INTR\_HOST\_EP\_CAUSE\_MED, and USBHOST\_INTR\_HOST\_EP\_CAUSE\_HI.






Figure 30-11. USB Host Interrupt Sources

The following events generate an interrupt on one of the three interrupt lines:

■ Start-of-frame (SOF) event

SOF interrupt is generated when an SOF token is sent. The SOF interrupt is enabled by setting the SOFIRQM bit of the USBHOST\_INTR\_USBHOST\_MASK register. The status of the SOF interrupt is reflected in the SOFIRQ bit of the USBHOST\_INTR\_USBHOST register.

Device connection and disconnection events

The CNNIRQ bit of the USBHOST\_INTR\_USBHOST register is set to '1' when a device connection is detected. The interrupt can be enabled by setting the CNNIRQM bit of the USBHOST\_INTR\_USBHOST\_MASK register.

When a device is disconnected, an interrupt is generated if the DIRQM bitfield of USBHOST\_INTR\_USBHOST\_MASK is set to '1'. The status of the device disconnection is reflected in the DIRQ bit of the USBHOST\_INTR\_USBHOST register.

USB bus reset event

The URIRQ bit of the USBHOST\_INTR\_USBHOST register is set when the USB bus reset ends. An interrupt is generated if the URIRQM bit of the USBHOST\_INTR\_USBHOST\_MASK register is set to '1'.

Token completion event

When token (IN, OUT, or SETUP token) processing is complete, the CMPIRQ bit of the USBHOST\_INTR\_USBHOST register is set. An interrupt is generated if the CMPIRQM bit is set to '1'.

Interrupt on resume event

The RWKIRQ bit of the USBHOST\_INTR\_USBHOST register is set when the host enters the resume state from suspend state. The RWKIRQ bit is set under the following conditions:

- □ The SUSP bit of the USBHOST\_HOST\_STATUS register is set to '0'.
- □ The D+/D– pins are placed in the K-state.
- □ A device connection/disconnection is detected.
- An interrupt is generated on a resume event if the RWKIRQM bit of the USBHOST\_INTR\_USBHOST\_MASK register is set to '1'.
- Interrupt on token cancellation



An interrupt is generated when a token send is canceled based on the setting of the CANCEL bit in the Host Control 2 register (USBHOST\_HOST\_CTL2). If the CANCEL bit is set and if the target token is written to the USBHOST\_HOST\_TOKEN register in the EOF area (specified in the Host EOF Setup register), the token send is canceled.

### Endpoint interrupts

The USB host has two endpoints: Endpoint1 and Endpoint2. Each endpoint can generate two interrupts. When the packet transfer of an endpoint ends normally, the EPnDRQ (n=1or 2) bit of the USBHOST\_INTR\_HOST\_EP register is set to '1'. An interrupt can be triggered if the EPnDRQM (n=1or 2) bit of the USBHOST\_INTR\_HOST\_EP\_MASK register is set to '1'. If the packet size does not match the packet size specified in the PKS bit of the HOST\_EPn\_CTL (n=1 or 2) register, the EPnSPK (n=1or 2) bit of the USBHOST\_INTR\_HOST\_EP register is set. An interrupt can be configured by setting the EPnSPKM (n=1or 2) bit of the USBHOST\_INTR\_HOST\_EP\_MASK register.

## 30.3.9 DMA Transfer Function

Data handled by the USB host can be transferred via DMA between the send/receive buffer and the internal RAM. There are two modes of DMA transfer:


- Packet transfer mode
- Automatic buffer transfer mode

### 30.3.9.1 Packet Transfer Mode

The packet transfer mode transfers each packet according to the configured data size in DMA. This transfer mode can access each buffer of the endpoints.

In the packet transfer mode the OUT direction transfer (host to device) involves the following sequence of steps:

- 1. After the EPnDRQ bit (n=1 or 2) of the USBHOST\_INTR\_HOST\_EP register is set and the interrupt handling is entered, configure the DMA register settings relevant to the number of transfers and block size corresponding to the data size to be transferred in the next OUT packet; then, enable DMA to start the transfer.
- 2. After the DMA transfer, clear the EPnDRQ bit (n=1 or 2) of the USBHOST\_INTR\_HOST\_EP register and the interrupt cause flag of DMAC, and return from the interrupt handling.



### Figure 30-12. Packet Transfer Mode: OUT Direction






Figure 30-13. Packet Transfer Mode: IN Direction

The data transfer in the IN direction (device to host) involves the following sequence of steps:

- 1. After the EPnDRQ bit (n=1 or 2) of the USBHOST\_INTR\_HOST\_EP register is set and the interrupt handling is entered, check the transfer data size.
- 2. Configure the DMA register setting relevant to the number of transfers and block size corresponding to the transfer data size, and then enable DMA to start the transfer.
- 3. After the transfer, clear the EPnDRQ bit (n=1 or 2) of the USBHOST\_INTR\_HOST\_EP register and the interrupt source flag of DMAC, and return from the interrupt handling.


### 30.3.9.2 Automatic Data Transfer Mode

Automatic data transfer mode is enabled by setting the DMAE bit of the USBHOST\_HOST\_EPn\_CTL register (n=1 or 2). When the EPnDRQ bit (n=1 or 2) of the USBHOST\_INTR\_HOST\_EP register is set while DMAE is enabled, the DMA request is automatically cleared when the data size corresponding to PKSn (n = 1, 2) bits of the USBHOST\_HOST\_EPn\_CTL register (n=1 or 2) has been transferred. Later, the same sequence is repeated until the data size configured in the DMA is reached. In this mode, configuration by software is not required. Thus, this mode can transfer data automatically by a single setting. It can also transfer even bytes; to transfer odd bytes, a software transfer sequence is required.

The data transfer in the OUT direction (host to device) must be processed in the following sequence:

- 1. Configure the DMA register setting relevant to the number of transfers and block size corresponding to the total data size, and then enable DMA to start the transfer.
- 2. Set the packet size and total number of bytes for DMA transfer to PKS bits of the USBHOST\_HOST\_EPn\_CTL (n=1 or 2) register and BLK\_NUM bits of the USBHOST\_HOST\_EPn\_BLK (n=1 or 2) register, respectively.
- 3. Enable DMAE bit of the USBHOST\_HOST\_EPn\_CTL (n=1 or 2) register and EPnDRQE bit of the Host DMA Enable (USBHOST\_HOST\_DMA\_ENBL) (n=1 or 2) register.
- 4. After the transfer, reconfigure the DMAC using an interrupt generated by the DMA controller, and clear the flag to return from interrupt handling.





To transfer the odd bytes of data via DMA, write the last byte of data by software transfer. Figure 30-15. Odd Bytes Transfer in the OUT Direction


15	8	7	0	
	0x22 (byte 2)	0x11 (byte 1)		
	0x44 (byte 4)	0x33 (byte 3)		DMA Transfer (Write)
	0x66 (byte 6)	0x55 (byte 5)		
	0x88 (byte 8)	0x77 (byte 7)		
		0x99 (byte 9)	]}	Write the data to the HOST_Epn_RW1_DR by software

Endpoint n Buffer

The data transfer in the IN direction (device to host) must be processed in the following sequence:

- 1. Configure the DMA register setting relevant to the number of transfers and block size corresponding to the total data size, and then enable DMA to start the transfer.
- Enable DMAE bit of the USBHOST\_HOST\_EPn\_CTL (n = 1 or 2) register and EPnDRQE bit of the USBHOST\_HOST\_DMA\_ENBL (n = 1 or 2) register.
- 3. After the transfer, reconfigure the DMA controller using an interrupt generated by the DMAC and clear the flag to return from interrupt handling.










Transfer the last data by software

```
Transfer all of the data by DMA
```



To transfer the data size corresponding to odd number of bytes via DMA, either of the following methods can be used:

- Use the software transfer only for the last data, and read the low-order byte (HOST\_EPn\_RW1\_DR: n=1 or 2).
- Transfer all the data + 1 byte via DMA, and discard the last data after an endian conversion.



# 30.3.10 Suspend and Resume Operations

The USB host supports suspend and resume operations.

#### 30.3.10.1 Suspend Operation

If the SUSP bit of the USBHOST\_HOST\_STATUS register is set, the following procedure is performed, and the USB circuit is placed in the suspend state.

- The USB bus is placed in the high-impedance state.
- All circuit blocks with no clock required are stopped.

#### 30.3.10.2 Resume Operation

The USB bus changes from the suspend state to the resume state to start processing when one of the following conditions is satisfied.

- SUSP bit of the USBHOST\_HOST\_STATUS register is set to '0'.
- The D+ or D– pin is placed in the K-state mode by the device.
- A device disconnection is detected.
- A device connection is detected.

The host can start issuing tokens when RWKIRQ bit of the USBHOST\_INTR\_USBHOST register is set to '1'.

### 30.3.11 Device Disconnection

The device disconnection timer starts when both the D+ and D– pins are set to LOW. If both D+ and D– remain at LOW for 2.5 µs or more, the device is considered to be disconnected. This then sets the CSTAT bit of the USBHOST\_HOST\_STATUS register as '0' and the DIRQ bit of the USBHOST\_INTR\_USBHOST register as '1'. At this time, if the DIRQM bit of the USBHOST\_INTR\_USBH

If the USB bus is reset, the device is considered to be disconnected. In this case, the CSTAT bit of the USBHOST\_HOST\_STATUS register is set to '0', but the DIRQ bit of the USBHOST\_INTR\_USBHOST register is not set to 1.



# 30.4 USB Host Registers

Name	Description
USBHOST_HOST_CTL0	Host control 0 register
USBHOST_HOST_CTL1	Host control 1 register
USBHOST_HOST_CTL2	Host control 2 register
USBHOST_HOST_ERR	Host error status register
USBHOST_HOST_STATUS	Host status register
USBHOST_HOST_FCOMP	Host SOF interrupt frame compare register
USBHOST_HOST_RTIMER	Host retry timer setup register
USBHOST_HOST_ADDR	Host address register
USBHOST_HOST_EOF	Host EOF setup register
USBHOST_HOST_FRAME	Host frame setup register
USBHOST_HOST_TOKEN	Host token endpoint register
USBHOST_HOST_EP1_CTL	Host endpoint 1 control register
USBHOST_HOST_EP1_STATUS	Host endpoint 1 status register
USBHOST_HOST_EP1_RW1_DR	Host endpoint 1 data 1-byte register
USBHOST_HOST_EP1_RW2_DR	Host endpoint 1 data 2-byte register
USBHOST_HOST_EP2_CTL	Host endpoint 2 control register
USBHOST_HOST_EP2_STATUS	Host endpoint 2 status register
USBHOST_HOST_EP2_RW1_DR	Host endpoint 2 data 1-byte register
USBHOST_HOST_EP2_RW2_DR	Host endpoint 2 data 2-byte register
USBHOST_HOST_LVL1_SEL	Host interrupt level 1 selection register
USBHOST_HOST_LVL2_SEL	Host interrupt level 2 selection register
USBHOST_INTR_USBHOST_CAUSE_HI	Interrupt USB host cause high register
USBHOST_INTR_USBHOST_CAUSE_MED	Interrupt USB host cause medium register
USBHOST_INTR_USBHOST_CAUSE_LO	Interrupt USB host cause low register
USBHOST_INTR_HOST_EP_CAUSE_HI	Interrupt USB host endpoint cause high register
USBHOST_INTR_HOST_EP_CAUSE_MED	Interrupt USB host endpoint cause medium register
USBHOST_INTR_HOST_EP_CAUSE_LO	Interrupt USB host endpoint cause low register
USBHOST_INTR_USBHOST	Interrupt USB host register
USBHOST_INTR_USBHOST_SET	Interrupt USB host set register
USBHOST_INTR_USBHOST_MASK	Interrupt USB host mask register
USBHOST_INTR_USBHOST_MASKED	Interrupt USB host masked register
USBHOST_INTR_HOST_EP	Interrupt USB host endpoint register
USBHOST_INTR_HOST_EP_SET	Interrupt USB host endpoint set register
USBHOST_INTR_HOST_EP_MASK	Interrupt USB host endpoint mask register
USBHOST_INTR_HOST_EP_MASKED	Interrupt USB host endpoint masked register
USBHOST_HOST_DMA_ENBL	Host DMA enable register
USBHOST_HOST_EP1_BLK	Host endpoint 1 block register
USBHOST_HOST_EP2_BLK	Host endpoint 2 block register

# 31. Universal Serial Bus (USB) Device Mode



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The PSoC 6 MCU USB block can act as a USB device that communicates with a USB host. The USB block is available as a fixed-function digital block in the PSoC 6 MCU. It supports full-speed communication (12 Mbps) and is designed to be compliant with the USB Specification Revision 2.0. USB devices can be designed for plug-and-play applications with the host and also support hot swapping. This chapter details the PSoC 6 MCU USB block and transfer modes. For details about the USB specification, see the USB Implementers Forum website.

# 31.1 Features


The USB in the PSoC 6 MCU has the following features:

- Complies with USB Specification 2.0
- Supports full-speed peripheral device operation with a signaling bit rate of 12 Mbps
- Supports eight data endpoints and one control endpoint
- Provides shared 512-byte buffer for data endpoints
- Provides dedicated 8-byte memory for control endpoint (EP0)
- Supports four types of transfers bulk, interrupt, isochronous, and control
- Supports bus- and self-powered configurations
- Enables USB suspend mode for low power
- Supports three types of logical transfer modes:
  - □ No DMA mode (Mode 1)
  - Manual DMA mode (Mode 2)
  - □ Automatic DMA mode (Mode 3)
- Supports maximum packet size of 512 bytes using Mode 1 and Mode 2, and maximum packet size of 1023 bytes for isochronous transfer using Mode 3
- Provides integrated 22-Ω USB termination resistors on D+ and D– lines, and 1.5-kΩ pull-up resistor on the D+ line
- Supports USB 2.0 Link Power Management (LPM)
- Can be configured using the USB Device Configurator available with the ModusToolbox software



# 31.2 Architecture

Figure 31-1 illustrates the device architecture of the USB block in PSoC 6 MCUs. It consists of the USB Physical Layer (USB PHY), Serial Interface Engine (SIE), and the local 512-byte memory buffer.



31.2.1 USB Physical Layer (USB PHY)

The USB PHY allows physical layer communication with the USB host through the D+, D–, and VBUS pins. It handles the differential mode communication with the host, VBUS detection, and monitoring events such as SE0 on the USB bus.

# 31.2.2 Serial Interface Engine (SIE)

The SIE handles the decoding and creating of data and control packets during transmit and receive. It decodes the USB bit streams into USB packets during receive, and creates USB bit streams during transmit. The following are the features of the SIE:

- Conforms to USB Specification 2.0
- Supports one device address
- Supports eight data endpoints and one control endpoint
- Supports interrupt trigger events for each endpoint
- Integrates an 8-byte buffer in the control endpoint

The registers for the SIE are mainly used to configure the data endpoint operations and the control endpoint data buffers. This block also controls the interrupt events available for each endpoint.

## 31.2.3 Arbiter

The Arbiter handles access of the SRAM memory by the endpoints. The SRAM memory can be accessed by the CPU, DMA, or SIE. The arbiter handles the arbitration between the CPU, DMA, and SIE. The arbiter consists of the following blocks:

- SIE Interface Module
- CPU/DMA Interface
- Memory Interface
- Arbiter Logic

The arbiter registers are used to handle the endpoint configurations, read address, and write address for the endpoints. It also configures the logical transfer type required for each endpoint.

### 31.2.3.1 SIE Interface Module

This module handles all the transactions with the SIE. The SIE reads data from the SRAM memory and transmits to the host. Similarly, it writes the data received from the host to the SRAM memory. These requests are registered in the SIE Interface module and are handled by this module.



### 31.2.3.2 CPU/DMA Interface Block

This module handles all transactions with the CPU and DMA. The CPU requests for reads and writes to the SRAM memory for each endpoint. These requests are registered in this interface and are handled by the block. When the DMA is configured, this interface is responsible for all transactions between the DMA and USB. The block supports the DMA request line for each data endpoint. The behavior of the DMA depends on the type of logical transfer mode configured in the configuration register.

#### 31.2.3.3 Memory Interface

The memory interface is used to control the interface between the USB and SRAM memory unit. The maximum memory size supported is 512 bytes organized as 256 × 16bit memory unit. This is a dedicated memory for the USB. The memory access can be requested by the SIE or by the CPU/DMA. The SIE Interface block and the CPU/DMA Interface block handle these requests.

#### 31.2.3.4 Arbiter Logic

This is the main block of the arbiter. It is responsible for arbitrations for all the transactions that happen in the arbiter. It arbitrates the CPU, DMA, and SIE access to the memory unit and the registers. This block also handles memory management, which is either 'Manual' or 'Automatic'. In Manual memory management, the read and write address manipulations are done by the firmware. In Automatic management, all the memory handling is done by the block itself. This block takes care of the buffer size allocation. It also handles common memory area. This block also handles the interrupt requests for each endpoint. accuracy of  $\pm 0.25\%$ . In the PSoC 6 MCU, CLK\_HF3 is the clock source. The USB device block also requires a 100-kHz peripheral clock for USB bus reset timing. The required USB clock can be generated using one of the following clocking schemes:

- IMO (trimmed with USB) -> PLL -> CLK\_HF3
- ECO (with the required accuracy) -> FLL -> CLK\_HF3
- ECO (with the required accuracy) -> PLL -> CLK\_HF3
- Use external clock (EXTCLK) with the required accuracy

## 31.3.2 USB PHY

The USB includes the transmitter and receiver (transceiver), which corresponds to the USB PHY. Figure 31-2 shows the PHY architecture. The USB PHY also includes the pull-up resistor on the D+ line to identify the device as full-speed type to the host. The PHY integrates the 22- $\Omega$  series termination resistors on the USB line. The signal between the USB device and the host is a differential signal. The receiver receives the differential signal from the host and converts it to a single-ended signal for processing by the SIE. The transmitter converts the single-ended signal from the SIE to the differential signal, and transmits it to the host. The differential signal is given to the upstream devices at a nominal voltage range of 0 V to 3.3 V.

### 31.3.2.1 Power Scheme

The USB PHY is powered by the VBUS power pad of the PSoC 6 MCU. The VBUS pad can be driven either by the host VBUS (bus-powered) or an external power supply (self-powered).

The USB PHY needs a nominal voltage of 3.3 V for its communication with the host.

# 31.3 Operation

## 31.3.1 USB Clocking Scheme

The USB device block should be clocked at 48 MHz with an




Figure 31-2. USB PHY Architecture



## 31.3.2.2 VBUS Detection

USB devices can either be bus-powered (power sourced from the host) or self-powered (power sourced from an external power supply). The VDDUSB power pad pin powers the USB PHY and USB I/Os (D+ and D– pins). The presence of VBUS can be detected using the following steps:

- Enable the interrupt on VDDUSB power pad. For this write '1' to the VDDIO\_ACTIVE[5] bit of VDD\_IN-TR MASK register.
- VDDIO\_ACTIVE[5] bit of the supply detection interrupt register (VDD\_INTR) is set to '1' whenever a change to supply is detected. Clear the interrupt cause by writing '1' to the bitfield.
- Check the status of the VDD\_ACTIVE[5] bit of the external power supply detection register (VDD\_ACTIVE). The bit is set to '1' when there is supply and '0' when there is no supply.

## 31.3.2.3 USB D+ Pin Pull-up Enable Logic

When a USB device is self-powered, the USB specification warrants that the device enable the pull-up resistor on its D+ pin to identify itself as a full-speed device to the host. When the host VBUS is removed, the device should disable the pull-up resistor on the D+ line to not back power the host. The USB PHY includes an internal 1.5-k $\Omega$  pull-up resistor on the D+ line to indicate to the host that the PSoC 6 MCU is a full-speed device. The pull-up resistor can be enabled or disabled by configuring the DP\_UP\_EN bit in the USBLPM\_POWER\_CTRL register.

### 31.3.2.4 Transmitter and Receiver Logic

The transceiver block transmits and receives USB differential signals with an upstream device, and includes the USB D+ pull-up resistor used to maintain an idle state on the bus. Output data is differentially transmitted to upstream devices at a nominal voltage of 3.3 V. The differential inputs received from upstream devices are converted into singleended data and sent to the core logic at a nominal voltage of 1.8 V. The D+ and D– pins are terminated with 22- $\Omega$  resistors to meet the USB impedance specification.

### 31.3.2.5 GPIO Mode Logic

The D+ and D– pins can be used either as GPIO pins or USB I/O pins. This is controlled by the IOMODE bit of the USBDEV\_USBIO\_CR1 register. This bit should be set HIGH for GPIO functionality and LOW for USB operation.

### 31.3.2.6 Link Power Management (LPM)

The USB PHY supports link power management (LPM), which is similar to the suspend mode, but has transitional latencies in tens of microseconds between power states, compared to the greater than 20 ms latency associated with suspend/resume modes. For more details on LPM, refer to the USB 2.0 specification. The following features are supported for LPM.

 The LPM\_CTL register should be configured to enable/ disable LPM, type of response when LPM is enabled, and the response when a sub PID other than the LPM token is received from the host.

The LPM\_STAT register stores the values of the Best Effort Service Latency (BESL) and the remote wakeup feature as sent by the host. The firmware should read this register on the LPM interrupt event and enter the appropriate low-power mode (Deep Sleep or Sleep) based on the BESL value from the host.

# 31.3.3 Endpoints

The SIE and arbiter support eight data endpoints (EP1 to EP8) and one control endpoint (EP0). The data endpoints share the SRAM memory area of 512 bytes. The endpoint memory management can be either manual or automatic. The endpoints are configured for direction and other configuration using the SIE and arbiter registers. The endpoint read address and write address registers are accessed through the arbiter.

The endpoints can be individually made active. In the Auto Management mode, the register EP\_ACTIVE is written to control the active state of the endpoint. The endpoint activation cannot be dynamically changed during runtime. In Manual Memory Management mode, the firmware decides the memory allocation, so it is not required to specify the active endpoints. The EP\_ACTIVE register is ignored during the manual memory management mode. The EP\_TYPE register is used to control the transfer direction (IN, OUT) for the endpoints. The control endpoint has separate eight bytes for its data (EP0 DR registers).

## 31.3.4 Transfer Types

The PSoC 6 MCU USB supports full-speed transfers and is compliant with the USB 2.0 specification. It supports four types of transfers:

- Interrupt Transfer
- Bulk Transfer
- Isochronous Transfer
- Control Transfer

For further details about these transfers, refer to the USB 2.0 specification.

### 31.3.5 Interrupt Sources

The USB device block generates 14 interrupts to the CPU. These interrupts are mapped to three general-purpose interrupt lines – INTR\_LO, INTR\_MED, and INTR\_HI. Each of these three interrupt lines has an associated status register, which identifies the cause of the interrupt event. These are the USBLPM\_INTR\_CAUSE\_LO, USBLPM\_INTR\_CAUSE\_MED, and USBLPM\_INTR\_CAUSE\_HI registers. The routing of these interrupts is controlled by the USBLPM\_INTR\_LVL\_SEL register fields.

The following events generate an interrupt on one of the three interrupt lines:

USB start of frame (SOF) event



- USB bus reset event
- Eight data endpoint (EP1 EP8) interrupt events
- Control endpoint (EP0) interrupt event
- Link power management (LPM) event
- Resume event
- Arbiter Interrupt event

## 31.3.5.1 USB Start of Frame (SOF) Event

The SOF interrupt is generated upon receiving an SOF packet from the USB host. The SOF interrupt is enabled using the SOF\_INTR\_MASK bitfield in the USBLPM\_IN-TR\_SIE\_MASK register.

- The SOF interrupt status is reflected in the SOF\_INTR status bit in the USBLPM\_INTR\_SIE status register.
- The SOF interrupt status is also available in the SOF\_INTR\_MASKED bit of the USBLPM\_INTR\_SIE\_MASKED register – this bit is the logical AND of the corresponding SOF bits in the USBLPM\_INTR\_SIE\_MASK register and the USBLPM\_INTR\_SIE register.
- If there is no SOF interrupt for 3 ms, the USB device goes into SUSPEND state.

# 31.3.5.2 USB Bus Reset Event

The USB bus reset interrupt is generated when a USB bus reset condition occurs. The bus reset interrupt is enabled by setting the BUS\_RESET\_INTR\_MASK bit in the USBLPM\_INTR\_SIE\_MASK register.

- The bus reset interrupt status is reflected in the BUS\_RESET\_INTR bit in the USBLPM\_INTR\_SIE status register.
- The bus reset interrupt status is also available in the BUS\_RESET\_INTR\_MASKED bit of the USBLPM\_INTR\_SIE\_MASKED register – this bit is the logical AND of the corresponding bus reset bits in the USBLPM\_INTR\_SIE\_MASK register and the USBLPM\_INTR\_SIE register.
- The SIE logic triggers the counter to start running on the divided version of CLK\_PERI when an SE0 condition is detected on the USB bus. When the counter reaches the count value configured in the USBDEV\_BUS\_RST\_CNT register, the bus reset interrupt is triggered. Typically, divided CLK\_PERI is set to 100 kHz and USB-DEV\_BUS\_RST\_CNT is set to '10'.

# 31.3.5.3 Data Endpoint Interrupt Events

These are eight interrupt events corresponding to each data endpoint (EP1-EP8). Each of the endpoint interrupt events can be enabled/disabled by using the corresponding bit in the USBDEV\_SIE\_EP\_INT\_EN register. The interrupt status of each endpoint can be known by reading the USB-DEV\_SIE\_EP\_INT\_SR status register. An endpoint whose interrupt is enabled can trigger the interrupt on the following events:

- Successful completion of an IN/OUT transfer
- NAK-ed IN/OUT transaction if the corresponding NAK\_INT\_EN bit in the SIE\_EPx\_CR0 register is set
- When there is an error in the transaction, the ERR\_IN\_TXN bit in the SIE\_EPx\_CR0 register is set and interrupt is generated.
- If the STALL bit in SIE\_EPx\_CR0 is set, then stall events can generate interrupts. This stall event can occur if an OUT packet is received for an endpoint whose mode bits in SIE\_EPx\_CR0 are set to ACK\_OUT or if an IN packet is received with mode bits set to ACK\_IN.

## 31.3.5.4 Control Endpoint Interrupt Event

The interrupt event corresponding to the control endpoint (EP0) is generated under the following events:

- Successful completion of an IN/OUT transfer
- When a SETUP packet is received on the control endpoint

The EP0 interrupt is setup using the EP0\_INTR\_SET bit of the USBLPM\_INTR\_SIE\_SET register.

## 31.3.5.5 Link Power Management (LPM) Event

Generated whenever the LPM token packet is received. The LPM interrupt is enabled by setting the LPM\_INTR\_MASK bit in the USBLPM\_INTR\_SIE\_MASK register. The LPM interrupt status is reflected in the LPM\_INTR status bit in the USBLPM\_INTR\_SIE status register.

The LPM interrupt status is also available in the LPM\_IN-TR\_MASKED bit of the USBLPM\_INTR\_SIE\_MASKED register; this bit is the logical AND of the corresponding LPM bits in the USBLPM\_INTR\_SIE\_MASK and USBLPM\_IN-TR\_SIE registers.

The firmware needs to read the USBLPM\_LPM\_STAT register to read the BESL remote wakeup values and appropriately enter the desired low-power mode. Enter the lowpower mode in the main code. The exit from LPM is identical to the resume event wakeup in the case of suspend mode.

### 31.3.5.6 RESUME Interrupt

The RESUME interrupt is asserted by the USB block when it detects '0' on the DP pad. The RESUME interrupt is enabled by setting the RESUME\_INTR\_MASK bitfield of the USBLPM\_INTR\_SIE\_MASK register.

- The RESUME interrupt status is reflected in the RESUME\_INTR status bit in the USBLPM\_INTR\_SIE status register.
- The RESUME interrupt status is also available in the RESUME\_INTR\_MASKED bit of the USBLPM\_IN-TR\_SIE\_MASKED register – this bit is the logical AND of the corresponding RESUME bits in the USBLPM\_IN-TR\_SIE\_MASK register and the USBLPM\_INTR\_SIE register.

The RESUME interrupt is an Active mode interrupt and not available in Deep Sleep or Hibernate mode.



### 31.3.5.7 Arbiter Interrupt Event

The arbiter interrupt can arise from five possible sources. Each interrupt source is logically ANDed with its corresponding ENABLE bit and the results are logically ORed to result in a single arbiter interrupt event.

The arbiter interrupt event can arise under any of the following five scenarios:

- DMA Grant
- IN Buffer Full
- Buffer Overflow
- Buffer Underflow
- DMA Termin

#### **DMA Grant**

This event is applicable in Mode 2 or Mode 3. (See Logical Transfer Modes on page 512 for details on DMA modes). This event is triggered when the DMA controller pulses the Burstend signal corresponding to that endpoint, for which a DMA request had been raised to the DMA controller earlier. The request may have been either a manual DMA request or an automatic arbiter DMA request. A common grant status exists for both modes of requests. This grant status indicates completion of the DMA transaction. This status indication can be used by firmware to determine when the next manual DMA request can be raised. Multiple requests raised for the same endpoint before the DMA grant status is set will be dropped by the block. Only the first of multiple requests will be transmitted to DMA controller.

### **IN Buffer Full**

This event status can occur in any of the DMA modes (Mode 1, 2, or 3) and is applicable only for IN endpoints.

- Store and Forward Mode (Modes 1 and 2): This status is set when the entire packet data is transferred to the local memory. The check is that data written for the particular endpoint is equal to the programmed byte count for that endpoint in the USBDEV\_SIE\_EPx\_CNT0 and USB-DEV\_SIE\_EPx\_CNT1 registers.
- Cut Through Mode (Mode 3): In this mode, the IN buffer full status is set when the IN endpoint's dedicated buffer is filled with the packet data. The size of this buffer is determined by the value programmed in bits [3:0] of the USBDEV\_BUF\_SIZE register. This status indication can be used to determine when the mode value in the USB-DEV\_SIE\_EPx\_CR0 register can be programmed to acknowledge an IN token for that endpoint.

### **Buffer Overflow**

This event status is active only in the Cut Through Mode (Mode 3). The following conditions can cause this bit to be set:

- Data overflow on the endpoint dedicated buffer space
  - In an IN endpoint, the dedicated buffer can overflow if the DMA transfer writes a larger number of bytes than the space available in the dedicated buffer. Until

an IN token is received for that endpoint, it cannot use the common buffer area, hence resulting in an overflow of data. The possible causes of this buffer overflow can be incorrect programming of either the DMA transfer descriptor transfer size or the USB-DEV BUF SIZE register.

- In an OUT endpoint, the dedicated buffer can overflow if two OUT transactions occur consecutively. The data from the previous transaction is still present in the common area and the current ongoing transaction fills up the OUT endpoint's dedicated buffer space and overflows. The possible causes of this overflow can be the overall DMA bandwidth constraint due to other DMA transactions or reduced size of the dedicated OUT buffer size.
- Common area data overflow
  - In an IN endpoint, the common area overflow occurs when the DMA transfer writes a larger number of bytes than the space available in the common area. This situation may arise due to incorrect programming of either the DMA transfer descriptor transfer size or the USBDEV\_DMA\_THRESH and USBDEV\_DMA\_THRESH\_MSB registers.
  - In an OUT endpoint, the common area overflow occurs when the data written to the common area has not yet been read and new data overwrites the existing data.

### **Buffer Underflow**

This event is applicable only in the Cut Through mode (Mode 3). This underflow condition can occur only for an IN endpoint. The underflow condition can occur either in the dedicated buffer space or common buffer space. The underflow condition on the dedicated buffer space can either be due to the reduced dedicated IN buffer size or DMA bandwidth constraint. The underflow condition can occur on the common buffer space due to DMA bandwidth constraint and/or lower DMA channel priority.

#### **DMA** Termin

This status is set when USBDEV generates a dma\_termin signal to indicate the total programmed/ received bytes that are written/read by the DMA controller. This status indication can be used by the firmware to reprogram the IN/OUT endpoint for the next transfer. For an OUT endpoint, this indicates that the OUT packet data is available in the system memory for further processing by the application.

# 31.3.6 DMA Support

Each of the eight data endpoints has one DMA channel available to transfer data between the endpoint buffer and the SRAM memory. The USB generates the DMA request signals (usb.dma\_req[7:0]) to the respective DMA channels to initiate the data transfer for the endpoint. This goes to the Trigger Group 13 multiplexer as input triggers that can be routed to one of the trigger inputs of the DMA block. The Burstend signals from the DMA channel to the correspond-



ing endpoint is routed using the Trigger Group 9 multiplexer. For more details, see the DMA Controller (DW) chapter on page 90 and Trigger Multiplexer Block chapter on page 290.

# 31.4 Logical Transfer Modes

The USB block in PSoC 6 MCUs supports two types of logical transfers. The logical transfers can be configured using the register setting for each endpoint. Any of the logical transfer methods can be adapted to support the three types of data transfers (Interrupt, Bulk, and Isochronous) mentioned in the USB 2.0 specification. The control transfer is mandatory in any USB device.

The logical transfer mode is a combination of memory management and DMA configurations. The logical transfer modes are related to the data transfer within the USB (to and from the SRAM memory unit for each endpoint). It does not represent the transfer methods between the device and the host (the transfer types specified in the USB 2.0 specification).

The USB supports two basic types of transfer modes:

- Store and Forward mode
  - Manual Memory Management with No DMA Access (Mode 1)
  - Manual Memory Management with Manual DMA Access (Mode 2)
- Cut Through mode
  - Automatic Memory Management with Automatic DMA Access (Mode 3)
- Table 31-1 gives a comparison of the two transfer modes.

Feature	Store and Forward Mode	Cut Through Mode
SRAM Memory Usage	Requires more memory	Requires less memory
SRAM Memory Manage- ment	Manual	Auto
SRAM Memory Sharing	512 bytes of SRAM shared between endpoints. Sharing is done by firmware.	Each endpoint is allocated a lesser share of memory auto- matically by the block. The remaining memory is available as "common area." This common area is used during the transfer.
IN Command	Entire packet present in SRAM memory before the IN command is received.	Memory filled with data only when SRAM IN command is received. Data is given to host when enough data is avail- able (based on DMA configuration). Does not wait for the entire data to be filled.
OUT Command	Entire packet is written to SRAM memory on OUT command. After entire data is available, it is copied from SRAM memory to the USB device.	Waits only for enough bytes (depends on DMA configura- tion) to be written in SRAM memory. When enough bytes are present, it is immediately copied from SRAM memory to the USB device.
Transfer of Data	Data is transferred when all bytes are written to the memory.	Data is transferred when enough bytes are available. It does not wait for the entire data to be filled.
Types Based on DMA	No DMA mode Manual DMA mode	Only Auto DMA mode
Supported Transfer Types	Ideal for interrupt and bulk transfers	Ideal for Isochronous transfer

Table 31-1. USB Transfer Modes

Every endpoint has a set of registers that need to be handled during the modes of operation, as detailed in Table 31-2.



#### Table 31-2. Endpoint Registers

Register	Comment	Content	Usage
USBDEV_ARB_RWx_WA	Endpoint Write Address Register	Address of the SRAM	This register indicates the SRAM location to which the data in the data register is to be written.
USBDEV_ARB_RWx_RA	Endpoint Read Address Register	Address of the SRAM	This register indicates the SRAM location from which the data must be read and stored to the data register.
			Data register is read/written to perform any transaction.
USBDEV ARB RWx DR	Endpoint Data Regis-	8-Bit Data	IN command: Data written to the data register is copied to the SRAM location specified by the WA register. After write, the WA value is automatically incremented to point to the next memory location.
USBDEV_ARB_RWX_DR ter		o Di Dia	OUT command: Data available in the SRAM location pointed by the USBDEV_ARB_RWx_RA register is read and stored to the DR. When the DR is read, the value of USBDEV_ARB_R- Wx_RA is automatically incremented to point to the next SRAM memory location that must be read.
			Holds the number of bytes that can be transferred.
USBDEV SIE EPx-			IN command: Holds the number of bytes to be transferred to host.
_CNT0 and USB- DEV_SIE_EPx_CNT1	Endpoint Byte Count Register	Number of Bytes	OUT command: Holds the maximum number of bytes that can be received. The firmware programs the maximum num- ber of bytes that can be received for that endpoint. The SIE updates the register with the number of bytes received for the endpoint.
"Mode" bits in USB- DEV_SIE_EPx_CR0	Mode Values	Response to the Host	Controls how the USB device responds to the USB traffic and the USB host. Some examples of modes are ACK, NAK, and STALL.

In Manual memory management, the endpoint read and endpoint write address registers are updated by the firmware. So the memory allocation can be done by the user. The memory allocation decides which endpoints are active; that is, you can decide to share the 512 bytes for all the eight endpoints or a lesser number of endpoints.

In Automatic memory management, the endpoint read and endpoint write address registers are updated by the USB block. The block assigns memory to the endpoints that are activated using the USBDEV\_EP\_ACTIVE register. The size of memory allocated depends on the value in the USBDEV\_BUF\_SIZE register. The remaining memory, after allocation, is called the common area memory and is used for data transfer.


In all of these modes, either the 8-bit endpoint data register or the 16-bit endpoint data register can be used to read/write to the endpoint buffer. While transferring data to the 16-bit data registers, ensure that the corresponding SRAM memory address locations are also 16-bit aligned.

In the following text, the algorithm for the IN and OUT transaction for each mode is discussed. An IN transaction is when the data is read by the USB host (for example, PC). An OUT transaction is when the data is written by the USB host to the USB device. The choice of using the DMA and memory management can be configured using the USBDEV\_ARB\_EPx\_CFG register.



# 31.4.1 Manual Memory Management with No DMA Access

All operations in this mode are controlled by the CPU and works in a store-and-forward operation mode. An entire packet is transferred to the memory and a mode bit (such as ACK IN or ACK OUT) is set by the CPU. The SIE responds appropriately to an IN/OUT token received from the host. All memory space management is handled by the CPU.



## 31.4.2 Manual Memory Management with DMA Access

This mode is similar to the No DMA Access except that write/read of packets is performed by the DMA. A DMA request for an endpoint is generated by setting the DMA\_CFG bit in the USBDEV\_ARB\_EPx\_CFG register. When the DMA service is granted and is done (DMA\_GNT), an arbiter interrupt can be programmed to occur. The transfer is done using a single DMA cycle or multiple DMA cycles. After completion of every DMA cycle, the arbiter interrupt (DMA\_GNT) is generated. Similarly, when all the data bytes (programmed in byte count) are written to the memory, the arbiter interrupt occurs and the IN\_BUF\_-FULL bit is set.







Figure 31-5 and Figure 31-6 show the flow charts for manual DMA IN and OUT transactions respectively.



#### Figure 31-6. Manual DMA OUT Transaction



## 31.4.3 Automatic DMA Mode

This is the Automatic memory management mode with auto DMA access. The CPU programs the initial buffer size requirement for IN/OUT packets and informs the arbiter block of the endpoint configuration details for the particular application. The block then controls memory partitioning and handling of all memory pointers. During memory allocation, each active IN endpoint (set by the USBDEV\_EP\_ACTIVE and USBDEV\_EP\_TYPE registers) is allocated a small amount of memory configured using the USBDEV\_BUF\_SIZE register (32 bytes for each of the eight endpoints). The

remaining memory (256 bytes) is left as common area and is common for all endpoints.

In this mode, the memory requirement is less and it is suitable for full-speed isochronous transfers up to 1023 bytes.

When an IN command is sent by the host, the device responds with the data present in the dedicated memory area for that endpoint. It simultaneously issues a DMA request for more data for that EP. This data fills up the common area. The device does not wait for the entire packet of data to be available. It waits only for the (USBDEV\_DMA\_-THRES\_MSB, USBDEV\_DMA\_THRES) number of data available in the SRAM memory and begins the transfer from the common area.


Similarly, when an OUT command is received, the data for the OUT endpoint is written to the common area. When some data (greater than USBDEV\_DMA\_THRES\_MSB, USBDEV\_DMA\_THRES) is available in the common area, the arbiter block initiates a DMA request and the data is immediately written to the device. The device does not wait for the common area to be filled.


This mode requires configuration of the USBDEV DMA THRES and USBDEV DMA THRES MSB registers to hold the number of bytes that can be transferred in one DMA transfer (32 bytes). Similarly, the burst count of the DMA should always be equal to the value set in the USBDEV\_DMA\_THRES registers. Apart from the DMA configuration, this mode also needs the configuration of the USBDEV BUF SIZE for the IN and the OUT buffers and the USBDEV\_EP\_ACTIVE and the USBDEV EP TYPE registers.

Each DMA channel has two descriptors and both of them are used in this mode. Each descriptor is considered as a data chunk of 32 bytes and it executes according to the trigger mechanism. The descriptors are chained and hence 64 bytes can be transferred without firmware interaction. When both descriptors complete the endpoint DMA done interrupt and the DMA error interrupt triggers (due to the lack of data to transfer). The descriptors are updated to advance the source SRAM (IN endpoint) or destination SRAM (OUT endpoint) pointer locations and then enabled again. This sequence continues till all data is transferred.


The steps for IN and OUT transactions using automatic DMA mode are shown in Figure 31-7 and Figure 31-8.












#### Figure 31-8. OUT Transaction using Automatic DMA Mode

# 31.4.4 Control Endpoint Logical Transfer

The control endpoint has a special logical transfer mode. It does not share the 512 bytes of memory. Instead, it has a dedicated 8-byte register buffer (USBDEV\_EP0\_DRx registers). The IN and OUT transaction for the control endpoint is detailed in the following figures.






Are all bytes

transferred?

End

Yes

No



End

#### nsaction Figure 31-10. Control Endpoint OUT Transaction



# 31.5 USB Power Modes

The USB supports two modes of operation:

- Active mode: In this mode, the USB is powered up and clocks are turned on.
- Low-power (Deep Sleep) mode: In this mode, all clocks except the low-frequency clock are turned off.

Before entering low-power mode, the firmware should enable the GPIO interrupt (falling edge interrupt) on the D+ pin. The USB suspend mode can be determined by monitoring the SOF interrupt; this means, if there is no SOF interrupt from the USB for more than 3 ms, the USB goes into suspend mode and the block can be put into low-power mode by the firmware.

If there is any activity on the USB bus, D+ will be pulled low, which will cause a CPU interrupt. This interrupt can be used to wake up the USB device.

# 31.6 USB Device Registers

Name	Description
USBDEV_EP0_DR	Control endpoint EP0 data register
USBDEV_CR0	USB control 0 register
USBDEV_CR1	USB control 1 register
USBDEV_SIE_EP_INT_EN	USB SIE data endpoint interrupt enable register
USBDEV_SIE_EP_INT_SR	USB SIE data endpoint interrupt status
USBDEV_SIE_EPx_CNT0	Non-control endpoint count register
USBDEV_SIE_EPx_CNT1	Non-control endpoint count register
USBDEV_SIE_EPx_CR0	Non-control endpoint's control register
USBDEV_USBIO_CR0	USBIO control 0 register
USBDEV_USBIO_CR2	USBIO control 2 register
USBDEV_USBIO_CR1	USBIO control 1 register
USBDEV_DYN_RECONFIG	USB dynamic reconfiguration register
USBDEV_SOF0	Start of frame register
USBDEV_SOF1	Start of frame register
USBDEV_OSCLK_DR0	Oscillator lock data register 0
USBDEV_OSCLK_DR1	Oscillator lock data register 1
USBDEV_EP0_CR	Endpoint0 control register
USBDEV_EP0_CNT	Endpoint0 count register
USBDEV_ARB_RWx_WA	Endpoint write address value register. Pointer value increments by 1 when accessed by CPU/debugger
USBDEV_ARB_RWx_WA_MSB	Endpoint write address value register
USBDEV_ARB_RWx_RA	Endpoint read address value register. Pointer value increments by 1 when accessed by CPU/debugger
USBDEV_ARB_RWx_RA_MSB	Endpoint read address value register
USBDEV_ARB_RWx_DR	Endpoint data register
USBDEV_BUF_SIZE	Dedicated endpoint buffer size register
USBDEV_EP_ACTIVE	Endpoint active indication register
USBDEV_EP_TYPE	Endpoint type (IN/OUT) indication register
USBDEV_ARB_EPx_CFG	Endpoint configuration register
USBDEV_ARB_EPx_INT_EN	Endpoint interrupt enable register
USBDEV_ARB_EPx_SR	Endpoint interrupt enable register
USBDEV_ARB_CFG	Arbiter configuration register
USBDEV_USB_CLK_EN	USB block clock enable register



Name	Description
USBDEV_ARB_INT_EN	Arbiter interrupt enable register
USBDEV_ARB_INT_SR	Arbiter interrupt status register
USBDEV_CWA	Common area write address register
USBDEV_CWA_MSB	Endpoint read address value register
USBDEV_DMA_THRES	DMA burst / threshold configuration register
USBDEV_DMA_THRES_MSB	DMA burst / threshold configuration register
USBDEV_BUS_RST_CNT	Bus reset count register
USBDEV_MEM_DATA	Data register
USBDEV_SOF16	Start of frame register
USBDEV_OSCLK_DR16	Oscillator lock data register
USBDEV_ARB_RWx_WA16	Endpoint write address value register. Pointer value increments by 2 when accessed by CPU/debugger
USBDEV_ARB_RWx_RA16	Endpoint read address value register. Pointer value increments by 2 when accessed by CPU/debugger
USBDEV_ARB_RWx_DR16	Endpoint data register
USBDEV_DMA_THRES16	DMA burst / threshold configuration register
USBLPM_POWER_CTL	Power control register
USBLPM_USBIO_CTL	USB IO control register
USBLPM_FLOW_CTL	Flow control register
USBLPM_LPM_CTL	LPM control register
USBLPM_LPM_STAT	LPM status register
USBLPM_INTR_SIE	USB SOF, BUS RESET, and EP0 interrupt status register
USBLPM_INTR_SIE_SET	USB SOF, BUS RESET, and EP0 interrupt set register
USBLPM_INTR_SIE_MASK	USB SOF, BUS RESET,, and EP0 interrupt mask register
USBLPM_INTR_SIE_MASKED	USB SOF, BUS RESET, and EP0 interrupt masked register
USBLPM_INTR_LVL_SEL	Select interrupt level for each interrupt source register
USBLPM_INTR_CAUSE_HI	High-priority interrupt cause register
USBLPM_INTR_CAUSE_MED	Medium-priority interrupt cause register
USBLPM_INTR_CAUSE_LO	Low-priority interrupt cause register

# 32. LCD Direct Drive



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The PSoC 6 MCU Liquid Crystal Display (LCD) drive system is a highly configurable peripheral that allows the device to directly drive STN and TN segment LCDs.

# 32.1 Features

The PSoC 6 MCU LCD segment drive block has the following features:

- Supports up to 52 segments and 8 commons
- Supports Type A (standard) and Type B (low-power) drive waveforms
- Any GPIO can be configured as a common or segment
- Supports five drive methods:
  - Digital correlation
  - PWM at 1/2 bias
  - PWM at 1/3 bias
  - □ PWM at 1/4 bias
- Ability to drive 3-V displays from 1.8 V V<sub>DD</sub> in Digital Correlation mode
- Operates in Active, Sleep, and Deep Sleep modes
- Digital contrast control

# 32.2 Architecture

## 32.2.1 LCD Segment Drive Overview

A segmented LCD panel has the liquid crystal material between two sets of electrodes and various polarization and reflector layers. The two electrodes of an individual segment are called commons (COM) or backplanes and segment electrodes (SEG). From an electrical perspective, an LCD segment can be considered as a capacitive load; the COM/SEG electrodes can be considered as the rows and columns in a matrix of segments. The opacity of an LCD segment is controlled by varying the root-mean-square (RMS) voltage across the corresponding COM/SEG pair.

The following terms/voltages are used in this chapter to describe LCD drive:

- V<sub>RMSOFF</sub>: The voltage that the LCD driver can realize on segments that are intended to be off.
- V<sub>RMSON</sub>: The voltage that the LCD driver can realize on segments that are intended to be on.

Discrimination Ratio (D): The ratio of V<sub>RMSON</sub> and V<sub>RMSOFF</sub> that the LCD driver can realize. This depends on the type of waveforms applied to the LCD panel. Higher discrimination ratio results in higher contrast.

Liquid crystal material does not tolerate long term exposure to DC voltage. Therefore, any waveforms applied to the panel must produce a 0-V DC component on every segment (on or off). Typically, LCD drivers apply waveforms to the COM and SEG electrodes that are generated by switching between multiple voltages. The following terms are used to define these waveforms:

- Duty: A driver is said to operate in 1/M duty when it drives 'M' number of COM electrodes. Each COM electrode is effectively driven 1/M of the time.
- **Bias**: A driver is said to use 1/B bias when its waveforms use voltage steps of (1/B) × VDRV. VDRV is the highest drive voltage in the system (equals V<sub>DD</sub>). The PSoC 6 MCU supports 1/2, 1/3, and 1/4 biases in PWM drive modes.
- Frame: A frame is the length of time required to drive all the segments. During a frame, the driver cycles through the commons in sequence. All segments receive 0-V DC (but non-zero RMS voltage) when measured over the entire frame.

The PSoC 6 MCU supports two different types of drive waveforms in all drive modes. These are:

- **Type-A Waveform**: In this type of waveform, the driver structures a frame into M sub-frames. 'M' is the number of COM electrodes. Each COM is addressed only once during a frame. For example, COM[i] is addressed in sub-frame i.
- **Type-B Waveform**: The driver structures a frame into 2M sub-frames. The two sub-frames are inverses of each other. Each COM is addressed twice during a frame. For example, COM[i] is addressed in sub-frames i and M+i. Type-B waveforms are slightly more power efficient because it contains fewer transitions per frame.

## 32.2.2 Drive Modes

The PSoC 6 MCU supports the following drive modes.

- PWM drive at 1/2 bias
- PWM drive at 1/3 bias
- PWM drive at 1/4 bias with CLK\_PERI and CLK\_MF
- Digital correlation

### 32.2.2.1 *PWM Drive*

In PWM drive mode, multi-voltage drive signals are generated using a PWM output signal together with the intrinsic resistance and capacitance of the LCD. Figure 32-1 illustrates this.







Figure 32-1. PWM Drive (at 1/3 Bias)

The output waveform of the drive electronics is a PWM waveform. With the Indium Tin Oxide (ITO) panel resistance and the segment capacitance to filter the PWM, the voltage across the LCD segment is an analog voltage, as shown in Figure 32-1. This figure illustrates the generation of a 1/3 bias waveform (four commons and voltage steps of  $V_{DD}/3$ ). See the Clocking System chapter on page 240 for details.

The PWM is derived from either CLK\_LF/CLK\_MF (low-speed operation) or CLK\_PERI (high-speed operation). See the Clocking System chapter on page 240 for more details of peripheral and low-frequency clocks. The filtered analog voltage across the LCD segments typically runs at low frequency for segment LCD driving. To acquire higher contrast performance in Deep Sleep mode, PWM mode can be selected while the low-speed generator is configured running at CLK\_MF. CLK\_MF is sourced from IMO, which can be enabled in Deep Sleep mode.


Figure 32-2 and Figure 32-3 illustrate the Type A and Type B waveforms for COM and SEG electrodes for 1/2 bias and 1/4 duty. Only COM0/COM1 and SEG0/SEG1 are drawn for demonstration purpose. Similarly, Figure 32-4 and Figure 32-5 illustrate the Type A and Type B waveforms for COM and SEG electrodes for 1/3 bias and 1/4 duty.






#### Figure 32-2. PWM1/2 Type-A Waveform Example






#### Figure 32-3. PWM1/2 Type-B Waveform Example




#### One frame of Type B waveform (addresses all segments twice)

Resulting voltage across segments


 $(V_{DC} = 0)$ 








#### Figure 32-4. PWM1/3 Type-A Waveform Example




# One Frame\_of Type A Waveform (addresses all segments once)





#### Figure 32-5. PWM1/3 Type-B Waveform Example



one Frame فن f Type B Waveform (addresses all segments twice)



The effective RMS voltage for ON and OFF segments can be calculated easily using these equations:

$$V_{RMS(OFF)} = \sqrt{\frac{2(B-2)^2 + 2(M-1)}{2M}} x \left(\frac{V_{DRV}}{B}\right)$$
  
Equation 32-1  
$$V_{RMS(ON)} = \sqrt{\frac{2B^2 + 2(M-1)}{2M}} x \left(\frac{V_{DRV}}{B}\right)$$
  
Equation 32-2

Where B is the bias and M is the duty (number of COMs).

For example, if the number of COMs is four, the resulting discrimination ratios (D) for 1/2 and 1/3 biases are 1.528 and 1.732, respectively. 1/3 bias offers better discrimination ratio in two and three COM drives also. Therefore, 1/3 bias offers better contrast than 1/2 bias and is recommended for most applications. 1/4 bias is available only in high-speed operation of the LCD. They offer better discrimination ratio especially when used with high COM designs (more than four COMs).


While using the low-speed operation of LCD with CLK\_LF (32 kHz), to drive a low-capacitance display with acceptable ripple and fall time, additional external series resistances of 100 k-1 M $\Omega$  should be used. External resistors are not required for PWM frequencies greater than ~1 MHz. The ideal PWM frequency depends on the capacitance of the display and the internal ITO resistance of the ITO routing traces.

The 1/2 bias mode has the advantage that PWM is only required on the COM signals; the SEG signals use only logic levels, as shown in Figure 32-2 and Figure 32-3.

## 32.2.2.2 Digital Correlation


The digital correlation mode, instead of generating bias voltages between the rails, takes advantage of the characteristic of LCDs that the contrast of LCD segments is determined by the RMS voltage across the segments. In this approach, the correlation coefficient between any given pair of COM and SEG signals determines whether the corresponding LCD segment is on or off. Thus, by doubling the base drive frequency of the COM signals in their inactive sub-frame intervals, the phase relationship of the COM and SEG drive signals can be varied to turn segments on and off. This is different from varying the DC levels of the signals as in the PWM drive approach. Figure 32-8 and Figure 32-9 are example waveforms that illustrate the principles of operation.







#### Figure 32-6. Digital Correlation Type-A Waveform

one Frame اهن f Type A Waveform (addresses all segments once)










#### Figure 32-7. Digital Correlation Type-B Waveform

one Frame في f Type B Waveform (addresses all segments twice)





The RMS voltage applied to on and off segments can be calculated as follows:

$$V$$

$$RMS(OFF) = \sqrt{\frac{(M-1)}{2M}}x(V_{DD})$$

$$V$$

$$RMS(ON) = \sqrt{\frac{2+(M-1)}{2M}}x(V_{DD})$$

Where B is the bias and M is the duty (number of COMs). This leads to a discrimination ratio (D) of 1.291 for four COMs. Digital correlation mode also has the ability to drive 3-V displays from 1.8-V V<sub>DD</sub>.

# 32.2.3 Recommended Usage of Drive Modes

The PWM drive mode has higher discrimination ratios compared to the digital correlation mode, as explained in 32.2.2.1 PWM Drive and 32.2.2.2 Digital Correlation. Therefore, the contrast in digital correlation method is lower than PWM method but digital correlation has lower power consumption because its waveforms toggle at low frequencies.


The digital correlation mode creates reduced, but acceptable contrast on TN displays, but no noticeable difference in contrast or viewing angle on higher contrast STN displays. Because each mode has strengths and weaknesses, recommended usage is as follows.

Table 32-1. Recommended Usage of Drive Modes

Display Type	Deep Sleep Mode	Sleep/Active Mode	Notes	
Four COM TN Glass	Digital correlation or PWM at CLK_MF PWM 1/3 bias		Firmware must switch between LCD drive modes before going to deep sleep or waking up.	
Four COM STN Glass	Digital correlation		No contrast advantage for PWM drive with STN glass.	
Eight COM, STN	PWM at CLK_MF	PWM 1/4 bias	The low-speed CLK_LF is not fast enough to make the PWM work at high multiplex ratios.	

# 32.2.4 Digital Contrast Control

In all drive modes, digital contrast control can be used to change the contrast level of the segments. This method reduces contrast by reducing the driving time of the segments. This is done by inserting a 'Dead-Time' interval after each frame. During dead time, all COM and SEG signals are driven to a logic 1 state. The dead time can be controlled in fine resolution. Figure 32-8 illustrates the dead-time contrast control method for 1/3 bias and 1/4 duty implementation.





# 32.3 PSoC 6 MCU Segment LCD Direct Drive




Figure 32-9. Block Diagram of LCD Direct Drive System

The LCD controller block contains two generators: highspeed (HS) generator and low-speed (LS) generator. The HS generator runs off CLK\_HF while LS generator runs off CLK\_MF or CLK\_LF according to the MMIO configuration. Both the generators support PWM and digital correlation drive modes. PWM drive mode with low-speed generator requires external resistors, as explained in PWM Drive on page 523.

The multiplexer selects one of these two generator outputs to drive LCD, as configured by the firmware. The LCD pin logic block routes the COM and SEG outputs from the generators to the corresponding I/O matrices. Any GPIO can be used as either COM or SEG. This configurable pin assignment for COM or SEG is implemented in GPIO and I/O matrix; see High-Speed I/O Matrix. These two generators share the same configuration registers. These memory mapped I/O registers are connected to the system bus (AHB) using an AHB interface.

The LCD controller works in three device power modes: Active, Sleep, and Deep Sleep. High-speed operation is supported in Active and Sleep modes. Low-speed operation is supported in Active, Sleep, and Deep Sleep modes. The LCD controller is unpowered in Hibernate mode.

# 32.3.1 High-Speed and Low-Speed Master Generators

The high-speed and low-speed master generators are similar to each other. The only exception is that the high-speed version has larger frequency dividers to generate the frame and sub-frame periods. The high-speed generator is in the active power domain and the low-speed generator is in the Deep Sleep power domain. A single set of configuration registers is provided to control both high-speed and low-speed blocks. Each master generator has the following features and characteristics:

- Register bit configuring the block for either Type A or Type B drive waveforms (LCD\_MODE bit in LCD0\_-CONTROL register).
- Register bits to select the number of COMs (COM\_NUM field in LCD0\_CONTROL register).
- Operating mode configuration bits enabled to select one of the following:
  - Digital correlation
  - PWM 1/2 bias
  - PWM 1/3 bias
  - PWM 1/4 bias (not supported in low-speed generator)



 Off/disabled. Typically, one of the two generators will be configured to be Off

OP\_MODE and BIAS fields in LCD0\_CONTROL bits select the drive mode.

- A counter to generate the sub-frame timing. The SUB-FR\_DIV field in the LCD0\_DIVIDER register determines the duration of each sub-frame. If the divide value written into this counter is C, the sub-frame period is 4 × (C+1).The low-speed and high-speed generators have a 16-bit counter.
- A counter to generate the dead time period. These counters have the same number of bits as the sub-frame period counters and use the same clocks. DEAD\_DIV field in the LCD0\_DIVIDER register controls the dead time period.

# 32.3.2 Multiplexer and LCD Pin Logic

The multiplexer selects the output signals of either highspeed or low-speed master generator blocks and feeds it to the LCD pin logic. This selection is controlled by the configuration and control register. The LCD pin logic uses the subframe signal from the multiplexer to choose the display data. This pin logic will be replicated for each LCD pin.

# 32.3.3 Display Data Registers

Each LCD segment pin is part of an LCD port with its own display data register, LCD0 DATAx. The device has eight such LCD ports. Note that these ports are not real pin ports but the ports/connections available in the LCD hardware for mapping the segments to commons. Each LCD segment configured is considered as a pin in these LCD ports. The LCD0 DATAxx registers are 32-bit wide and store the ON/ OFF data for all SEG-COM combination enabled in the design. For example, LCD0 DATA0x holds SEG-COM data for COM0 to COM3 and LCD0 DATA1x holds SEG-COM data for COM4 to COM7. The bits [4i+3:4i] (where 'i' is the pin number) of each LCD0 DATAxx register represent the ON/OFF data for Pin[i], as shown in Table 32-2. The LCD0\_DATAxx register should be programmed according to the display data of each frame. The display data registers are Memory Mapped I/O (MMIO) and accessed through the AHB slave interface. See the PSoC 61 datasheet/PSoC 62 datasheet for the pin connections.

Table 32-2.	SEG-COM Mapping	Example of LCD0	DATA00 Register	(each SEG is a	pin of the LCD p	ort)

BITS[31:28] = PIN_7[3:0]		BITS[27:24] = PIN_6[3:0]					
PIN_7-COM3	PIN_7-COM2	PIN_7-COM1	PIN_7-COM0	PIN_6-COM3	PIN_6-COM2	PIN_6-COM1	PIN_6-COM0
BITS[23:20] = PIN_5[3:0]		BITS[19:16] = PIN_4[3:0]					
PIN_5-COM3	PIN_5-COM2	PIN_5-COM1	PIN_5-COM0	PIN_4-COM3	PIN_4-COM2	PIN_4-COM1	PIN_4-COM0
BITS[15:12] = PIN_3[3:0]			-	BITS[11:8] = PIN_2[3:0]			
PIN_3-COM3	PIN_3-COM2	PIN_3-COM1	PIN_3-COM0	PIN_2-COM3	PIN_2-COM2	PIN_2-COM1	PIN_2-COM0
BITS[7:3] = PIN_1[3:0]			BITS[3:0] =	PIN_0[3:0]			
PIN_1-COM3	PIN_1-COM2	PIN_1-COM1	PIN_1-COM0	PIN_0-COM3	PIN_0-COM2	PIN_0-COM1	PIN_0-COM0

# 32.4 Register List

Table 32-3. LCD Direct Drive Register List

Register Name	Description
LCD0_ID	This register includes the information of LCD controller ID and revision number
LCD0_DIVIDER	This register controls the sub-frame and dead-time period
LCD0_CONTROL	This register is used to configure high-speed and low-speed generators
LCD0_DATA0x	LCD port pin data register for COM0 to COM3
LCD0_DATA1x	LCD port pin data register for COM4 to COM7


# Section E: Analog Subsystem




This section encompasses the following chapters:

- CapSense chapter on page 536
- Analog Reference Block chapter on page 537
- Temperature Sensor chapter on page 541
- SAR ADC chapter on page 545
- Low-Power Comparator chapter on page 570
- Continuous Time DAC chapter on page 576
- Continuous Time Block mini (CTBm) chapter on page 589
- Analog Routing chapter on page 597

# **Top Level Architecture**









The CapSense system can measure the self-capacitance of an electrode or the mutual capacitance between a pair of electrodes. In addition to capacitive sensing, the CapSense system can function as an ADC to measure voltage on any GPIO pin that supports the CapSense functionality.

The CapSense touch sensing method in PSoC 6 MCUs, which senses self-capacitance, is known as CapSense Sigma Delta (CSD). Similarly, the mutual-capacitance sensing method is known as CapSense Cross-point (CSX). The CSD and CSX touch sensing methods provide the industry's best-in-class signal-to-noise ratio (SNR), high touch sensitivity, low-power operation, and superior EMI performance.

CapSense touch sensing is a combination of hardware and firmware techniques. Therefore, use the CapSense component provided by the ModusToolbox IDE to implement CapSense designs. See the *PSoC 4 and PSoC 6 MCU CapSense Design Guide* for more details.

# 34. Analog Reference Block



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples


The Analog Reference block (AREF) generates highly accurate reference voltage and currents needed by the programmable analog subsystem (PASS) and CapSense (CSD) blocks.

# 34.1 Features

- Provides accurate bandgap references for PASS and CSD subsystems
- 1.2-V voltage reference (V<sub>REF</sub>) generator
- Option to output alternate voltage references routed from SRSS or from an external pin
- Proportional to absolute temperature (IPTAT) current reference generation
- Zero dependency to absolute temperature (IZTAT) flat current reference generation, which is independent of temperature variations
- Option to generate IZTAT from SRSS generated current reference
- Option to enable or disable references in System Deep-Sleep mode



# 34.2 Architecture



#### Figure 34-1. AREF Block Diagram

Figure 34-1 shows the architecture of the Analog Reference (AREF) block. It consists of a bandgap reference circuit, which generates 1.2 V voltage reference (VREFBG) and a positive temperature coefficient current reference (IPTAT). Options for the voltage reference include 0.8 V reference from the SRSS block and an external reference from a dedicated pin (see the PSoC 61 datasheet/PSoC 62 datasheet for pin number). Application use cases of the selected voltage reference (V<sub>REF</sub>) include setting the reference in the CTBm opamp amplifier/comparator, CTDAC (using CTBm opamp as buffer), SAR ADCs, and CapSense blocks. The voltage reference can be routed to an external pin through a CTBm opamp configured as buffer.

IPTAT is used in the CTBm block for opamp offset drift compensation. It can be scaled to either 0.1 µA or 1 µA; these values are defined at room temperature.

The AREF block also generates zero-temperature coefficient IZTAT reference current (1 µA), which remains stable over temperature. The other option for IZTAT reference is the 1 µA current derived from the 250-nA reference current from SRSS. Selected IZTAT reference current is used in CTBm, SAR ADCs, and CapSense blocks. It is also possible to redirect the IPTAT current to the IZTAT output going to the CTBm block. When IPTAT is configured to 0.1 µA, power consumption in the CTBm opamp can be lowered. This, however, leads to reduced gain-bandwidth product of the opamp. See the PSoC 61 datasheet/PSoC 62 datasheet for the specifications.

Current mirror circuits are used to generate multiple current references to drive to different analog blocks. The AREF block can be enabled to work in System Deep Sleep mode. It is not available in the System Hibernate mode.



The following sections explain the configurations in detail.

# 34.2.1 Bandgap Reference Block

The AREF block contains a local bandgap reference generator, which has tighter accuracy, temperature stability, and lower noise than the SRSS bandgap reference. The bandgap reference block provides a temperature stable voltage ( $V_{REFBG}$ ) and an additional current that tracks temperature (IPTAT). See the PSoC 61 datasheet/PSoC 62 datasheet to know the accuracy of  $V_{REFBG}$ .

IPTAT current can be scaled to either 0.1  $\mu$ A or 1  $\mu$ A using CTB\_IPTAT\_SCALE bit of the PASS\_AREF\_AREF\_CTRL register.

Table 34-1	Banddan	References in AREF
	Danuyap	

Bandgap Reference Outputs	Value
VREFBG	1.2 V
IPTAT	1 μA (if CTB_IPTAT_SCALE = 0) or 0.1 μA (if CTB_IPTAT_SCALE = 1)

The AREF block is enabled by writing '1' into the ENABLED bit of the PASS\_AREF\_AREF\_CTRL register.

# 34.2.2 V<sub>RFF</sub> Reference Voltage Selection Multiplexer Options

The multiplexer in AREF is used to select the sources for the output voltage reference. The following options are available for selection using VREF\_SEL bits of the PASS\_AREF\_AREF\_CTRL register.

Table 34-2. Reference Voltage Multiplexer Options

VREF_SEL[1:0]	Description
	Routes the V <sub>REF</sub> from SRSS (0.8 V)
00 (SRSS)	<b>Note:</b> SRSS references are not available in System Deep Sleep power mode. This option should not be used if the analog blocks – CTBm and SAR ADCs are required to be functional in System Deep Sleep mode.
01 (LOCAL)	Routes locally generated bandgap reference (1.2V)
02 (EXTERNAL)	Routes the reference from the external pin – AREF_EXT_VREF <sup>a</sup>

a. The AREF\_EXT\_VREF pin is different from the V<sub>REF</sub> pin. V<sub>REF</sub> pin is used by SAR ADC to take the reference directly bypassing the reference voltage from AREF.

# 34.2.3 Zero Dependency To Absolute Temperature Current Generator (I<sub>ZTAT</sub>)

The IZTAT current generator uses the output of the selected reference voltage ( $V_{REF}$ ) to generate a precise current reference, which has a low variation over temperature.

Table 34-3. IZTAT Reference

IZTAT Reference Outputs	Value
IZTAT	1 μΑ



### 34.2.3.1 IZTAT Selection Multiplexer Options

IZTAT output current can be derived from the SRSS reference current (250 nA) or the reference current from the local IZTAT generator. The selection is made using IZTAT\_SEL bit of the PASS\_AREF\_AREF\_CTRL register.

Table 34-4. IZTAT Multiplexer Options

IZTAT_SEL	Description
	Uses SRSS current reference
0 (SRSS)	<b>Note:</b> SRSS references are not available in System Deep Sleep mode. This option should not be used if the analog blocks - CTBm or SAR ADCs are required to be functional in the System Deep Sleep mode.
1 (LOCAL)	Uses locally generated reference current

### 34.2.4 Startup Modes

AREF supports two startup modes, which provide a trade-off between wakeup time and noise performance when transitioning from the OFF to ON state. This is selected using the AREF\_MODE bit of the PASS\_AREF\_AREF\_CTRL register. The FAST\_START mode enables faster wakeup, but with higher noise levels. Firmware can switch to NORMAL mode after the FAST\_START settling time to achieve better noise performance.

AREF_MODE	Description
0 (NORMAL)	Normal startup mode
1 (FAST_START)	Fast startup mode

### 34.2.5 Low-Power Modes

AREF's voltage and current references can be made available during the Deep Sleep power mode. This is configured using the DEEPSLEEP\_ON bit in the PASS\_AREF\_AREF\_CTRL register. Individual references can be active by configuring DEEPSLEEP MODE as shown in Table 34-6.

Note: These options are applicable only when DEEPSLEEP\_ON = 1.

DEEPSLEEP_MODE[1:0]	Description
00 (OFF)	All references are OFF during Deep Sleep
01 (IPTAT)	IPTAT is ON during Deep Sleep. This mode enables fast wakeup from Deep Sleep. However, IPTAT is not avail- able for use by the CTBm block.
10 (IPTAT_IZTAT)	IPTAT is ON during Deep Sleep and available to CTBm. To use this mode, IPTAT current should be redirected to IZTAT output by setting the CTB_IPTAT_REDIRECT bit of the PASS_AREF_AREF_CTRL register to '1'.
111 (IPIAL IZIAL VREE)	IPTAT, IZTAT, and VREF are ON and available to other analog blocks (CTBm, CTDAC, SAR ADCs) during Deep Sleep

## 34.3 Registers

Table 34-7. List of AREF Registers

Register	Comment	Features
PASS_AREF_AREF_CTRL	AREF control register	Reference selection, startup time, and low-power mode.

# 35. Temperature Sensor



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

This product line has two on-chip temperature sensors that are used to measure the internal die temperature. The sensor consists of a transistor connected in diode configuration.

## 35.1 Features


- Measures device temperature
- Voltage output can be internally connected to SAR ADC for digital readout. Each temperature sensor connects to one of the SAR ADCs.
- Factory calibrated parameters

## 35.2 Architecture

The temperature sensor consists of a single bipolar junction transistor (BJT) in the form of a diode. The transistor is biased using a reference current  $I_{REF}$  from the analog reference block (see the Analog Reference Block chapter on page 537 for more details). Its base-to-emitter voltage ( $V_{BE}$ ) has a strong dependence on temperature at a constant collector current and zero collector-base voltage. This property is used to calculate the die temperature by measuring the  $V_{BE}$  of the transistor using the SAR ADC, as shown in Figure 35-1.







The analog output from the sensor ( $V_{BE}$ ) is measured using the SAR ADC. Die temperature in °C can be calculated from the ADC results as given in the following equation:

$$Temp = (A \times SAR_{out} + 2^{10} \times B) + T_{adjust}$$
Equation 35-1

- Temp is the slope compensated temperature in °C represented as Q16.16 fixed point number format.
- 'A' is the 16-bit multiplier constant. The value of A is determined using the PSoC 6 MCU characterization data of two point slope calculation. It is calculated as given in the following equation.

$$A = (\text{signed int}) \left( 2^{16} \left( \frac{100^{\circ}\text{C} - (-40^{\circ}\text{C})}{\text{SAR}_{100^{\circ}\text{C}} - \text{SAR}_{-40^{\circ}\text{C}}} \right) \right)$$
Equation 35-2

Where,

 $SAR_{100C}$  = ADC counts at 100 °C

SAR\_40C = ADC counts at -40 °C

Constant 'A' is stored in a register SFLASH\_SAR\_TEMP\_MULTIPLIER. See the registers TRM for more details.

'B' is the 16-bit offset value. The value of B is determined on a per die basis by taking care of all the process variations and the actual bias current (I<sub>REF</sub>) present in the chip. It is calculated as given in the following equation.

B = (unsigned int) 
$$\left(2^{6} x 100 \,^{\circ}\text{C} - \left(\frac{\text{A} \times \text{SAR}_{100\text{C}}}{2^{10}}\right)\right)$$
 Equation 35-3

Where,

SAR<sub>100C</sub> = ADC counts at 100 °C

Constant 'B' is stored in a register SFLASH\_SAR\_TEMP\_OFFSET. See the registers TRM for more details.

T<sub>adjust</sub> is the slope correction factor in °C. The temperature sensor is corrected for dual slopes using the slope correction factor. It is evaluated based on the result obtained without slope correction, which is given by the following equation:

$$\Gamma_{\text{initial}} = (A \times SAR_{\text{OUT}} + 2^{10} \times B)$$
Equation 35-4

If  $T_{initial}$  is greater than the center value (15 °C), then  $T_{adjust}$  is given by the following equation.




Temperature Sensor

$$T_{adjust} = \left(\frac{0.5^{\circ}C}{100^{\circ}C - 15^{\circ}C} \times (100^{\circ}C \times 2^{16} - T_{initial})\right)$$
Equation 35-5

If  $T_{\text{initial}}$  is less than center value, then  $T_{\text{adjust}}$  is given by the following equation.

$$T_{adjust} = \left(\frac{0.5^{\circ}C}{40^{\circ}C + 15^{\circ}C} \times (40^{\circ}C \times 2^{16} + T_{initial})\right)$$
 Equation 35-6

Figure 35-2. Temperature Error Compensation



**Note:** A and B are 16-bit constants stored in flash during factory calibration. These constants are valid only with a specific SAR ADC configuration. See 35.3 SAR ADC Configuration for Measurement for details.

## 35.3 SAR ADC Configuration for Measurement

The temperature sensor is routed to the SAR ADC for measurement. Select a temperature sensor and the corresponding SAR ADC. Configure the SAR ADC channel to connect to the temperature sensor by writing '1' to the MUX\_FW\_TEMP\_VPLUS bit of the SARx\_MUX\_SWITCH0 register. This also routes the reference current to the sensor. Note that if the SAR sequencer is used, the SARx\_MUX\_SWITCH\_SQ\_CTRL register also needs to be written. Configure the selected channel to a single-ended mode with negative input connected to  $V_{SS}$ .

Use the following SAR ADC parameters:

- 1. 12-bit resolution
- 2. Internal 1.2-V V<sub>REF</sub>
- 3. Right-aligned result
- 4. 100 ksps sample rate (for best performance)
- 5. Averaging can be enabled to reduce the noise. However, averaging count, averaging shift, and averaging mode should be set so as to get a 12-bit result after averaging.

For details about the SAR ADC parameters and its configuration, see the SAR ADC chapter on page 506.

## 35.4 Algorithm

- 1. Get the digital output from the SAR ADC.
- 2. Fetch 'A' from SFLASH\_SAR\_TEMP\_MULTIPLIER and 'B' from SFLASH\_SAR\_TEMP\_OFFSET.
- 3. Calculate the die temperature using the following equation:

Temp = 
$$(A \times SAR_{OUT} + 2^{10} \times B) + T_{ADJUST}$$

For example, let A = 0xBC4B and B = 0x65B4. Assume that the output of SAR ADC ( $V_{BE}$ ) is 0x595 at a given temperature. Firmware does the following calculations:

- a. Multiply A and  $V_{BE}$ : 0xBC4B × 0x595 = (-17333)<sub>10</sub> × (1429)<sub>10</sub> = (-24768857)<sub>10</sub>
- b. Multiply B and 1024:  $0x65B4 \times 0x400 = (26036)_{10} \times (1024)_{10} = (26660864)_{10}$



- c. Add the result of steps 1 and 2 to get  $T_{initial}$ :  $(-24768857)_{10} + (26660864)_{10} = (1892007)_{10} = 0x1CDEA7$
- d. Calculate  $T_{adjust}$  using  $T_{initial}$  value:  $T_{initial}$  is the upper 16 bits multiplied by  $2^{16}$ , that is,  $0x1C00 = (1835008)_{10}$ . It is greater than 15°C (0x1C upper 16 bits). Use Equation 4 to calculate  $T_{adjust}$ . It comes to  $0x6B1D = (27421)_{10}$
- e. Add  $T_{adjust}$  to  $T_{initial}$ : (1892007)<sub>10</sub> + (27421)<sub>10</sub> = (1919428)<sub>10</sub> = 0x1D49C4
- f. The integer part of temperature is the upper 16 bits =  $0x001D = (29)_{10}$
- g. The decimal part of temperature is the lower 16 bits =  $0x4B13 = (0.18884)_{10}$
- h. Combining the result of steps f and g, Temp = 29.18884  $^\circ\text{C}$  ~ 29.2 $^\circ\text{C}$

# 35.5 Registers

Name	Description						
SFLASH_SAR_TEMP_MULTIPLIER	Multiplier constant 'A' as defined in Equation 35-1.						
SFLASH_SAR_TEMP_OFFSET	Constant 'B' as defined in Equation 35-1.						

# 36. SAR ADC



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

This product line has two 12-bit successive approximation register analog-to-digital converters (SAR ADC), each with a maximum sample rate of 2 Msps. They are designed for applications that require moderate resolution and high data rate.

## 36.1 Features

- 2x SAR ADCs with a maximum sample rate of 2 Msps
- Sixteen individually configurable logical channels that can scan thirteen unique input sources. Each channel has the following features:
  - Single-ended or differential measurement
  - Input from eight dedicated pins (eight single-ended mode or four differential inputs) or internal signals (CTBm opamp output, analog mux buses, or temperature sensor)
  - Each channel may choose one of four programmable acquisition times to compensate for external factors (such as high input impedance sources with long settling times)
  - Averaging and accumulation
  - Double-buffered results
- Configurable injection channel for infrequent signal measurement
  - Can be interleaved between two scan sequences (tailgating)
  - □ Selectable sample time, resolution, single-ended or differential, averaging
- Result may be left- or right-aligned, or may be represented in 16-bit sign extended
- Operational in System Deep Sleep mode
  - 64 × 20 bits FIFO per ADC to store the results in System Deep Sleep mode; option to chain the two FIFOs to double the buffer depth
  - Maximum sample rate is approximately 100 kHz with 2 MHz input clock
- Conversion process can be triggered by firmware or from other peripherals
  - One-shot and periodic or continuous mode
  - □ Configurable number of ADC scans per trigger
  - Option to synchronize sampling between the two ADCs
  - Hardware averaging/accumulation of configurable number of samples (2, 4, 8, 16, 32, 64, 128, or 256)
- Selectable voltage references
  - $\hfill\square$  Internal V\_DDA and V\_DDA/2 references
  - □ Internal 1.2-V reference with buffer
  - External reference



- Interrupt generation
  - End of scan (EOS)
  - □ Saturation detect and over-range (configurable) detect for every channel
  - Scan results overflow
  - Collision detect
  - FIFO Level
  - □ FIFO Overflow
  - □ FIFO Underflow

# 36.2 Architecture




Figure 36-1. SAR ADC Block Diagram


Figure 36-1 shows a simplified block diagram of the SAR ADC system. Each ADC includes a SARMUX, SAR converter, reference, sequencer, and FIFO. Preceding the SAR ADC converter is the SARMUX, which routes external pins and internal signals (CTBm opamp outputs, AMUXBUS-A/AMUXBUS-B, or temperature sensor output) to the SAR ADC. The sequencer (SARSEQ) controls the SARMUX and SAR ADC to do an automatic scan on all enabled channels without CPU intervention. SARSEQ also performs post-processing such as averaging/accumulating the output data and generating interrupts at the end of the scan. It is also capable of generating interrupts under certain useful conditions.

The conversion results are loaded into double buffers and FIFOs. The FIFOs can also store ADC data during System Deep Sleep, when the CPU is inactive. The FIFOs can be chained to double the FIFO size. Chained FIFOs can store data only from ADC 0. Low-power oscillator (LPOSC) is one of the clock sources that can be used to operate the SAR ADCs in System Deep Sleep mode; the other clock source is Medium Frequency clock (CLK\_MF) derived from IMO. The device can be woken up from System Deep Sleep mode using interrupts generated by FIFO.

SAR ADCs can be configured to sample simultaneously; this is useful for applications such as Field Oriented Control (FOC) of three-phase AC motors. To trigger the SAR ADCs, a 16-bit timer can be used, which works even in System Deep Sleep mode.



# 36.2.1 SAR ADC Core



The SAR ADC core has the following features:

- Fully differential architecture; also supports single-ended mode
- 12-bit resolution
- Four programmable acquisition times
- Supports single and continuous conversion

The SAR ADC is enabled by the ENABLED bit of the SARx\_CTRL register, where x is the SAR ADC number (0 or 1). See the registers TRM for more details of this register. The SAR ADC parameters such as the input source, differential or single ended input configuration, acquisition time, and single or continuous conversion are controlled by the SAR sequencer. Refer to the SAR Sequencer (SARSEQ) on page 551.

### 36.2.2 SAR Reference

Each SAR ADC has its own reference. It provides options for different reference voltages, which determines the measurement range. It includes a buffer to enhance internal reference drive capability. It provides an option for an external bypass capacitor to reduce reference noise.

### 36.2.2.1 Reference Options

The following reference options are available:

- V<sub>DDA</sub>
- V<sub>DDA</sub>/2
- 1.2-V bandgap reference from AREF (see the Analog Reference Block chapter on page 537 for details)
- External V<sub>REF</sub> connected to a dedicated V<sub>REF</sub> pin (see the PSoC 61 datasheet/PSoC 62 datasheet for details). For the range of external V<sub>REF</sub>, see the Reference Buffer and Bypass Capacitors on page 548.

The VREF\_SEL bitfield in the SARx\_CTRL register can be used to select the reference that is connected to the SAR ADC.

### 36.2.2.2 Reference Buffer and Bypass Capacitors

The internal references, 1.2 V from bandgap and  $V_{DDA}/2$ , are buffered with the reference buffer. This reference may be routed to the external  $V_{REF}$  pin where a capacitor can be used to filter noise that may exist on the reference.

The VREF\_BYP\_CAP\_EN bitfield in the SARx\_CTRL register can be used to enable the bypass capacitor. REFBUF\_EN and PWR\_CTRL\_VREF bitfields in the same register can be used to enable the buffer, and select one of eight available power levels of the reference buffer respectively. The choice for the reference buffer power level depends on the ADC clock frequency. If the SAR clock frequency is greater than 3.6 MHz, chose 60% power level or more. If the SAR clock frequency is less than 3.6 MHz, use 30% power level.

SAR performance (maximum sample rate) varies with the reference selection.

Reference Selection	V <sub>REF</sub> Range	V <sub>DDA</sub>	Maximum SAR ADC Clock Frequency	Maximum Sample Rate		
External Reference	1 V to V <sub>DDA</sub>	1.7 V to 3.6 V	18 MHz	1 Msps		
	2 V to V <sub>DDA</sub>	2.7 V to 3.6 V	36 MHz	2 Msps		
Internal reference without bypass capacitor	1 V to (V <sub>DDA</sub> –0.5 V)	1.7 V to 3.6 V	1.8 MHz	100 ksps		
Internal reference with bypass capacitor	1 V to (V <sub>DDA</sub> –0.5 V)	1.7 V to 3.6 V	18 MHz	1 Msps		
V <sub>DDA</sub> as reference	1.7 V to V <sub>DDA</sub>	1.7 V to 2.7 V	18 MHz	1 Msps		
V <sub>DDA</sub> as reference	2.7 V to V <sub>DDA</sub>	2.7 V to 3.6 V	36 MHz	2 Msps		

Reference buffer startup time varies with different bypass capacitor size. Table 36-2 lists two common values for the bypass capacitor and the reference buffer startup time. If reference selection is changed between scans or when scanning after device low-power modes in which the ADC is not active (see the Device Power Modes chapter on page 280), make sure the reference buffer is settled before the SAR ADC starts sampling.


Capacitor Value	Startup Time
Internal reference with bypass capacitor (100 nF)	210 µs
Internal reference without bypass capacitor	10 µs

### 36.2.2.3 Input Range

All inputs should be in the range of V<sub>SS</sub> to V<sub>DDA</sub>. Input voltage range is also limited by V<sub>REF</sub>. If voltage on negative input is  $V_{MINUS}$  and the ADC reference is V<sub>REF</sub>, the range on the positive input is  $V_{MINUS} \pm V_{REF}$ . This criterion applies for both single-ended and differential modes. In single-ended mode,  $V_{MINUS}$  is connected to  $V_{SS}$ ,  $V_{REF}$ , internal analog block output, or an external input. See Negative Input Selection on page 554 for more details.

Note that  $V_{MINUS} \pm V_{REF}$  must be in the range of  $V_{SS}$  to  $V_{DDA}$ . For example, if the negative input is connected to  $V_{SS}$ , the range on the positive input is 0 to  $V_{REF}$ , not  $-V_{REF}$  to  $V_{REF}$ . Only half of the ADC range is usable because the positive input signal cannot swing below  $V_{SS}$ , which effectively only generates an 11-bit result.





#### Figure 36-3. Input Range


### 36.2.3 SARMUX

SARMUX is a programmable analog multiplexer. The main features of SARMUX are:

- Controlled by sequencer controller block (SARSEQ) or firmware
- Internal temperature sensor
- Multiple inputs:
  - □ Analog signals from pins (referred to as SARMUX port)
  - □ CTBm opamp outputs (using sarbus lines)
  - Temperature sensor output
  - □ Analog mux buses (AMUXBUS A/B)

SARMUX has many switches that may be controlled by SARSEQ block (sequencer controller) or firmware, as shown in Figure 36-4.





#### Figure 36-4. SARMUX Switches

**Firmware control:** In firmware control, registers are written by the firmware to connect required signals to the  $V_{PLUS}/V_{MINUS}$  terminals before starting the scan. Firmware can control every switch in SARMUX, as Figure 36-4 shows. The SARX\_MUX\_SWITCH0 register can be used by firmware to close the SARMUX switches. To open the switches, SARX\_MUX\_SWITCH\_CLEAR0 register can be used. Note that additional register writes may be required to connect blocks outside the SARMUX control. However, firmware control needs continuous CPU intervention for multi-channel scans, which is solved by using sequencer control.

**Sequencer control:** In the sequencer control mode, the SARMUX switches are controlled by the SARSEQ block. After configuring each channel's analog routing, it enables multi-channel, automatic scan in a round-robin fashion, without CPU intervention. Every switch in the SARMUX can be controlled by the sequencer. The SARx\_MUX\_SWITCH\_SQ\_CTRL register is used to enable/disable SARSEQ control of SARMUX switches, which includes connection to the SARMUX port pins, temperature sensor, analog mux buses, and sarbus lines. There is one bit per input source in this register; to enable its connection to either V<sub>PLUS</sub> or V<sub>MINUS</sub>, the SARx\_MUX\_SWITCH0 register must be set. For example, there is one bit in SARx\_MUX\_SWITCH\_SQ\_CTRL to enable SARSEQ control over connection to the Px.0 pin; to enable a particular switch so as to connect to V<sub>PLUS</sub> or V<sub>MINUS</sub>, the SARx\_MUX\_SWITCH0 register must be configured.

The analog interconnection is very flexible. The SAR ADC can be connected to multiple inputs via its SARMUX, including both external pins and internal signals.

SARMUX Port

There is a dedicated port, comprising of eight GPIO pins, which the SARMUX can directly connect to. Both the SARSEQ and firmware can be used to control the switches to select pins for single-ended mode or differential mode. In addition to SARMUX switch configuration, explained previously, the GPIOs must be configured properly to connect to the SARMUX. See the I/O System chapter on page 214 for more details.

Input from Other Pins through AMUXBUS

The SARMUX can connect to both of the analog mux buses (AMUXBUS A/B) using either firmware or sequencer control. However, additional switches must be turned ON to connect pins to AMUXBUS A/B. See the I/O System chapter on page 214 for details of AMUXBUS connections. Note that the SARSEQ can control the switches connecting AMUX buses to the inputs of ADC but not the switches that connect pins to the AMUX buses – that requires firmware control. Thus, if there are multiple channels configured with port pins other than the SARMUX port, firmware intervention is required to disconnect the pins associated with the previous channel from the AMUX buses and connect the pins of the next channel to it.



The additional switches reduce the scanning performance (more parasitic coupling, longer RC time to settle). This is not recommended for external signals; the dedicated SARMUX port should be used, if possible.

AMUXBUS A and B can also be used to connect other analog peripherals to the SAR ADC. See the Analog Routing chapter on page 597 for more details.

■ CTBm opamp output through sarbus

SARMUX can connect to the CTBm opamp outputs using sarbus 0/1. In contrast to the control of the input from analog mux buses, here both the set of switches connecting opamp outputs to the sarbus and sarbus to ADC via SAR-MUX can be controlled not only by firmware but also using the SARSEQ. See the Continuous Time Block mini (CTBm) chapter on page 589 for details on the switches controlling the connection of opamp output to sarbus.

Note that the SARSEQ1 does not have control over any CTBm switches. Therefore, requires firmware-controlled connections in certain SAR ADC configurations.

Input from temperature sensor


On-chip temperature sensors can be used to measure the device temperature. See the Temperature Sensor chapter on page 541 for more details of this block. For temperature sensors, differential conversions are not available (conversion result is undefined), thus always use it in singled-ended mode. A temperature sensor can be routed to the positive input of the corresponding SAR ADC using a switch that can be controlled by the sequencer or firmware. Setting the MUX\_FW\_TEMP\_VPLUS bit in the SARx\_MUX\_SWITCH0 register enables the temperature sensor and connects its output to the positive input of the SAR ADC; clearing this bit (by writing '1' into corresponding the bit of the SARx\_MUX\_SWITCH0\_CLEAR register) disables temperature sensor by cutting off its bias current.

### 36.2.4 SAR Sequencer (SARSEQ)

The SARSEQ is a dedicated control block that automatically sequences the input mux, SARMUX, from one ADC channel to the next while placing the result in an array of registers, one per ADC channel. Each ADC has a SARSEQ block. SARSEQ has the following functions:

- Controls SARMUX analog routing automatically without CPU intervention.
- Controls the SAR ADC core parameters such as acquisition times.
- Receives data from the SAR ADC and processes it (average, range detect).
- Double-buffers the results so that the CPU can safely read the results of the last scan while the next scan is in progress. A scan refers to the conversion of all the enabled channels.
- Moves the results into FIFO when enabled.





The features of SARSEQ are:

Sixteen channels can be individually enabled for automatic scan without CPU intervention (In this product line, each ADC can scan a maximum of thirteen unique inputs, which includes eight GPIOs from dedicated SARMUX port, two CTBm opamp outputs, two AMUX buses, and a temperature sensor. It is possible to scan GPIOs from other ports using AMUX buses.)

Each channel has the following features:

- Single-ended or differential mode
- □ Input from external pin or internal signal (CTBm opamp outputs/AMUXBUS/temperature sensor)
- One of four programmable acquisition times
- □ Result averaging and accumulation
- Control injection channel for infrequent signal measurement
- Scan triggering
  - □ One-shot, periodic, or continuous mode
  - □ Triggered by any digital signal or input from GPIO pin
  - □ Triggered by internal block
  - Software triggered
- Hardware averaging support
  - First order accumulate
  - □ 2, 4, 8, 16, 32, 64, 128, or 256 samples averaging
  - Results in 16-bit representation, signed or unsigned
- Double buffering of output data
  - Left or right adjusted results
  - Results in working register and result register



- FIFO buffering
  - □ 64 × 20 bits FIFO for each SAR ADC enabling storing of the results without CPU involvement
- Interrupt generation
  - □ Finished scan conversion
  - Channel saturation detection
  - □ Range (configurable) detection
  - Scan results overflow
  - Collision detection
  - FIFO level
  - □ FIFO overflow
  - □ FIFO underflow

### 36.2.4.1 Single-ended and Differential Modes

The SAR ADC can operate in single-ended and differential modes. Differential or single-ended mode can be configured using the DIFFERENTIAL\_EN bitfield in the channel configuration register, SARx\_CHAN\_CONFIGy, where y is the channel number (0-15).

SAR ADC gives full range output (0 to 4095) for differential inputs in the range of  $-V_{REF}$  to  $+V_{REF}$  relative to negative input voltage ( $V_{MINUS}$ ).

**Note:** The precise value of the input range in the differential mode is  $-V_{REF}$  to  $(+V_{REF} - (V_{REF}/2047))$ . The positive input range is limited by the ADC resolution.

The single-ended mode options of negative input include  $V_{SSA}$ ,  $V_{REF}$ , or an external input from Px.1, Px.3, Px.5, or Px.7 pins of the SARMUX port. See the Negative Input Selection on page 554 for more details.

Note that temperature sensor can only be used in single-ended mode.



### 36.2.4.2 Double Buffer for ADC Results

Double buffering is used so that firmware can read the results of a complete conversion while the next conversion is in progress. The SAR ADC results are written to a set of working registers until all the enabled channels are converted, that is, until the scan is complete, at which time the data is copied to a second set of registers where the data can be read by your application. This action allows sufficient time for the firmware to read the previous scan before the present scan is completed. All input channels are double buffered except the injection channel. The injection channel is not required to be doubled buffered because it is not a part of a normal channel scan.

SARx\_CHAN\_WORKy registers contain the working data and SARx\_CHAN\_RESULTy contain the buffered results of the channels (y is the channel number). The SARx\_CHAN\_WORK\_UPDATED and SARx\_CHAN\_RESULT\_UPDATED registers can be used to track if the working data and the result value of a channel are updated. Note that when using the deep sleep clock (more details in SAR ADC Clock on page 556) for SAR ADC, WORK, RESULT, WORK\_UPDATED, and RESULT\_UPDATED registers should not be used. Instead the result should be read from the FIFO.

### 36.2.4.3 Result Data Format

Result data format is configurable in two ways:

- Signed/unsigned
- Left/right alignment

When the result is considered signed, the most significant bit of the conversion is used for sign extension to 16 bits. For an unsigned conversion, the result is zero extended to 16-bits. The sample value can be either right-aligned or left-aligned within the 16 bits of the result register. By default, data is right-aligned in data[11:0], with sign extension to 16 bits, if required. Left-alignment causes lower significant bits to be zero.

The result data format can be controlled by the DIFFERENTIAL\_SIGNED, SINGLE\_ENDED\_SIGNED, and LEFT\_ALIGN bitfields in the SARx\_SAMPLE\_CTRL register.

The result data format can be shown as follows.

Alignment	Signed/	Result Register															
	Unsigned	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Right	Unsigned	-	-	-	-	11	10	9	8	7	6	5	4	3	2	1	0
Right	Signed	11	11	11	11	11	10	9	8	7	6	5	4	3	2	1	0
Left	-	11	10	9	8	7	6	5	4	3	2	1	0	-	-	-	-

Table 36-3. Result Data Format

### 36.2.4.4 Negative Input Selection

In single-ended input mode, negative input of the SAR ADC can be connected to  $V_{SSA}$ ,  $V_{REF}$ , or the P1, P3, P5, or P7 pins of SARMUX and configured using the NEG\_SEL bitfield in the global configuration register, SARx\_CTRL. When the negative input is connected to one of the SARMUX pins, the single-ended mode is equivalent to differential mode. However, when the odd pin of each differential pair is connected to the common ground, these conversions are 11-bit because the measured signal value cannot go below ground. To get a single-ended conversion with 12 bits, you must connect  $V_{REF}$  to the negative input of the SAR ADC; then, the input range can be from 0 to 2 ×  $V_{REF}$ . The negative input connection choice affects the voltage range and effective resolution as Table 36-4 shows.




Single-ended/Differential	Signed/Unsigned	V <sub>MINUS</sub>	V <sub>PLUS</sub> Range	Result Register
Single-ended	N/A <sup>1</sup>	V <sub>SS</sub>	+V <sub>REF</sub>	0x7FF
Single-ended	IN/75	VSS	V <sub>SS</sub>	0x000
			2 × V <sub>REF</sub>	0xFFF
Single-ended	Unsigned	V <sub>REF</sub>	V <sub>REF</sub>	0x800
			V <sub>SS</sub>	0
			2 × V <sub>REF</sub>	0x7FF
Single-ended	Signed	V <sub>REF</sub>	V <sub>REF</sub>	0x000
			V <sub>SS</sub>	0x800
			Vn + V <sub>REF</sub>	0xFFF
Single-ended	Unsigned	Vn	Vn	0x800
			Vn – V <sub>REF</sub>	0
			Vn + V <sub>REF</sub>	0x7FF
Single-ended	Signed	Vn	Vn	0x000
			Vn – V <sub>REF</sub>	0x800
			Vn + V <sub>REF</sub>	0xFFF
Differential	Unsigned	Vn	Vn	0x800
			Vn – V <sub>REF</sub>	0
			Vn + V <sub>REF</sub>	0x7FF
Differential	Signed	Vn	Vn	0x000
			Vn – V <sub>REF</sub>	0x800

#### Table 36-4. Negative Input Selection Comparison

 For single-ended mode with V<sub>MINUS</sub> connected to V<sub>SS</sub>, result format should not be set to unsigned; any noise or offset in the input signal close to V<sub>SS</sub> can cause the result to underflow and wrap to a positive full-scale value.

### 36.2.4.5 Acquisition Time

Acquisition time is the time taken by sample and hold (S/H) circuit inside SAR ADC to connect to the input signal source (see Figure 36-6). After the acquisition time, the input signal source is disconnected from the SAR ADC core, and the output of the S/H circuit will be used for conversion.



#### Figure 36-6. Acquisition Time



The acquisition time should be sufficient to charge the internal hold capacitor of the ADC to a value that is within one-half LSB of the output, through the resistance of the routing path, as Figure 36-6 shows. The recommended value of the acquisition time is:

Tacq >= 9 × (Rsrc + Rmux + Racqsw) × Csh

Where:

- R<sub>SRC</sub> = Source resistance
- R<sub>SW2</sub> = Routing switch resistance
- R<sub>SW1</sub> = Sample and hold switch
- $R_{SW2} + R_{SW1} \sim = 1 k\Omega$  (if  $R_{SW2}$  is the SARMUX switch resistance only)
- C<sub>SHOLD</sub> ~= 5 pF

The switch resistance  $R_{SW2}$  is the case when SARMUX port pins are used for the input. If the input is taken from other pins routed using analog mux buses, more resistance needs to be included in the calculation to account for the resistance of the switch connecting pins to the analog mux buses.

The minimum acquisition time is dependent on the RC time constant. The RC time constant comes to  $(1 \text{ k}\Omega \times 5 \text{ pF}) = 5 \text{ ns}$ ; the minimum acquisition time is then  $9 \times 5 \text{ ns} = 45 \text{ ns}$ . With a 36-MHz SAR ADC clock, this time is equivalent to approximately two cycles. The recommended minimum value of the acquisition time is three cycles when a 36-MHz clock is used.

Each channel can select one of four acquisition time options, from 3 to 1023 SAR clock cycles, as defined in global configuration registers SARx\_SAMPLE\_TIME01 and SARx\_SAMPLE\_TIME23. These two registers contain four programmable sample times ST0, ST1, ST2, and ST3. One of these four sample times can be selected for a particular channel by configuring the SAMPLE\_TIME\_SEL bitfield in the respective SARx\_CHAN\_CONFIGx register. Note that the sampling time is one clock less than the register value; that is, if the SARx\_SAMPLE\_TIME01 is configured with 4, the sampling lasts for three clocks.

### 36.2.4.6 SAR ADC Clock


**Note:** The maximum SAR ADC clock frequency may be limited to less than 36 MHz by the PSoC 61 datasheet/PSoC 62 datasheet specification for sample rate maximum. The maximum SAR ADC clock frequency is dependent on the supply voltage V<sub>DDA</sub>. See Table 36-1 for more details.

The SAR ADC clock frequency must be between 1.8 MHz and 36 MHz. Two clock sources can be used for the SAR ADC – the peripheral clock (CLK\_PERI) and the deep sleep clock source (CLK\_DPSLP). See the Clocking System chapter on page 240 to know how to configure the peripheral clock. The deep sleep clock source is used when the SAR ADC is required to be operational in System Deep Sleep mode. The minimum SAR clock frequency in System Deep Sleep mode is 2 MHz, which Deep Sleep clock source can derive from either the low-power oscillator clock (CLK\_LPOSC) of 8 MHz or the medium frequency oscillator clock (CLK\_MF) of 2 MHz. The SAR ADC also has a divider to further divide the clock, which is mainly used to bring down the CLK\_LPOSC from 8 MHz to 2 MHz. The PASS\_DPSLP\_CLOCK\_SEL register is used to make the selection of the clock source and set the divider value. The selection of CLK\_PERI or CLK\_DPSLP for the SAR ADC is made using the PASS\_SAR\_CLOCK\_SELx register.

LPOSC is enabled using the ENABLED bit of PASS\_LPOSC\_CONFIG register. In the device active mode, either of the two clocks (CLK\_PERI or CLK\_DPSLP) can be used for the SAR ADC. However, there are limitations in using a deep sleep clock as explained in Low-power SAR ADC Operation on page 564. For System Deep Sleep mode operation, only CLK\_DPSLP can be used.



#### Figure 36-7. SAR ADC Clock



### 36.2.4.7 SAR ADC Timing


Figure 36-8 shows an ADC conversion at the maximum sample rate. An external trigger initiates the process. It takes a maximum of 1.5 x SAR ADC clocks + 2 SYS clocks to start the sample of the input. The sampling period is configured as described in Acquisition Time on page 555. When the sampling period ends, there is a half clock delay and then the conversion process begins with each output bit taking one clock cycle. When 12 bits are obtained, an end of conversion signal is generated and the auto-zeroing of the internal comparator (part of SAR ADC) offset is done. If the continuous conversion mode is being used, immediately after the auto-zeroing, sampling is initiated; if one shot mode is being used, it waits for another trigger signal.

For a continuous conversion mode with a minimum of three acquisition clocks, the calculation of the number of clocks taken by SAR ADC is as follows:

3 clock cycles for sampling the input (minimum acquisition time set by SARx\_SAMPLE\_TIME01 or SARx\_SAMPLE\_TIME23)

- +  $\frac{1}{2}$  clock to complete auto-zero
- + 1/2 clock for non-overlap
- + 12 clocks for conversion (with 12-bit resolution)
- + 1 clock for EOF output signal
- + 1 clock for auto-zero
- = 18 clock cycles

EOF is not accessible; it is used internally to load the result into the output registers. The End of Scan (EOS) output, which is accessible, is asserted at the end of conversion of all the enabled channels.



### 36.2.4.8 Channel Configuration

The SARx\_CHAN\_CONFIGy register contains the following bitfields, which control the behavior of respective channels during a SARSEQ scan:

■ POS\_PORT\_ADDR and POS\_PIN\_ADDR select the connection to the V<sub>PLUS</sub> terminal of the ADC



- NEG\_ADDR\_EN, NEG\_PORT\_ADDR, and NEG\_PIN\_ADDR select the connection to the V<sub>MINUS</sub> terminal of the ADC
- SAMPLE\_TIME\_SEL selects the acquisition time for the channel
- AVG\_EN enables the hardware averaging feature
- DIFFERENTIAL\_EN selects single-ended/differential mode

SARx\_CHAN\_EN contains the enable bits that can be used to include or exclude a channel for the next SARSEQ scan. See the register TRM to know the value of the bitfields POS\_PORT\_ADDR, POS\_PIN\_ADDR, NEG\_PORT\_ADDR, and NEG\_PIN\_ADDR for connecting ADC to a specific pin or peripheral.

### 36.2.4.9 Averaging

The SARSEQ block has a 20-bit accumulator and shift register to implement averaging. Averaging is performed after sign extension. The SARx\_SAMPLE\_CTRL register controls the global averaging settings.

Each channel configuration register (SARx\_CHAN\_CONFIG) has an enable bit (AVG\_EN) to enable averaging.

The AVG\_CNT bitfield in the SARx\_SAMPLE\_CTRL register specifies the number of accumulated samples (N) according to the formula:

N = 2 ^ (AVG\_CNT + 1) N range = [2 .. 256]

For example, if  $AVG_CNT = 3$ , then N = 16.

Because the conversion result is 12-bit and the maximum value of N is 256 (left shift 8 bits), the 20-bit accumulator never overflows.

The AVG\_SHIFT bitfield in the SARx\_SAMPLE\_CTRL register is used to shift the accumulated result by AVG\_CNT + 1 bits to get the 12-bit averaged value.

The AVG\_MODE bitfield in the SARx\_SAMPLE\_CTRL can be used to select between accumulate-and-dump and interleaved averaging modes. If a channel is configured for accumulate-and-dump averaging, the SARSEQ will take N consecutive samples of the specified channel before moving to the next channel. In the interleaved mode, one sample is taken for a channel per scan and averaged over several scans. Figure 36-9 shows the two averaging modes. In this example, averaging is enabled only for channel 3 with four sample accumulation; differences between the two averaging modes can be seen.

Note: Interleaved averaging cannot be used when the SAR ADC is configured with deep sleep clock (CLK\_DPSLP).




Figure 36-9. Averaging Modes



### 36.2.5 Injection Channel

The injection channel is similar to the other channels, with the exception that it is not part of a regular scan. The injection channel is used for incidental or rare conversions; for example, sampling the temperature sensor every two seconds. Note that if SAR is operating in continuous mode, enabling the injection channel will change the sample rate.

The injection channel can only be controlled by the firmware with a firmware trigger (one-shot). This means the injection channel does not support continuous or hardware trigger. It works only when the SAR ADC is configured with the peripheral clock (and not the deep sleep clock) and does not support output of its data to FIFO; the result should be read from the dedicated result register. Because the only trigger is one-shot, there is no need for double buffering or an overflow interrupt.

The conversions for the injection channel can be configured in the same way as the regular channels by setting the SARx\_IN-J CHAN CONFIG register; it supports:

- Pin or signal selection
- Single-ended or differential selection
- Sample time select from one of the four globally specified sample times
- Average enable

The injection channel supports the same interrupts as the regular channel except the overflow interrupt.

- Maskable end-of-conversion interrupt INJ\_EOC\_INTR
- Maskable range detect interrupt INJ\_RANGE\_INTR
- Maskable saturation detect interrupt INJ\_SATURATE\_INTR
- Maskable collision interrupt INJ\_COLLISION\_INTR

SAR\_INTR, SAR\_INTR\_MASK, SAR\_INTR\_MASKED, and SAR\_INTR\_SET are the corresponding registers.

Interrupts are described in SAR Interrupts on page 566.

### 36.2.5.1 Tailgating

The injection channel conversion can be triggered by setting the enable bit INJ\_START\_EN (SARx\_INJ\_CHAN\_CONFIG [31]). It is recommended to select tailgating by setting INJ\_TAILGATING = 1 (SARx\_INJ\_CHAN\_CONFIG [30]). The injection channel will be scanned at the end of the ongoing scan of regular channels without any collision. However, if there is no ongoing scan or the SAR ADC is idle, and tailgating is selected, INJ\_START\_EN will enable the injection channel to be scanned at the end of the next scan of regular channels.

If tailgating is not selected, setting the INJ\_START\_EN bit immediately starts the conversion of the injection channel provided there is no ongoing scan or SAR ADC is idle. If a scan of the regular channels is ongoing, then the injection channel will be scanned at the end of the ongoing scan, but it will cause a collision and generate a collision interrupt (INJ\_COLLI-SION\_INTR). Note that if continuous trigger or hardware trigger level mode is being used for the regular channels, collision interrupt is not triggered. Another consequence of not enabling the tailgating is that it causes jitter on a regular scan.








Figure 36-10. Injection Channel Flow

(1) Here, "Scan" means sampling and converting all the enabled channels (excluding injection channel)

The disadvantage of tailgating is that it may be a long time before the next trigger occurs. If there is no risk of colliding or causing jitter on the regular channels, the injection channel can be used safely without tailgating. After completing the conversion for the injection channel, the end-of conversion interrupt (INJ\_EOC\_INTR) is set and the INJ\_START\_EN bit is cleared. The conversion data of the injection is put in the SARx\_INJ\_RESULT register. Below figure is an example when injection channel is enabled during a continuous scan (channel 0, 1, and 2 are enabled) with tailgating.








### 36.2.6 FIFO Buffer

Each SAR ADC is equipped with a 64 sample depth (64 x 20 bits) FIFO to store the results. Data is pushed into the FIFO as soon as the conversion ends for a channel. If averaging is enabled for a channel, the final averaged result is pushed into FIFO. Both the SAR ADC and FIFO remain functional down to System Deep Sleep mode, enabling sampling and storing of the data in the absence of an active CPU (refer Low-power SAR ADC Operation on page 564). It also provides multiple interrupt options to wake up the device from System Deep Sleep: overflow, underflow, and level interrupt (discussed in detail in SAR Interrupts on page 566).

A FIFO is enabled by using the PASS\_FIFOx\_CTRL register. The number of entries in the FIFO can be read from the PASS\_FIFOx\_USED register; a '0' indicates the FIFO is empty and '64' indicates the FIFO is full. Data in the FIFO is read by reading the PASS\_FIFOx\_RD\_DATA register. This register has two fields – the lower 16 bits correspond to the ADC result and the next 4 bits corresponds to the channel ID. To set the channel ID in the read register, CHAN\_ID\_EN should be set in the PASS\_FIFOx\_CONFIG register. Two pointers – write and read – are used for the FIFO operation. When the ADC writes data into the FIFO, the write pointer is incremented. When the CPU reads the data from the FIFO, the read pointer is incremented. The read and write pointers to the FIFO can be read from the PASS\_FIFOx\_STATUS register; the PASS\_FIFO\_CLEARx register can be used to clear it. These read and write pointer registers are for debug purpose only. FIFOs can also be configured to clear the trigger/interrupt on every read by enabling the TR\_INTR\_CLR\_RD\_EN bit in the PASS\_FIFOx\_CONFIG register.



### 36.2.6.1 FIFO Chaining

The two FIFOs can be chained to get double the buffer size by setting the CHAIN\_TO\_NXT bit in the PASS\_FIFO0\_CONFIG register. When the FIFOs are chained, both FIFO0 and FIFO1 are allocated to the SAR ADC 0; SAR ADC 1 does not have access to FIFO1. The FIFO0 registers – CONFIG, CLEAR, LEVEL, USED, STATUS, and RD\_DATA – must be used instead of the register set of FIFO1. It applies to the interrupt registers INTR and INTR\_MASK as well. For details of these registers, see SAR Interrupts on page 566.

### 36.2.7 Trigger

The SAR ADC can be triggered to start conversion by two sources.

### 36.2.7.1 Firmware

A trigger is generated using firmware by writing to the FW\_TRIGGER bit of the SARx\_START\_CTRL register. After the scan is completed, the SARSEQ clears the FW\_TRIGGER bit and goes back to idle mode waiting for the next trigger. The



FW\_TRIGGER bit is cleared immediately after the SAR is disabled. Firmware trigger cannot be used while using deep sleep clock (CLK\_DPSLP) for the SAR ADC.

#### 36.2.7.2 Hardware

Several peripherals can be used to trigger the SAR ADC. To use the hardware trigger, set the DSI\_TRIGGER\_EN bit in SARx\_SAMPLE\_CTRL and select the trigger source using the trigger multiplexer. The signal can optionally be synchronized to the ADC clock by configuring DSI\_SYNC\_TRIGGER bit in the SARx\_SAMPLE\_CTRL register. The trigger can then be configured for pulse (edge) or level trigger using the DSI\_TRIGGER\_LEVEL bit in the SARx\_SAMPLE\_CTRL register. When configured for edge trigger, a scan starts on the positive edge of the trigger signal. When configured for level trigger, the ADC scans continuously as long as trigger signal is logic high. When the SAR ADC is configured with deep sleep clock (CLK DPSLP), level trigger cannot be used.

A 16-bit timer (described in Timer on page 563) can be used as the trigger source. It is selected by setting the HW\_TR\_TIMER\_SEL bit in the PASS\_SAR\_OVR\_CTRL register. Other peripherals such as TCPWMs can be used to trigger the SAR ADC. See the Trigger Multiplexer Block chapter on page 290 for more details.

With the above trigger sources, it is possible to run the ADC for the following:

One scan per trigger (one shot) or continuously

A continuous trigger is activated by setting the CONTINUOUS bit in the SARx\_SAMPLE\_CTRL register; otherwise, the SAR ADC runs for one scan per trigger. In continuous mode, after completing a scan the SARSEQ starts the next scan immediately; therefore, the SARSEQ is always BUSY. All other triggers are essentially ignored. Note that FW\_TRIGGER is still cleared by hardware on the next completion. In both one shot and continuous conversion mode, an end of scan (EOS) pulse is generated after every scan. Note that continuous conversion is not allowed when the SAR ADC is configured with deep sleep clock (CLK\_DPSLP).

■ Configurable number of scans (scan count)

When a SAR ADC is configured for configurable number of scans, on receiving the trigger, the SAR ADC runs for a specified number of scans and waits for the next trigger. The number of scans (scan count) is configured in the 8-bit field SCAN\_CNT in the PASS\_SAR\_TR\_SCAN\_CNT register, thereby allowing user to configure up to 256 samples of each enabled channel per scan. A SAR ADC can be configured in this mode using the TR\_SCAN\_CNT\_SEL bits in the PASS\_SAR\_OVR\_CTRL register. Note that the scan count register is a global register; it applies to both ADCs. To know the current sample count, read the SCAN\_CNT\_STATUS bitfield in the PASS\_SAR\_TR\_SCAN\_CNT\_STATUSx register (not possible when configured with deep sleep clock for the SAR ADC).

This mode works in both firmware and with the hardware trigger configured for edge trigger, but not if the CONTINUOUS bit is set or the hardware trigger is configured for level trigger. If interleaved averaging is being used for a channel, you must set the scan count in multiples of the averaging count. An EOS signal can be generated after every scan or after scan count. It is selected using the EOS\_INTR\_SCAN\_CNT\_SEL bitfield in the PASS\_SAR\_OVR\_CTRL register.

### 36.2.7.3 Simultaneous Trigger

It is possible to trigger both SAR ADCs simultaneously and optionally operate in synchronization. To use simultaneous trigger, both ADCs should use the same clock. In a case where the SAR ADCs are required to operate in synchronization (not only simultaneous sampling), the following registers should have identical configuration for both the SAR ADCs:

- PASS\_SAR\_CLOCK\_SELx
- SARx\_SAMPLE\_CTRL. AVG\_CNT
- SARx\_SAMPLE\_CTRL. AVG\_MODE
- SARx\_CHAN\_EN (number of channels enabled)
- SARx\_CHAN\_CONFIG. AVG\_EN
- SARx\_CHAN\_CONFIG. SAMPLE\_TIME\_SEL

If the values in any of the above registers are different, EOS pulses are generated at different times. When using hardware trigger, to re-trigger both ADCs at the same time, select a trigger signal period that is slower than the slowest scan period configured for the ADCs. The trigger signal, in this case, should be configured for edge trigger.






Figure 36-13. Simultaneous Trigger Logic

Figure 36-13 shows the trigger logic. The three hardware sources for simultaneous triggering are: timer, trigger mux selection for the SAR ADC 0 input trigger, and the SAR ADC 1 input trigger. These sources are configured using different bitfields of the register. SIMULT\_HW\_TR\_SRC PASS\_SAR\_SIMULT\_CTRL the The selection is made using and SIMULT HW TR TIMER SEL bitfields. Similar to individual ADC triggering, the selected trigger signal for simultaneous triggering can be synchronized with the ADC clock and edge detected by configuring the SIMULT\_HW\_SYNC\_TR and SIMULT HW TR LEVEL bits, respectively. The trigger signal is then routed to the trigger inputs of both ADCs by configuring the SIMULT HW TR EN bit. Level trigger cannot be used when the SAR ADCs are configured with deep sleep clock (CLK\_DPSLP).


It is also possible to trigger both ADCs simultaneously using firmware, by writing the FW\_TRIGGER bits in the PASS\_SAR\_SIMULT\_FW\_START\_CTRL register. To make both ADCs run continuously after a single trigger (either using firmware or hardware), set the CONTINUOUS bit field in the PASS\_SAR\_SIMULT\_FW\_START\_CTRL register. If both ADCs are not in sync, the ADCs are re-triggered simultaneously only after the end of scan signal of both ADCs are generated. When the SAR ADCs are configured with deep sleep clock (CLK\_DPSLP), simultaneous firmware trigger or continuous trigger are not supported.

### 36.2.8 Timer

Timer is a programmable 16-bit free-running down counter that is used to trigger individual SARs or both the SARs configured for simultaneous operation. The counter reloads the user programmed period on terminal count.

Figure 36-14 shows the block diagram of the timer. Configuration of the timer involves selecting the clock, writing the period, and enabling the block. The clock input to the timer can be CLK\_PERI, CLK\_DPSLP, or CLK\_LF, selected using CLOCK\_SEL bits of PASS\_TIMER\_CONFIG register. For details about CLK\_PERI and CLK\_LF see the Clocking System chapter on page 240. Configuration of CLK\_DPSLP is described in SAR ADC Clock on page 556. 16-bit period is loaded into PASS\_TIMER\_PERIOD register. Timer is enabled by setting ENABLED bit of the PASS\_TIMER\_CTRL register. The first trigger is generated immediately after the timer is enabled, and the subsequent triggers are generated periodically based on the period value and the clock selection.

Timer, when configured with CLK\_DPSLP or CLK\_LF input clock, is used in System Deep Sleep mode to wake up the SAR ADC.



#### Figure 36-14. Timer Block Diagram

### 36.2.9 Low-power SAR ADC Operation

The SAR ADCs have supporting resources to operate in System Deep Sleep mode, during which the high-frequency clocks and the CPUs are not available. The supporting resources mainly include Deep Sleep capable clocks (8-MHz LPOSC and 2-MHz medium frequency clock) to operate the ADC, a timer to trigger the conversion process, and the FIFO for storing the ADC results. A SAR ADC system can be configured to operate in:

- Only System LP/ULP mode
- Both System LP/ULP and System Deep Sleep modes

For System LP/ULP mode of operation, SAR ADC can use the peripheral clock or the deep sleep clock as described in SAR ADC Clock on page 556. For System Deep Sleep operation, SAR ADC must use the deep sleep clock. Write the following registers for System Deep Sleep operation:

- Select deep sleep clock (CLK\_DPSLP) to run the ADC, using the PASS\_SAR\_CLOCK\_SELx register (see SAR ADC Clock on page 556)
- Set the DEEPSLEEP\_ON bit in the SARx\_CTRL register to keep SARMUX active in the System Deep Sleep mode
- Set the ENABLED bit in the PASS\_SAR\_DPSLP\_CTRLx register

The trigger options in the System Deep Sleep mode have the following limitations, as shown in Table 36-5. Timer is the only trigger source in System Deep Sleep mode.

Trigger Options (Individual or simultaneous)	System LP or ULP Mode	System Deep Sleep Mode
Firmware	Yes, if CPU is active	No
Continuous conversion mode	Yes	No
Timer	Yes	Yes
TCPWM (using trigger mux)	Yes	No
LPCOMP (using trigger mux)	Yes	No
GPIO (using trigger mux)	Yes	No

Table 36-5. Trigger Options

Limitations of using LPOSC or medium frequency clock are listed in the following table.

Table 36-6.	Limitations in	SAR ADC based	on Clock Selection
-------------	----------------	---------------	--------------------

Feature	Peripheral Clock	LPOSC or Medium Frequency Clock
Applicable device operating mode	System LP/ULP mode	System LP/ULP mode and System Deep Sleep mode
Maximum clock frequency	36 MHz	2 MHz
Trigger source	Firmware, GPIOs, TCPWMs, Timer, or LPCOMP	Timer
Continuous conversion	Available	Not available



Table 36-6. Limitations in SA	AR ADC based on Clock Selection
-------------------------------	---------------------------------


Feature	Peripheral Clock	LPOSC or Medium Frequency Clock
Interleaved averaging	Available	Not available
Result register	Available	Not available (only FIFO)
DSI/FW collision and overflow interrupt	Available	Not available
Injection channel conversion and associ- ated interrupts	Available	Not available

In System Deep Sleep mode, the SAR ADC operation is duty-cycled, which improves power efficiency. Whereas, in System LP/ULP mode, SAR ADC power remains ON all the time. Figure 36-15 shows the state machine diagram with various transitions in duty-cycled Deep Sleep mode operation.

In System Deep Sleep operation, SAR ADC moves to a Power Down state where it waits for the timer trigger. When the timer trigger is asserted, the SAR ADC power is turned ON. To allow the circuit to settle after powering ON, delay is provided. This delay is adjustable from 0 to 255 CLK\_DPSLP cycles using PWR\_UP\_DELAY in the ANA\_PWR\_CFG register. After this delay elapses, the SAR ADC initiates a conversion process and when EOS is asserted, the SAR ADC is turned OFF. It then waits for the next timer trigger. The maximum sample rate that can be achieved in this mode is 500 sps. When CLK\_LPOSC is selected for running the SAR ADC in System Deep Sleep mode, it can also be duty-cycled similar to the SAR ADC's power by setting the DEEPSLEEP\_MODE of the PASS\_LPOSC\_CONFIG register. Timer enables both the LPOSC and the SAR ADC periodically. In this case, the timer should not be configured with CLK\_LPOSC as input clock, instead CLK\_LF or CLK\_MF should be used.

When both the SAR ADCs are configured to operate in System Deep Sleep mode, the device waits for the EOS signals from both ADCs before powering down.

The device can be woken up using interrupts from the SAR ADC. One use case is to enable the FIFO Level interrupt. When the configured number of samples are accumulated in the FIFO, interrupt is generated, and the device is woken up. Details of interrupts are in SAR Interrupts on page 566.





When SAR ADC is configured to operate in System Deep Sleep mode, along with the SAR ADC, CTBm opamp power is also duty-cycled. It is important to adjust the delay (using ANA\_PWR\_CFG) so that the CTBm opamp output settles before SAR ADC samples.

The following are the limitations when deep sleep clock source (CLK\_DPSLP) is used for the SAR ADC (in both System LP/ ULP mode and System Deep Sleep mode):

- Hardware level and continuous trigger are not supported (for both individual SAR triggering and simultaneous triggering)
- Firmware one-shot and continuous trigger are not supported
- Result and work registers cannot be read; instead, FIFO should be used



- Injection channel cannot be used
- Interleaved averaging cannot be used
- Interrupts overflow, collision, and injection channel interrupts are not supported

CTBm opamps can also be configured to duty cycle in synchronization with the SAR ADC. See Continuous Time Block mini (CTBm) chapter on page 589 for more information,

### 36.2.10 SAR Interrupts

Table 36-7 shows the interrupts generated by the SAR ADC. All interrupts have an interrupt mask in the SARx\_INTR\_MASK, SARx\_RANGE\_INTR\_MASK, SARx\_SATURATE\_INTR\_MASK, or FIFOx\_INTR\_MASK registers. If the interrupt mask bit is low, the corresponding interrupt source is ignored. The SAR interrupt is generated if the interrupt mask bit is high and the corresponding interrupt source is pending. When the source asserts an interrupt, the corresponding bit in the INTR register (SARx\_INTR, SARx\_RANGE\_INTR, SARx\_SATURATE\_INTR, FIFOx\_INTR) is set and remains pending until it is cleared by an interrupt service routine (ISR) writing a '1' to the same bit in the INTR register.

SAR ADC Interrupt	Description
End of Scan (EOS)	Triggered when the scan is complete for all enabled channels. Firmware should clear this interrupt after picking up the data from the RESULT registers.
Overflow	Triggered when the result register is updated before the previous result is read. This interrupt is not supported when SAR is configured in Deep Sleep mode.
Collision	Triggered when a new trigger is received while the SAR ADC is still processing the previous result. The scan for the new trigger is delayed until the ongoing scan is completed. There are two collision interrupt options: one triggered from a hardware source and another from firmware. This interrupt is not supported when SAR is configured in Deep Sleep mode.
	Triggered when the channel result meets the threshold value.
	The SARSEQ supports range detection to allow automatic detection of result values compared to two programmable thresholds, without CPU involvement. Range detection is defined by the SARx_RANGE_THRES register. The RANGE_LOW field in the SARx_RANGE_THRES register defines the lower threshold, and RANGE_HIGH field defines the upper threshold of the range.
	The RANGE_COND bitfield in the SARx_RANGE_COND register defines the condition that triggers a channel maskable range detect interrupt. The following conditions can be selected:
Range Detection	0: result < RANGE_LOW (below the range)
	1: RANGE_LOW $\leq$ result < RANGE_HIGH (inside the range)
	2: RANGE_HIGH $\leq$ result (above the range)
	3: result < RANGE_LOW    RANGE_HIGH ≤ result (outside range)
	A range detection interrupt flag is set (in the SARx_RANGE_INTR register) immediately after averaging, alignment, and sign extension (if applicable) before the next scan. The threshold values must have the same data format as the result data.
Saturation	Triggered when the conversion result (before averaging, if enabled) is equal to the minimum or maximum value. This interrupt can individually be enabled for all the channels.
Injection Channel End of Conversion (EOC)	Triggered when the conversion is complete for the injection channel irrespective of tailgating. Firmware should clear this interrupt after picking up the data from the SARx_INJ_RESULT register. This interrupt is not supported when SAR is configured in Deep Sleep mode.
Injection Channel Saturation	Triggered when the conversion result of the injection channel (before averaging, if enabled) is equal to the minimum or maximum value. This interrupt is not supported when SAR is configured in Deep Sleep mode.
Injection Channel Range Detection	Triggered if the injection conversion result (after averaging) meets the condition specified by the SAR_RANGE registers. This interrupt is not supported when SAR is configured in Deep Sleep mode.

Table 36-7.	SAR ADC	Interrupts
-------------	---------	------------



#### Table 36-7. SAR ADC Interrupts

SAR ADC Interrupt	Description
Injection Channel Collision	Triggered after sampling the injection channel when the INJ_START_EN is asserted during the active scan (only if tailgating is disabled). This interrupt is not supported when SAR is configured in Deep Sleep mode.
	Triggered when the number of data samples in the FIFO exceeds the "Level" value configured in the PASS_FIFOx_LEVEL register, where x is the FIFO number (0 or 1).
FIFO Level	The interrupt behavior is also guided by the TR_INTR_CLR_RD_EN bit in the PASS_FIFOx_CONFIG register. If cleared, a level interrupt is triggered whenever the number of unread samples exceeds the "Level" value. For example, if the "Level" is set to 5, then the interrupt is triggered when the FIFO collects six samples. If only two samples are read, then the interrupt is triggered again after the FIFO collects two more new samples. On the other hand, if TR_INTR_CLR_RD_EN is set, the interrupt is not triggered again until all six samples are read.
	EOS signal can be generated when the level condition is met by configuring the PASS_SAR_TR_OUT_CTRL register.
FIFO Overflow	Triggered when a new data sample is posted into an already full FIFO
FIFO Underflow	Triggered when the CPU or the DMA tries to read an empty FIFO

The SARx\_INTR\_MASKED, SARx\_RANGE\_INTR\_MASKED, SARx\_SATURATE\_INTR\_MASKED, and FIFOx\_INTR\_MASKED registers are the logical AND between the interrupt sources and the interrupt mask. These registers provide a convenient way for the firmware to determine the source of the interrupt.

For verification and debug purposes, a set bit (such as EOS\_SET in the SARx\_INTR\_SET register) is used to trigger each interrupt. This action allows the firmware to generate an interrupt without the actual event occurring.

**Note:** Overflow, Collision, and Injection channel interrupts are not supported if deep sleep clock (CLK\_DPSLP) is selected for the SAR ADC.

### 36.2.10.1 Interrupt Cause Overview

The SARx\_INTR\_CAUSE register contains an overview of all pending SAR interrupts excluding FIFO interrupts. It allows the ISR to determine the cause of the interrupt in a single register read. This register contains a mirror copy of the SARx\_INTR\_MASKED, SARx\_RANGE\_INTR\_MASKED, and SARx\_SATURATE\_INTR\_MASKED registers. To know the interrupt at the source level (SARx, FIFOx, CTBm, or CTDAC), read the INTR\_CAUSE register.

### 36.2.11 SAR ADC Status

The current SAR ADC status can be observed through the BUSY and CUR\_CHAN fields in the SARx\_STATUS register. The BUSY bit is high whenever the ADC is busy sampling or converting a channel; the CUR\_CHAN bits indicate the number of the current channel being sampled.

The CUR\_AVG\_ACCU and CUR\_AVG\_CNT bitfields in the SARx\_AVG\_STAT register indicate the current averaging accumulator contents and the current sample counter value for averaging (counts down).

The SARx\_MUX\_SWITCH\_STATUS register gives the current switch status of the SARx\_MUX\_SWITCH0 register. These status registers help to debug SAR behavior.

**Note:** The above mentioned status registers (except the BUSY bit of SARx\_STATUS register) cannot be used while using deep sleep clock (CLK\_DPSLP) for the SAR ADC.

# 36.3 Registers

Name	Description
SARx_CTRL	Global configuration register. Analog control register where x is the ADC number (0 or 1)
SARx_SAMPLE_CTRL	Global configuration register. Sample control register
SARx_SAMPLE_TIME01	Global configuration register. Sample time specification ST0 and ST1
SARx_SAMPLE_TIME23	Global configuration register. Sample time specification ST2 and ST3
SARx_RANGE_THRES	Global range detect threshold register



Name	Description
SARx_RANGE_COND	Global range detect mode register
SARX CHAN EN	Enable bits for the channels
SARX_START_CTRL	Start control register (firmware trigger)
SARx_CHAN_CONFIGy	Channel configuration register. There are 16 such registers with y = 0 to 15
SARx_CHAN_WORKy	Channel working data register. There are 16 such registers with y = 0 to 15
SARx_CHAN_RESULTy	Channel result data register. There are 16 such registers with y = 0 to 15
SARx_CHAN_WORK_UPDATED	Channel working data register: updated bits
SARx_CHAN_RESULT_UPDATED	Channel result data register: updated bits
SARx_STATUS	Current status of internal SAR registers (for debug)
SARx_AVG_STAT	Current averaging status register (for debug)
SARx_INTR	Interrupt request register
SARx_INTR_SET	Interrupt set request register
SARx_INTR_MASK	Interrupt mask register
SARx_INTR_MASKED	Interrupt masked request register
SARx_SATURATE_INTR	Saturate interrupt request register
SARx_SATURATE_INTR_SET	Saturate interrupt set request register
SARx_SATURATE_INTR_MASK	Saturate interrupt mask register
SARx_SATURATE_INTR_MASKED	Saturate interrupt masked request register
SARx_RANGE_INTR	Range detect interrupt request register
SARx_RANGE_INTR_SET	Range detect interrupt set request register
SARx_RANGE_INTR_MASK	Range detect interrupt mask register
SARx_RANGE_INTR_MASKED	Range interrupt masked request register
SARx_INTR_CAUSE	Interrupt cause register
SARx_INJ_CHAN_CONFIG	Injection Channel Configuration Register
SARx_INJ_RESULT	Injection Channel Result Register
SARx_MUX_SWITCH0	SARMUX firmware switch control register
SARx_MUX_SWITCH_CLEAR0	SARMUX firmware switch control clear register
SARx_MUX_SWITCH_SQ_CTRL	SARMUX switch sequencer control register
SARx_MUX_SWITCH_STATUS	SARMUX switch status register
PASS_INTR_CAUSE	Interrupt cause register
PASS_DPSLP_CLOCK_SEL	Deep-sleep clock select register
PASS_SAR_DPSLP_CTRLx	SAR deep-sleep control register
PASS_SAR_CLOCK_SELx	SAR clock select register
PASS_SAR_TR_SCAN_CNT_STATUSx	SAR trigger scan count status register
PASS_SAR_TR_SCAN_CNT	SAR trigger scan count register
PASS_SAR_OVR_CTRL	SAR hardware trigger override register
PASS_SAR_SIMULT_CTRL	SAR simultaneous trigger control register
PASS_SAR_SIMULT_FW_START_CTRL	SAR simultaneous start control register
PASS_SAR_TR_OUT_CTRL	SAR trigger out control register
PASS_TIMER_CTRL	Timer control register
PASS_TIMER_CONFIG	Timer configuration register
PASS_TIMER_PERIOD	Timer period register
PASS_FIFOx_CTRL	FIFO control register
PASS_FIFOx_CONFIG	FIFO configuration register
PASS_FIFOx_CLEAR	FIFO status clear register
PASS_FIFOx_LEVEL	FIFO level configuration register



Name	Description
PASS_FIFOx_USED	FIFO usage status register
PASS_FIFOx_STATUS	FIFO status register
PASS_FIFOx_RD_DATA	FIFO read data register
PASS_FIFOx_INTR	FIFO interrupt request register
PASS_FIFOx_INTR_SET	FIFO interrupt trigger
PASS_FIFOx_INTR_MASK	FIFO interrupt mask register
PASS_FIFOx_INTR_MASKED	FIFO interrupt masked register
PASS_LPSOSC_CTRL	Low-power oscillator control register
PASS_LPOSC_CONFIG	Low-power oscillator configuration register

# 37. Low-Power Comparator



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

PSoC 6 MCUs have two Low-Power comparators, which can perform fast analog signal comparison in all system power modes. Low-Power comparator output can be inspected by the CPU, used as an interrupt/wakeup source to the CPU when in CPU Sleep mode, or used as a wakeup source to system resources when in System Deep Sleep or Hibernate mode. The comparator output can also be routed to GPIO or to on-chip peripherals – SAR ADCs start of conversion (SOC) input, CTDAC strobe input, or DMA and TCPWM trigger input using the trigger multiplexer.

# 37.1 Features

The PSoC 6 MCU comparators have the following features:

- Programmable power and speed
- Ultra low-power mode support
- Each comparator features a one-sided hysteresis option
- Rising edge, falling edge, combined rising and falling edge detection at the comparator output
- Local reference voltage generation
- Wakeup source from low-power modes



# 37.2 Architecture

Figure 37-1 shows the block diagram for the Low-Power comparator.




Figure 37-1. Low-Power Comparator Block Diagram

Figure 37-1 shows the Low-Power Comparator (LPCOMP) block diagram. The block, on a higher level, consists of two subsections – analog and digital logic. The analog subsection consists of two comparators with the option of hysteresis, switches to make connection to the inputs, and the reference voltage source. The output from the comparators are driven to the System Resources Subsystem (SRSS) directly for device wakeup from hibernate mode.

Comparator output is also driven to the digital subsection. This subsection provides different output options such as synchronous level and pulse output, and options to trigger interrupts on positive, negative, or both edges of the comparator outputs to wake up the device from System Deep Sleep and CPU Sleep modes.

The following sections describe the operation of the PSoC 6 MCU Low-Power comparator, including input configuration, power and speed modes, output and interrupt configuration, hysteresis, and wakeup from low-power modes.

### 37.2.1 Input Configuration

Low-Power comparators can operate with the following input options:

- Compare two voltages from external pins.
- Compare a voltage from an external pin against an internally generated analog-signal (through AMUXBUS).
- Compare two internal voltages through AMUXBUS-A/ AMUXBUS-B.

includes routing of any internally-generated signal, which

Compare internal and external signals with a locallygenerated reference voltage. Note that this voltage is not a precision reference and can vary from 0.45 V–0.75 V.

The switches in the LPCOMP block are controlled using the LPCOMP\_CMP0\_SW, LPCOMP\_CM1\_SW, LPCOMP\_CMP0\_SW\_CLEAR, and LPCOMP\_CMP1\_SW\_CLEAR registers.

Switches connecting the inputs of LPCOMP (AA\_SL, AA\_SR, BB\_SL and BB\_SR) to the analog mux buses are controlled using the HSIOM AMUX SPLIT CTL0 register.

Switches connecting the pins to the analog mux buses are controlled using the HSIOM\_PRTx\_PORT\_SEL0 or HSIOM\_PRTx\_PORT\_SEL1 register, where x is the port number. See the PSoC 61 datasheet/PSoC 62 datasheet to know the dedicated LPCOMP input pins. Details of the pin connection to the analog mux buses are covered in the I/O System chapter on page 214.

To route on-chip peripheral such as CTBm opamp output to LPCOMP inputs, see the Analog Routing chapter on page 597 for details on the device-level analog routing.

If the inverting input of a comparator is routed to a local voltage reference, LPREF\_EN bit in the LPCOMP\_CONFIG register must be set to enable the voltage reference.

See the register TRM for the details of these registers.

Note that AMUXBUS connections are not available in Deep Sleep and Hibernate modes. If Deep Sleep or Hibernate operation is required, the Low-Power comparator must be connected to the dedicated pins. This restriction also

uses the AMUXBUS for the connection.



## 37.2.2 Output and Interrupt Configuration

Both Comparator0 and Comparator1 have hardware outputs available at dedicated pins. See the PSoC 61 datasheet/ PSoC 62 datasheet for the location of comparator output pins.

Output can be configured to one of the following options using the control registers (LPCOMP\_CMP0\_CTRL and LPCOMP\_CMP1\_CTRL):

- Direct comparator output
- Synchronous comparator output Level

Synchronous comparator output - Pulse

DSI\_BYPASS0 and DSI\_BYPASS1 bits of the control register selects direct comparator output or the synchronous comparator output.

DSI\_LEVEL0 and DSI\_LEVEL1 bits of the control register, selects between pulse or level output. Pulse output is two CLK\_SYS cycles and it can be generated on positive edge, negative edge, or on both edges configured using INTTYPE0 and INTTYPE1 bits of the control register.

Table 37-1 summarizes the configuration.

DSI_BYPASS0	DSI_LEVEL0	INTTYPE0	Output
1	x	x	Direct comparator0 output
0	1	x	Synchronous comparator0 output - Level
0	0	1	Synchronous comparator0 output - Pulse
DSI_BYPASS1	DSI_LEVEL1	INTTYPE1	Output
1	x	x	Direct comparator1 output
0	1	x	Synchronous comparator1 output - Level
0	0	1	Synchronous comparator1 output - Pulse

Table 37-1. Output Configuration

In addition, comparator outputs can be routed to GPIOs and other on-chip peripherals, such as SAR ADC, CTDAC, DMA, and TCPWMs using the trigger multiplexer. See the Trigger Multiplexer Block chapter on page 290 for more details.

Firmware readout of Comparator0 and Comparator1 outputs are available at the OUT0 and OUT1 bits of the LPCOMP\_STATUS register (Table 37-2). The output of each comparator is connected to a corresponding edge detector block. This block determines the edge that triggers the interrupt. The edge selection and interrupt enable is configured using the INTTYPE0 and INTTYPE1 bitfields in the LPCOMP\_CMP0\_CTRL and LPCOMP\_CMP1\_CTRL registers for Comparator0 and Comparator1, respectively. Using the INTTYPE0 and INTTYPE1 bits, the interrupt type can be selected to disabled, rising edge, falling edge, or both edges, as described in Table 37-2.

During an edge event, the comparator will trigger an interrupt. The interrupt request is registered in the COMP0 bit and COMP1 bit of the LPCOMP\_INTR register for Comparator0 and Comparator1, respectively. Both Comparator0 and Comparator1 share a common interrupt signal output (see Figure 37-1), which is a logical OR of the two interrupts and mapped as the Low-Power comparator block's interrupt in the CPU NVIC. Refer to the Interrupts chapter on page 73 for details. COMP0\_MASK bit and COMP1\_MASK bit of the LPCOMP\_INTR\_MASK register can be used to mask the Comparator0 and Comparator1 interrupts to the CPU. Only the masked interrupts will be serviced by the CPU. After the interrupt is processed, the interrupt should be cleared by writing a '1' to the COMP0 and COMP1 bits of the LPCOMP\_INTR\_register

in firmware. If the interrupt to the CPU is not cleared, it stays active regardless of the next compare events and interrupts the CPU continuously.

LPCOMP\_INTR\_SET register bits [1:0] can be used to assert an interrupt for firmware debugging.

In Deep Sleep mode, the wakeup interrupt controller (WIC) can be activated by a comparator edge event, which then wakes up the CPU. Similarly in Hibernate mode, the LPCOMP can wake up the system resources sub-system. Thus, the LPCOMP has the capability to monitor a specified signal in low-power modes. See the Power Supply and Monitoring chapter on page 273 and the Device Power Modes chapter on page 280 for more details.



Register[Bit_Pos]	Bit_Name	Description
LPCOMP_STATUS[0]	OUT0	Current/Instantaneous output value of Comparator0
LPCOMP_STATUS[16]	OUT1	Current/Instantaneous output value of Comparator1
		Sets on which edge Comparator0 will trigger an IRQ
		00: Disabled
LPCOMP_CMP0_CTRL[7:6]	INTTYPE0	01: Rising Edge
		10: Falling Edge
		11: Both rising and falling edges
		Sets on which edge Comparator1 will trigger an IRQ
		00: Disabled
LPCOMP_CMP1_CTRL[7:6]	INTTYPE1	01: Rising Edge
		10: Falling Edge
		11: Both rising and falling edges
LPCOMP_INTR[0]	COMP0	Comparator0 Interrupt: hardware sets this interrupt when Comparator0 triggers. Write a '1' to clear the interrupt
LPCOMP_INTR[1]	COMP1	Comparator1 Interrupt: hardware sets this interrupt when Comparator1 triggers. Write a '1' to clear the interrupt
LPCOMP_INTR_SET[0]	COMP0	Write a '1' to trigger the software interrupt for Comparator0
LPCOMP_INTR_SET[1]	COMP1	Write a 1 to trigger the software interrupt for Comparator1
LPCOMP_INTR_MASK[0]	COMP0_MASK	Write a '1' to enable the Comparator0 interrupt
LPCOMP_INTR_MASK[1]	COMP1_MASK	Write a '1' to enable the Comparator1 interrupt
LPCOMP_INTR_MASKED[0]	COMP0_MASK ED	If 1, indicates comparator0 interrupt has triggered
LPCOMP_INTR_MASKED[1]	COMP1_MASKED	If 1, indicates comparator1 interrupt has triggered

#### Table 37-2. Output and Interrupt Configuration

### 37.2.3 Power Mode and Speed Configuration

The LPCOMP block can be enabled by writing '1' to the ENABLED bit of the LPCOMP\_CONFIG register. The comparators can operate in three power modes:

- Normal
- Low-power
- Ultra low-power

The power or speed setting for Comparator0 is configured using the MODE0 bitfield of the LPCOMP\_CMP0\_CTRL register. Similarly, the power or speed setting for Comparator1 is configured using the MODE1 bitfield of the LPCOMP\_CMP1\_CTRL register. The power consumption and response time vary depending on the selected power mode; power consumption is highest in fast mode and lowest in ultra-low-power mode, response time is fastest in fast mode and slowest in ultra-low-power mode. Refer to the PSoC 61 datasheet/PSoC 62 datasheet for specifications for the response time and power consumption for various power settings.

The comparators can also be enabled or disabled using these bitfields, as described in Table 37-3.

**Note:** The output of the comparator may glitch when the power mode is changed while comparator is enabled. To avoid this, disable the comparator interrupt and the peripheral that takes the comparator output, before changing the power mode. After changing the power mode, provide sufficient delay (details in the PSoC 61 datasheet/PSoC 62 datasheet) and then re-enable the interrupt and/or the peripheral.



Register[Bit_Pos]	Bit_Name	Description
LPCOMP_CMP0_CTRL[1:0]	MODE0	Compartor0 power mode selection
		00: Off
		01: Ultra low-power operating mode. This mode must be used when the device is in Deep Sleep or Hibernate mode.
		10: Low-power operating mode
		11: Normal, full-speed, full-power operating mode
		See the datasheet for electrical specifications in each power mode.
	MODE1	Compartor1 power mode selection
LPCOMP_CMP1_CTRL[1:0]		00: Off
		01: Ultra low-power operating mode. This mode must be used when the device is in Deep Sleep or Hibernate mode.
		10: Low-power operating mode
		11: Normal, full-speed, full-power operating mode
		See the datasheet for electrical specifications in each power mode.

#### Table 37-3. Comparator Power Mode Selection Bits

### 37.2.4 Hysteresis

For applications that compare signals close to each other and slow changing signals, hysteresis helps to avoid oscillations at the comparator output when the signals are noisy. For such applications, a fixed hysteresis may be enabled in the comparator block. See the PSoC 61 datasheet/PSoC 62 datasheet for the hysteresis voltage range.

The hysteresis level is enabled/disabled by using the HYST0 and HYST1 bitfields in the LPCOMP\_CMP0\_CTRL and LPCOMP\_CMP1\_CTRL registers for Comparator0 and Comparator1, as described in Table 37-4.

Register[Bit_Pos]	Bit_Name	Description
LPCOMP_CMP0_CTRL[5]	HYST0	Enable/Disable hysteresis to Comparator0
		1: Enable Hysteresis
		0: Disable Hysteresis
		See the datasheet for hysteresis voltage range.
LPCOMP_CMP1_CTRL[5]	HYST1	Enable/Disable hysteresis to Comparator1
		1: Enable Hysteresis
		0: Disable Hysteresis
		See the datasheet for hysteresis voltage range.

Table 37-4. Hysteresis Control Bits

### 37.2.5 Wakeup from Low-Power Modes

LPCOMP can operate in all device power modes including CPU Sleep, System Deep Sleep, and System Hibernate. Interrupts generated from the comparators can be used to wake up the device. The comparators have the following restrictions when operating in System Deep Sleep and System Hibernate modes:

- Comparators should be operated in Ultra low-power mode.
- Input to the comparator should come from the dedicated pins. Analog mux bus connections will not be functional. But, the internal reference V<sub>REF</sub> is available and can be connected to the inverting inputs of the comparator.

Note that LPREF\_EN bit in the LPCOMP\_CONFIG register must be set to '1', to use the block in System Deep Sleep and System Hibernate modes. This bit controls the local reference voltage V<sub>REF</sub> as well as the bias current required for the block's operation in low power modes.



### 37.2.6 Comparator Clock

The comparator uses the system main clock SYSCLK as the clock for interrupt and output synchronization. See the Clocking System chapter on page 240 for more details.

### 37.2.7 Using Low-Power Comparators

Follow these steps to configure the comparator:

- 1. Configure the switches to connect the inputs to the comparator.
- 2. Enable the LPCOMP block by writing into the ENABLED bit of the LPCOMP\_CONFIG register.
- 3. Configure the hysteresis and the output type direct, synchronous-level, or synchronous-pulse using the LPCOMP\_C-MP0\_CTRL or LPCOMP\_CMP1\_CTRL register.
- 4. If the internal reference V<sub>REF</sub> is being used and connected to an inverting input, enable it by writing into the LPREF\_EN bit in the LPCOMP\_CONFIG register.
- Set the power mode of the comparator by writing into the mode bits of the LPCOMP\_CMP0\_CTRL or LPCOMP\_C-MP1\_CTRL register. If operation is required during System Deep Sleep mode and System Hibernate mode, make sure the power mode is configured to Ultra low-power and the LPREF bit is set.
- 6. Provide a delay so that the comparator stabilizes before routing the output or enabling the interrupt in the next step. The duration of delay depends on the power mode configured. See the PSoC 61 datasheet/PSoC 62 datasheet for the delay numbers.
- 7. Route the output to the GPIOs or to other peripherals by configuring the trigger multiplexer.
- 8. If an interrupt is required, configure the interrupt type by writing into the LPCOMP\_CMP0\_CTRL or LPCOMP\_CMP1\_C-TRL register and enable the interrupt by writing into the INTR\_MASK register.

# 37.3 Register List

Register	Function
LPCOMP_CONFIG	LPCOMP global configuration register
LPCOMP_INTR	LPCOMP interrupt register
LPCOMP_INTR_SET	LPCOMP interrupt set register
LPCOMP_INTR_MASK	LPCOMP interrupt request mask register
LPCOMP_INTR_MASKED	LPCOMP masked interrupt output register
LPCOMP_STATUS	Output status register
LPCOMP_CMP0_CTRL	Comparator0 configuration register
LPCOMP_CMP1_CTRL	Comparator1 configuration
LPCOMP_CMP0_SW	Comparator0 switch control
LPCOMP_CMP1_SW	Comparator1 switch control
LPCOMP_CMP0_SW_CLEAR	Comparator0 switch control clear
LPCOMP_CMP1_SW_CLEAR	Comparator1 switch control clear

 Table 37-5.
 Low-Power Comparator Register Summary

# 38. Continuous Time DAC



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The PSoC 6 MCU analog subsystem supports a 12-bit continuous time digital-to-analog converter (CTDAC). The 12-bit DAC provides continuous time output without the need for an external sample and hold (S/H) circuit. The CTDAC block can be used in applications that require voltage references, bias, or analog waveform output. It consists of the following blocks:

- CTDAC core
- CTDAC control interface

The CTDAC core includes a combination of 8-bit R-2R ladder DAC and 4-bit thermometer decoded resistors to generate the 12-bit DAC output voltage from the reference.  $V_{DDA}$  or any signal buffered through Opamp1 of the CTBm provides the reference voltage to the DAC. The core is closely integrated with the CTBm, which provides easy buffering of the DAC output voltage in addition to providing buffered input reference voltage and sample/hold feature for the DAC output. A programmable gain amplifier (PGA) can be made using the CTBm opamp and the R-2R ladder of DAC.

The CTDAC control interface provides an option to control the DAC output through CPU and DMA. This includes a doublebuffered DAC voltage control register, clock input for programmable update rate, interrupt on DAC buffer empty to CPU, and trigger to DMA and TCPWMs. Figure 38-1 shows the CTDAC block diagram.

## 38.1 Features

The CTDAC has the following features

- 12-bit continuous time output no external S/H required
- 2-µs settling time for a 25 pF load when buffered using the CTBm opamp
- Support in System Deep Sleep power mode
- Selectable voltage reference:
  - VDDA
  - Internal V<sub>REF</sub> buffered through Opamp1 of CTBm
  - External V<sub>REF</sub> buffered through Opamp1 of CTBm
- Selectable output paths:
  - Buffered DAC output through Opamp0 of CTBm
  - □ Sample and hold output path through Opamp0
- Selectable input modes:
  - Unsigned 12-bit mode
  - Two's complement (signed) 12-bit mode



- Configurable update rate using clock or hardware strobe signal (routed through trigger mux)
- Double-buffered DAC voltage control register
- Interrupt and DMA/TCPWM trigger on DAC buffer empty
- Configurable as PGA along with Opamp1 of CTBm

## 38.2 Architecture







Figure 38-2 shows the internal architecture of the DAC along with the CTBm connections. CTDAC core, CTBm routes, and the CTDAC control interface are covered in detail in this section.





#### Figure 38-2. CTDAC with CTBm

## 38.2.1 CTDAC Core

The CTDAC core includes the following components:

- R-2R and thermometer decoder architecture with switches
- Input reference selection
- Output path selection
- Flip-flops to register input from the control interface






Figure 38-3. CTDAC Core Architecture

## 38.2.1.1 CTDAC Architecture

Figure 38-3 shows the CTDAC core components. The CTDAC includes a binary coded R-2R structure for the lower eight bits (B [0:7]) and a thermometer decoded resistor structure for the upper four bits (S[1:15]). The lower eight bits [7:0] of the CTDAC\_VAL register control the B [7:0] signals directly. The upper four bits [11:8] of the CTDAC\_VAL register control the thermometer resistors selection signals S[15:1]. The signals S[15:1] are generated using a binary to thermometer decode logic, which means the number of 1s (from LSb) set in the signal S[15:1] depends on the upper four bits – '1' indicates only the LSb is set, '15' indicates all 15 bits are set. The output step-size of the DAC is given by VDACREF/4096.

## 38.2.1.2 Input Voltage Reference

The CTDAC can have one of the following sources as the input voltage reference:

- V<sub>DDA</sub>
- Internal V<sub>REF</sub> (buffered using CTBm opamp1)
- External voltage (buffered using CTBm opamp1)



Closing the CVD switch (CTDD\_CVD bit [0] of CTDAC\_SW register) selects  $V_{DDA}$  as the CTDAC voltage reference. Figure 38-4 shows the signal path. Note that CVD is a very low-resistance switch and minimizes the non-linearity in output.




Figure 38-4. V<sub>DDA</sub> Voltage Reference

Figure 38-5 shows the signal path to select the internal  $V_{REF}$  as the CTDAC reference. As seen, this signal path includes various switches from the CTBm along with Opamp1 (OA1). Internal reference ( $V_{REF}$ ) is buffered through OA1 and then is routed through CRD switch in CTBm to the CTDAC reference. The internal reference can be used when the DAC output needs to be accurate and supply independent. Note that for the CTDAC to operate properly in this configuration, CTBm should be enabled and OA1 should be configured in voltage follower mode with all the switches configured properly. See the Continuous Time Block mini (CTBm) chapter on page 589 for details.







Figure 38-6 shows the signal path to connect an external signal as CTDAC reference. The signal path appears similar to the internal reference signal path. Instead of routing the internal V<sub>REF</sub>, the OA1 positive terminal connections can be used to route an external signal.





#### Figure 38-6. External V<sub>REF</sub> as Voltage Reference

## 38.2.1.3 Output Paths

The CTDAC output can be routed in three different paths:

- Buffered output path through Opamp0
- Sample and hold path using Opamp0 and C<sub>HOLD</sub> capacitor

Figure 38-7 shows the buffered output path from the DAC. The buffered path makes use of the CTBm Opamp0 as voltage buffer and routes the CTDAC output.




Figure 38-7. Buffered DAC Output

CTBm includes a  $C_{HOLD}$  capacitor, which can be used to implement a Sample and Hold circuit for the CTDAC output. Figure 38-8 shows the Sample and Hold path for the CTDAC output. In this mode, the CHD switch is closed. The DAC output is sampled onto the  $C_{HOLD}$  capacitor. When sampled, DAC can be powered off or disconnected to save power and the Opamp0, configured as buffer, holds the voltage at the output. This is useful for achieving low power when an occasional update of DAC output is acceptable.







Figure 38-8. Sample Mode using DAC


Figure 38-9. Hold Mode using DAC



### 38.2.1.4 Other Configurations

The CTDAC with the Opamp1 can be used to implement a PGA (see Figure 38-10). In this configuration, the COR switch feeds back the Opamp1 output through the R-2R divider. The CTDAC\_VAL register controls the gain of the amplifier. The gain is given by (4096/CTDAC\_VAL). Note that this configuration should be used only for very low frequency signals and is not guaranteed to work for fast-switching signals. This is because of significant destabilizing capacitance introduced by the DAC in the amplifier feedback loop, which can result in oscillations.





#### Figure 38-10. CTDAC and CTBm as PGA

## 38.2.2 CTDAC Control Interface

The CTDAC control interface provides a digital interface to control and use the CTDAC. It offers the following features:

- Support for unsigned and two's complement numbers
- Double buffered DAC data register
- Programmable update rate using clock and strobe signal
- CPU interrupts and DMA triggers on data register empty event

## 38.2.2.1 CTDAC Modes

The CTDAC supports two modes in which the DAC output value from the CTDAC\_VAL register is interpreted. The content of the register can be either an unsigned or a two's complement value. In the unsigned mode, the DAC output value is simply proportional to the register value; this means, 0x0 gives the lowest value and 0xFFF gives the maximum value. In the two's complement mode, 0x800 gives the lowest value, 0x000 gives the mid value, and 0x7FF gives the maximum value.

The mode in which CTDAC operates is selected by the CTDAC\_MODE bits [25:24] of the CTDAC\_CTRL register. Setting the bits to 00b selects unsigned mode of operation. Setting the bits to 01b selects two's complement mode of operation. The other two combinations are reserved for future use.


### 38.2.2.2 Update Rate and Double Buffering

This section describes the ways to update the CTDAC.

#### Direct write


In this mode, the CPU or the DMA directly writes into the CTDAC\_VAL register. The rate of DAC update depends only on the rate at which the CPU or the DMA writes into the CTDAC\_VAL register. This mode is used when there is a need for fixed voltage at the output; however, it cannot be used to generate periodic waveforms because accurate sampling rate cannot be achieved using writes from the CPU or DMA.





#### **Buffered write**

To generate periodic waveforms, buffered write mode can be used. The CTDAC control interface provides a double buffer (CTDAC\_VAL\_NXT register) and a clock input (CLK) for this purpose. The data is loaded into the CTDAC\_VAL\_NXT register ahead of time using the CPU or the DMA and is automatically pushed into the final update register CTDAC\_VAL on the rising edge of the CLK. When this happens, a trigger output is generated which is used to trigger the DMA to move new data into CTDAC\_VAL\_NXT register. This keeps the data ready for the update at the next rising edge of the CLK. Interrupt is also generated to notify the CPU. The clock input to the CTDAC (CLK) is derived from the CLK\_PERI; to know how to configure the clock, see the Clocking System chapter on page 240.




#### Strobe Edge Sync

This mode enables "strobe" input for controlling when the DAC update happens. Strobe is a hardware signal, which can come from on-chip peripherals such as TCPWMs or LPCOMPs, thus enabling other peripherals to control the CTDAC output. In this mode, the CTDAC\_VAL register is updated from the CTDAC\_VAL\_NXT register on the rising edge of the CLK only after a rising edge is detected in the strobe signal.

Writing '1' into the DSI\_STROBE\_EN bit [28] of the CTDAC\_CTRL register enables the strobe input. To configure the source of strobe signal, see the Trigger Multiplexer Block chapter on page 290. Writing '0' into the DSI\_STROBE\_LEVEL bit [29] of the CTDAC\_CTRL register configures the CTDAC into strobe edge sync mode. Strobe signal should remain high and low for at least two CLK\_SYS each for detection.






Strobe Edge Immediate

This mode is similar to the strobe edge sync mode except that, in this mode, the CTDAC\_VAL register update is initiated by the rising edge of the strobe input instead of the clock input. The only difference in configuration as compared to the strobe edge sync mode is the clock divider value. In this mode, the clock divider is set to '1'. However, the strobe signal should remain high and low for at least two CLK\_SYS periods.

For the clock configuration, see the Clocking System chapter on page 240.






#### Strobe Level

In this mode, the CTDAC\_VAL register is continuously updated from the CTDAC\_VAL\_NXT register at the rising edge of input clock as long as strobe signal is high. To configure this mode, enable the strobe signal by writing '1' into the DSI\_STROBE\_EN bit [28] of the CTDAC\_CTRL register and set the strobe level mode by writing '1' into the DSI\_STROBE\_LEVEL bit [29] of the CTDAC\_CTRL register. Strobe signal should remain high for at least two CLK\_SYS periods.







**Note:** The maximum update rate depends on the CTDAC settling time specification. See the PSoC 61 datasheet, PSoC 62 datasheet for details for the specification.

## 38.2.2.3 Interrupts and DMA Triggers

The CTDAC supports a generation of interrupts on the CTDAC\_VAL\_NXT register empty event (VDAC\_EMPTY). This interrupt can be used by the CPU to transfer the next value to the CTDAC\_VAL\_NXT register. In addition to the interrupt, the same event can generate a DMA trigger for initiating a DMA transfer to the CTDAC\_VAL\_NXT register.

VDAC\_EMPTY bit [0] of the CTDAC\_INTR register provides the status of the CTDAC interrupt. Alternatively, PASS\_INTR\_-CAUSE register can also be read for the CTDAC interrupt status. VDAC\_EMPTY\_MASK bit [0] of the CTDAC\_INTR\_MASK register enables the interrupt to be serviced by CPU.

## 38.2.3 Deglitch Operation

The CTDAC provides an option to debounce or deglitch the output value every time CTDAC\_VAL is updated. It is accomplished by forcing the COS switch at the output path of DAC open when a new value is loaded. With the switches open, the DAC output has time to settle before the switch is again closed. The duration for which the switches remain open is programmable using the 6-bit DEGLITCH\_CNT field of the CTDAC\_CTRL register; duration is measured in terms of number of PERI\_CLK cycles.

The DEGLITCH\_COS bit [9] in the CTDAC\_CTRL register enables the deglitch functionality on the opamp input. When set, the COS switch in CTBm is forced to remain open for (DEGLITCH\_CNT+1) CLK\_PERI cycles. DEGLITCH\_CNT bit field is part of the CTDAC\_CTRL register.

### 38.2.3.1 Other Control Configurations

The CTDAC\_SW and CTDAC\_SW\_CLEAR registers are used to close or open the CVD and CO6 switches (Figure 38-2). The CTDAC\_SW register is used to close the switches – CTDD\_CVD bit [0] for CVD switch and CTDD\_CO6 bit [8] for CO6 switch. Setting the bits closes the corresponding switch. To open the switch, the corresponding bits in the CTDAC\_SW\_CLEAR register should be set. Clearing the bit in the CTDAC\_SW register does not have any effect. Controls for other switches shown in Figure 38-2 is present in the CTBM. Refer to the Continuous Time Block mini (CTBm) chapter on page 589 for details.

The CTDAC block can be enabled by setting the ENABLED bit in the CTDAC\_CTRL register. The output of the DAC can be enabled or disabled using the OUT\_EN bit [22] of the CTDAC\_CTRL register. If the bit is set, output of the CTDAC is enabled. If the bit is cleared, output is disabled. The output state when the output is disabled is configurable using the DISABLED\_MODE and CTDAC\_RANGE bits of the CTDAC\_CTRL register as shown in Table 38-1.



#### Table 38-1. Output State

OUT_EN	DISABLED_MODE	CTDAC_RANGE	OUTPUT_STATE
0	0	х	Tristate
0	1	0	V <sub>SSA</sub>
0	1	1	V <sub>REF</sub>
1	x	х	Programmed value

The CTDAC supports two output ranges:

- V<sub>SSA</sub> to (V<sub>DACREF</sub> × 4095/4096)
- V<sub>DACREF</sub>/4096 to V<sub>DACREF</sub>

The two ranges are almost the same except that the second range is lifted by one LSb. The CTDAC\_RANGE bit [23] of the CTDAC\_CTRL register decides the range. Setting the bit provides one LSb lifted range.

The CTDAC supports output to be maintained in System Deep Sleep power mode. However, no update is possible. To enable Deep Sleep operation, set the DEEPSLEEP\_ON bit [30] of the CTDAC\_CTRL register.

## 38.2.4 Using CTDAC

Follow these steps to use the CTDAC:

- 1. Configure various switches in CTDAC and CTBm according to the input reference voltage and output path selection.
- Configure deglitch, CTDAC mode, range, Deep Sleep operation capability, and strobe control in the CTDAC\_CTRL register according to your requirements.
- 3. Enable VDAC\_EMPTY interrupt if used.
- 4. Configure and enable DMA with VDAC\_EMPTY as trigger and CTDAC\_VAL\_NXT register as destination (see the DMA Controller (DW) chapter on page 90), if used.
- 5. Configure and enable the clock for CTDAC (see the Clocking System chapter on page 240).
- 6. Enable the CTBm and opamps based on the configuration in step 1.
  - a. Enable the CTBm if any of the switches from the CTBm is used in the input reference and output path.
  - b. Enable Opamp1 if an internal reference is used.
  - c. Enable and configure the Opamp1 positive input if an external reference is used.
  - d. Enable Opamp0 if the DAC output is buffered.
- 7. Enable the CTDAC block by setting the ENABLED bit in the CTDAC\_CTRL register.
- 8. Enable the DAC output by setting the OUT\_EN bit in the CTDAC\_CTRL register.
- 9. Update the CTDAC\_VAL register for fixed output and the CTDAC\_VAL\_NXT register for clocked output.
- 10. Additional updates can happen in VDAC\_EMPTY ISR or through DMA transfers.
- 11. The DAC output can be enabled/disabled at any time using the OUT\_EN bit.



## 38.3 Register List

Table 38-2. List of CTDAC Registers

Name	Description
CTDAC_CTRL	Global CTDAC control register
CTDAC_INTR	CTDAC interrupt request register
CTDAC_INTR_SET	CTDAC interrupt request set register
CTDAC_INTR_MASK	CTDAC interrupt request mask
CTDAC_INTR_MASKED	CTDAC interrupt request masked
CTDAC_CTDAC_SW	CTDAC switch control register
CTDAC_CTDAC_SW_CLEAR	CTDAC switch control clear register
CTDAC_CTDAC_VAL	Current DAC value register
CTDAC_CTDAC_VAL_NXT	Next DAC value (double buffering) register
CTDAC_TRIM	CTDAC trim register

# 39. Continuous Time Block mini (CTBm)



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The Continuous Time Block mini (CTBm) provides on-chip operational amplifiers (opamps) for creating continuous-time signal chains. Each CTBm includes a switch matrix for input/output configuration, two identical opamps, which are also configurable as two comparators, a charge pump inside each opamp, a sample-and-hold circuit, and a digital interface for comparator output routing, switch controls, and interrupts. CTBm and CTDAC are intended to work together in many applications. See the Continuous Time DAC chapter on page 576 for details.


## 39.1 Features

The PSoC 6 MCU CTBm has the following features:

- Discrete, high-performance, and highly configurable on-chip operational amplifiers
- Programmable power, bandwidth, compensation, and output drive strength
- Flexible input and output routing
- Support for opamp voltage-follower mode using internal connections
- Comparator mode with optional 10-mV hysteresis
- Works as buffer/pre-amplifier for SAR inputs
- Works as buffer/amplifier/sample-and-hold for CTDAC outputs
- Operates in System Deep Sleep mode
- Buffering external Vref of CTDAC
- Option to operate in duty-cycling mode in synchronization with SAR ADC



## 39.2 Architecture



#### Figure 39-1. CTBm Block Diagram

**Note:** CTDAC is not a part of the CTBm. See the Continuous Time DAC chapter on page 576 for more details.



The CTBm has two identical opamps, a switch routing matrix and a sample and hold circuit. Each opamp is configurable as an amplifier (with external passive components) or as a comparator. The opamp pins can be brought out to the pins using configurable switches, where external components can be connected to build useful circuits such as non-inverting amplifier, active filters, transimpedance amplifier, and many more. When opamps are used as amplifier, the output drive strength is configurable to drive internal blocks or external pins. When opamps are used as comparators, options are provided to generate interrupts and to trigger TCPWMs.

The CTBm block is designed to work closely with the CTDAC block. Opamps are used to buffer the reference input from a pin or internal reference ( $V_{REF}$ ) and to buffer the output of the DAC. The sample and hold circuit allow sampling of the CTDAC output. The resistor array of CTDAC can be used as feedback network around CTBm opamp to build a configurable gain amplifier. See the Continuous Time DAC chapter on page 576 for details of different use cases.

Opamps can be operated in System Deep Sleep mode with reduced performance (lower gain-bandwidth product). Similar to the ADCs, opamps can also work in system Deep Sleep mode, in the following modes:

- Always-ON in LP/ULP mode and powered-OFF in system Deep Sleep mode
- Always-ON in LP/ULP mode and duty-cycling in system Deep Sleep mode
- Always-ON in LP/ULP mode and system Deep Sleep mode

Duty-cycling of opamps is linked to the duty-cycling of ADCs in system Deep Sleep mode. Duty-cycling of opamps is possible only when at least one of the ADCs is used in system Deep Sleep mode. The timer trigger wakes up both the opamps and the enabled ADCs. When the conversions are complete, the opamps and ADCs are powered down at the same time. When opamp duty-cycling is not used or if the ADCs are configured to operate only in LP/ULP mode, the opamps remain ON continuously throughout the system Deep Sleep time. To configure the opamps in duty-cycling operation, enable "Deep Sleep Enable" in programmable analog, enable all voltages and current generators in Deep Sleep mode, and then set the CTBm clock source to "Deep Sleep Clock".

The following sections describe the CTBm block configuration.

## 39.2.1 Power Mode and Output Strength Configuration

The opamp can operate in three power modes - low, medium, and high. An additional option to select a 100 nA or 1 uA current reference from the Analog Reference block is common for all opamps in the device. This allows a total of six configurable power options for opamp in Deep Sleep mode. Refer to the PSoC 61 datasheet/PSoC 62 datasheet for the current consumption numbers when opamp is in system Deep Sleep mode. Power modes are configured using the PWR\_MODE bitfield in the respective CTBM\_OA\_RESx\_CTRL register. The slew rate and gain-bandwidth product (GBW) are maximum in highest power mode and minimum in lowest power mode.

In addition, the output driver of each opamp can be configured to the internal driver low output drive strength or high output drive strength external driver. Low and high output drive strengths are mutually exclusive – they cannot be active at the same time. Low output drive strength is suited to drive smaller on-chip capacitive and resistive loads at higher speeds. High output drive strengths is useful for driving large off-chip capacitive and resistive loads. See the PSoC 61 datasheet/PSoC 62 datasheet for gain bandwidth, slew rate, and maximum output drive capability (IOUT specifications in various power modes and output strength configurations. Table 39-1 summarizes the bits used to configure the opamp output drive strength and power modes.



Register[Bit_Pos]	Bit_Name	Description
		CTBM power mode selection
CTBM_CTB_CTRL[31]	ENABLE	0: CTBM is disabled
		1: CTBM is enabled
		Opamp0 pump enable bit. Pump must be enabled and clocks should be
CTBM OA RES0 CTRL[11]	OA0 PUMP EN	configured for CTBm to work
		0: Opamp0 pump is disabled
		1: Opamp0 pump is enabled
		Opamp1 pump enable bit
CTBM_OA_RES1_CTRL [11]	OA1_PUMP_EN	0: Opamp1 pump is disabled
		1: Opamp1 pump is enabled
		000: Opamp0 is OFF
		001: Opamp0 is in low-power mode
	OA0_PWR_MODE	010: Opamp0 is in medium-power mode
CTBM OA RESO CTRI 12:01		011: Opamp0 is in high-power mode
		100: Reserved
		101: Opamp0 is in power saver low-power mode
		110: Opamp0 is in power saver medium-power mode
		111: Opamp0 is in power saver medium-power mode
		000: Opamp1 is OFF
		001: Opamp1 is in low-power mode
		010: Opamp1 is in medium-power mode
CTBM OA RES1 CTRL [2:0]		011: Opamp1 is in high-power mode
		100: Reserved
		101: Opamp1 is in power saver low-power mode
		110: Opamp1 is in power saver medium-power mode
		111: Opamp1 is in power saver medium-power mode
		Opamp0 output drive strength select bits
CTBM_OA_RES0_CTRL [3]	OA0_DRIVE_STR_SEL	0: Opamp0 output drive strength is low
		1: Opamp0 output drive strength is high
		Opamp1 output drive strength select bits
CTBM_OA_RES1_CTRL [3]	OA1_DRIVE_STR_SEL	0: Opamp1 output drive strength is low
		1: Opamp1 output drive strength is high

Table 39-1. Output Strength and Power Mode Configuration in CTBM Registers

In special instances, to connect the output to an external pin with low output drive strength or an internal load (for example, SAR ADC) with high output drive strength, switches D81/D82 shown in Figure 39-1 can be used. However, Cypress does not guarantee performance in this configuration.

## 39.2.2 Deep Sleep Operation

CTBm opamps can operate in the System Deep Sleep mode with reduced GBW and output drive capability. The CTBm switches will also work in the Deep Sleep mode. The firmware control will keep values from Active to Deep Sleep mode. The hardware control signals will be latched during Deep Sleep.

The Deep Sleep operation can be enabled using the DEEPSLEEP\_ON bit in the CTBM\_CTB\_CTRL register. Note that analog references required for CTBm must be enabled and configured for Deep Sleep operation using the PASS\_AREF\_CTRL register. See the Analog Reference Block chapter on page 537 for more details.

Note that if SAR ADC is enabled for deep sleep operation, CTBm power is duty cycled in sync with the SAR ADC power. It is important to adjust the delay using the PASS\_ANA\_PWR\_CFG register (to allow settling of opamp output) if the opamp output is being measured by the SAR ADC. See the SAR ADC chapter on page 545 for more details.



## 39.2.3 Charge Pump

Each opamp includes a charge pump to allow rail-to-rail input. The clock for running the charge pumps is selected using either CLOCK\_PUMP\_PERI\_SEL bits of the PASS\_AREF\_CTRL register (see the Analog Reference Block chapter on page 537) or DPSLP\_CLOCK\_SEL register. The selected clock will be common to both the opamps in the CTBm block.

Pump clock input frequency requires to be in a certain range depending on the opamp power mode. See Table 39-2.

Table 39-2. Pump Clock Frequency

Opamp Power Mode	Pump Clock Frequency
High	24 MHz
Medium	8 MHz to 24 MHz
Low	8 MHz to 24 MHz

For the opamp configured for operation in System Deep Sleep mode, pump clock can be sourced from the deep sleep clock (CLK\_DPSLP) and it should be configured to 2 MHz irrespective of the opamp power mode. See the SAR ADC chapter on page 545 for more details about the configuration of deep sleep clock.

Charge pump is enabled by setting the OA0\_PUMP\_EN bit in the CTBM\_OA\_RES0\_CTRL register for Opamp0 and OA1\_PUMP\_EN bit in the CTBM\_OA\_RES1\_CTRL register for Opamp1.

## 39.2.4 Reference Currents

Opamps require reference currents (IPTAT and IZTAT) for its operation. These currents are generated by the Analog Reference block. Follow this procedure to configure the reference currents:

- 1. Enable the reference using ENABLED bit in the PASS\_AREF\_CTRL register.
- If the opamps are required to be operational in System Deep Sleep mode, AREF also needs to be active simultaneously. Configure the DEEPSLEEP\_MODE and DEEPSLEEP\_ON bit fields in the PASS\_AREF\_CTRL register to keep the reference currents ON during System Deep Sleep mode.
- 3. Power consumption in opamps can be reduced by lowering the reference current (IPTAT) from 1 μA to 100 nA at the expense of reduced gain bandwidth product. IPTAT value is configured using CTB\_IPTAT\_SCALE bit of the PASS\_AREF\_CTRL register. Choose the setting based on the application requirements. Performance specifications are provided in the PSoC 61 datasheet/PSoC 62 datasheet.

The AREF settings apply to all the opamps. See the Analog Reference Block chapter on page 537 for more details.

## 39.2.5 Compensation Trim Bits

For opamp stability, compensation bits need to be set based on the selected drive strength. Set the compensation trim registers OA0\_COMP\_TRIM and OA1\_COMP\_TRIM to 03h for 10x output drive strength and 01h for 1x output drive strength.

## 39.2.6 Switching Matrix

The CTBm has many switches to configure input and output routing of the opamps, as shown in Figure 39-1. Table 39-3 lists the switches and the respective control bits to open/close the switches.

Switch	Description	Register	Bitfield	
A00	Opamp0 non-inverting input to AMUXBUS A	CTBM_OA0_SW	OA0P_A00	
A20	Opamp0 non-inverting input to Px.0	CTBM_OA0_SW	OA0P_A00	
A30	Opamp0 non-inverting input to Px.6 (and C6H)	CTBM_OA0_SW	OA0P_A30	
A11	Opamp0 inverting input to Px.1	CTBM_OA0_SW	OA0M_A11	
A81	Opamp0 inverting input to output	CTBM_OA0_SW	OA0M_A81	
D51	Opamp0 output to sarbus0	CTBM_OA0_SW	OA0O_D51	

Table 39-3. Switches and their Control Bits



Switch	Description	Register	Bitfield	
D81	Opamp0 - shorts low and high drive strength outputs	CTBM_OA0_SW	OA00_D81	
A03	Opamp1 non-inverting input to AMUXBUS B	CTBM_OA1_SW	OA1P_A03	
A13	Opamp1 non-inverting input to Px.5	CTBM_OA1_SW	OA1P_A13	
A43	Opamp1 non-inverting input to Px.7	CTBM_OA1_SW	OA1P_A43	
A73	Opamp1 non-inverting input to V <sub>REF</sub>	CTBM_OA1_SW	OA1P_A73	
A22	Opamp1 inverting input to Px.4	CTBM_OA1_SW	OA1M_A22	
A82	Opamp1 inverting input to output	CTBM_OA1_SW	OA1M_A82	
D52	Opamp1 output to sarbus0	CTBM_OA1_SW	OA10_D52	
D62	Opamp1 output to sarbus1	CTBM_OA1_SW	OA10_D62	
D82	Opamp1 - shorts low and high drive strength outputs	CTBM_OA1_SW	OA10_D82	
CIS	Opamp0 non-inverting input isolation (for C <sub>HOLD</sub> )	CTBM_CTD_SW	CTDH_CIS	
ILR	C <sub>HOLD</sub> leakage reduction (drives far side of isolation switch CIS)	CTBM_CTD_SW	CTDH_ILR	
CA0	C <sub>HOLD</sub> to Opamp0 non-inverting input	CTBM_CTD_SW	CTDH_CA0	
COS	CTDAC output to C <sub>HOLD</sub> (deglitch capable)	CTBM_CTD_SW	CTDO_COS	
CHD	C <sub>HOLD</sub> disconnect	CTBM_CTD_SW	CTDH_CHD	
C6H	CTDAC output to Px.6	CTBM_CTD_SW	CTDO_C6H	
CRD	Opamp1 output to CTDAC Ref	CTBM_CTD_SW	CTDD_CRD	
COR	CTDAC output to Opamp1 inverting input	CTBM_CTD_SW	CTDS_COR	
CRS	CTDAC Ref sense to Opamp1 inverting input	CTBM_CTD_SW	CTDS_CRS	

#### Table 39-3. Switches and their Control Bits

**Note:** GPIO switches are not covered in this table. For a detailed description of GPIO switches and AMUXBUS connections, see the I/O System chapter on page 214.

Switches D51/D52/D62 shown in Figure 39-1 can be hardware controlled by the SAR sequencer (SARSEQ), in addition to being firmware controllable. For more details of the SAR sequencer, see the SAR ADC chapter on page 506.

The CTBm switches will also work in the Deep Sleep power mode. The firmware control will keep values from Active to Deep Sleep mode. The hardware control signals will be latched during Deep Sleep.

Using the switching matrix, the opamps in CTBm can be configured to have inputs from:

- Dedicated pins
- CTDAC
- AMUXBUS A/B

Similarly, the output of the opamps can be connected to:

- Dedicated pins
- SAR ADC input (sarbus0 / sarbus1)
- AMUXBUS A/B

See the PSoC 61 datasheet/PSoC 62 datasheet for the location of dedicated CTBm pins. See the Continuous Time DAC chapter on page 576 for details of CTDAC-CTBm connections. For more details of AMUXBUS connections to other analog blocks in the PSoC 6 MCU, see Analog Routing chapter on page 597.

### 39.2.7 Sample and Hold

CTBm has a sample and hold (SH) at the CTBm amplifier input, connected to the CTDAC output. This sampling is controlled by firmware. Switches also exist to route the CTDAC output to a pin without buffering, and to drive a buffered reference voltage to the CTDAC through a CTBm amplifier. The Continuous Time DAC chapter on page 576 contains detailed explanation of CTBm and sample and hold operating together with the CTDAC.



## 39.2.8 Comparator Mode

Each opamp can be configured as a comparator by setting the respective OAx\_COMP\_EN bit in the CTBM\_OA\_REx\_CTRL register. Note that enabling the comparator disables the compensation capacitors and shuts down the low and high drive strength outputs. The comparator has the following features:

- Optional 10-mV input hysteresis
- Configurable power/speed
- Optional output synchronization
- Configurable edge detection (rising/falling/both/disable)

## 39.2.8.1 Comparator Configuration

A hysteresis of 10 mV can be enabled in one direction (low to high). Input hysteresis can be enabled by setting OAx\_HYST\_EN bit in the CTBM\_OA\_RESx\_CTRL register. The two comparators also have three power modes: low, medium, and high, controlled by OAx\_PWR\_MODE bitfield in the CTBM\_OA\_RESx\_CTRL register. Power modes differ in response time and power consumption; power consumption is maximum in fast mode and minimum in ultra-low-power mode. Exact specifications for power consumption and response time are provided in the PSoC 61 datasheet/PSoC 62 datasheet.

The output state of Comparator0 and Comparator1 can be monitored by the firmware using OAx\_COMP bits in the CTBM COMP STAT register.

Table 39-4 summarizes various bits used to configure the comparator mode in the CTBm.

Register[Bit_Pos]	Bit_Name	Description	
		Opamp comparator enable bit	
CTBM_OA_RESx_CTRL[4]	OA_COMP_EN	0: Comparator mode is disabled in opamp	
		1: Comparator mode is enabled in opamp	
		Opamp comparator hysteresis enable bit	
CTBM_OA_RES_CTRL[5]	OA_HYST_EN	0: Hysteresis is disabled in opamp	
		1: Hysteresis is enabled in opamp	
		Bypass comparator output synchronization	
CTBM_OA_RES_CTRL[6]	OA_BYPASS_DSI_SYNC	0: Synchronize (level or pulse)	
		1: Bypass	
		Comparator output type after synchronization	
CTBM_OA_RES_CTRL[7]	OA_DSI_LEVEL	0: Pulse	
		1: Level	

 Table 39-4.
 Comparator Mode and Configuration Register Settings

### 39.2.8.2 Comparator Interrupt

The comparator output is connected to an edge detector block, which is used to detect the edge (disable/rising/falling/both) that generates interrupt. It can be configured using OAx\_COMPINT bitfields in the CTBM\_OA\_RESx\_CTRL register.

Each interrupt has an interrupt mask bit in the CTBM\_INTR\_MASK register. By setting the interrupt mask low, the corresponding interrupt source is ignored. The CTBm comparator interrupt to the CPUSS will be raised if logic AND of the interrupt flags in INTR registers and the corresponding interrupt masks in the CTBM\_INTR\_MASK register is logic 1.

Writing a '1' to the COMPx bits in the CTBM\_INTR register clears the corresponding interrupt.

For firmware convenience, the logic AND of the interrupt flags and the interrupt masks is also made available in the CTBM\_INTR\_MASKED register. To know the interrupt source at the block level (CTBM or CTDAC), PASS\_INTR\_CAUSE register can be used.

For verification and debug purposes, a set bit is provided for each interrupt in the CTBM\_INTR\_SET register. This bit allows the firmware to raise the interrupt without a real comparator switch event.

For more details on the PSoC 6 MCU interrupt architecture, see the Interrupts chapter on page 73.



## 39.2.9 Using CTBm Opamp

Follow this procedure to use the CTBm opamp:

- 1. Configure the analog reference (AREF).
- 2. Configure the charge pump.
- 3. Configure power mode and output drive strength.
- 4. Configure compensation trim bits.
- 5. Configure input and output switches.
- 6. Enable the CTBm block by setting the ENABLED bit in the CTBM\_CTB\_CTRL register.

To configure a comparator, the steps are similar, except the output drive strength and compensation setting, which are not applicable for the comparator and OA0\_COMP\_EN/OA1\_COMP\_EN bit of the OA\_RES0\_CTRL/OA\_RES1\_CTRL register should be set to enable comparator mode. For the comparator mode, hysteresis and edge detection logic are available. See Comparator Mode on page 595 for details.

## 39.3 Register List

Name	Description
CTBM_CTB_CTRL	Global CTBm enable and power control register
PASS_AREF_CTRL	Global AREF control for PASS register
CTBM_OA_RES0_CTRL	Opamp0 control register
CTBM_OA_RES1_CTRL	Opamp1 control register
CTBM_COMP_STAT	Comparator status register
PASS_INTR_CAUSE	Global interrupt cause register for PASS
CTBM_INTR	Interrupt request register
CTBM_INTR_SET	Interrupt request set register
CTBM_INTR_MASK	Interrupt request mask register
CTBM_INTR_MASKED	Interrupt request masked register
CTBM_OA0_SW	Opamp0 switch control register
CTBM_OA0_SW_CLEAR	Opamp0 switch control clear register
CTBM_OA1_SW	Opamp1 switch control register
CTBM_OA1_SW_CLEAR	Opamp1 switch control clear register
CTBM_CTD_SW	CTDAC connection switch control register
CTBM_CTD_SW_CLEAR	CTDAC connection switch control clear register
CTBM_CTB_SW_DS_CTRL	CTBm bus switch control register
CTBM_CTB_SW_SQ_CTRL	CTBm bus switch SAR sequencer control enable/disable register
CTBM_CTB_SW_STATUS	CTBm bus switch control status register
CTBM_OA0_OFFSET_TRIM	Opamp0 offset trim control register
CTBM_OA0_SLOPE_OFFSET_TRIM	Opamp0 offset slope trim control register
CTBM_OA0_COMP_TRIM	Opamp0 comparator trim control register
CTBM_OA1_OFFSET_TRIM	Opamp1 offset trim control register
CTBM_OA1_SLOPE_OFFSET_TRIM	Opamp1 offset slope trim control register
CTBM_OA1_COMP_TRIM	Opamp1 comparator trim control register

Table 39-5. Register Summary

# 40. Analog Routing



This PSoC 6 MCU technical reference manual (TRM) provides comprehensive and detailed information about the functions of the PSoC 6 MCU device hardware. It is divided into two books: architecture TRM and registers TRM. The TRM is not recommended for those new to the PSoC 6 MCU, nor as a guide for developing PSoC 6 MCU applications. Use these documents instead:

- PSoC 61 datasheet, PSoC 62 datasheet
- Peripheral Driver Library (PDL) documentation
- Application notes
- Code examples

The PSoC 6 MCU has a flexible analog routing system that interconnects programmable analog blocks and GPIOs. Analog routing in the PSoC 6 MCU reduces external connections, allows last-minute feature changes, and eliminates delays caused by PCB spins by reconfiguring interconnection between analog blocks.

## 40.1 Features

The PSoC 6 MCU analog routing has the following features:

- Flexible connections between different analog blocks and GPIOs
- Two system-wide analog mux buses (AMUXBUS) that interconnect all analog capable GPIOs
- Switches in the analog routing can be used to create analog multiplexers



## 40.2 Architecture

Figure 40-1 shows the analog routing available in PSoC 6 MCUs.




Figure 40-1. PSoC 6 MCU Analog Routing Diagram



Notes:

- The analog features and GPIOs shown in Figure 40-1 may not be available in all PSoC 6 MCUs. See the respective device datasheet for available analog features and ports in a device.
- Certain analog blocks such as CapSense and LPCOMP have additional internal routing, which is not shown in Figure 40-1. See the respective chapters of these blocks in this document for details.

Analog routing in the PSoC 6 MCU consists of several on-chip analog buses and analog switches. Table 40-1 gives a summary of connections available between analog blocks.

	To GPIOs	To SAR ADC	To CTBm (OA0, OA1)	To CTDAC	To LPCOMP	To CapSense IDACs
From GPIOs	AMUXBUS A AMUXBUS B	Dedicated SARSEQ port Through CTBm AMUXBUS A AMUXBUS B	Dedicated CTBm pins AMUXBUS A AMUXBUS B	N/A <sup>1</sup>	Dedicated LPCOMP pins AMUXBUS A AMUXBUS B	N/A <sup>2</sup>
From SAR ADC	N/A <sup>3</sup>	N/A <sup>4</sup>	N/A <sup>3</sup>	N/A <sup>3</sup>	N/A <sup>3</sup>	N/A <sup>3</sup>
From CTBm (OA0, OA1)	Dedicated CTBm pins AMUXBUS A AMUXBUS B	Internal bus AMUXBUS A AMUXBUS B	N/A <sup>4</sup>	N/A <sup>1</sup>	AMUXBUS A AMUXBUS B	N/A <sup>2</sup>
From CTDAC	Through CTBm	Through CTBm	Internal bus	N/A <sup>4</sup>	Through CTBm	N/A <sup>2</sup>
From LPCOMP	N/A <sup>5</sup>	N/A <sup>5</sup>	N/A <sup>5</sup>	N/A <sup>5</sup>	N/A <sup>4</sup>	N/A <sup>5</sup>
From CapSense IDACs	AMUXBUS A AMUXBUS B	AMUXBUS A <sup>6</sup> AMUXBUS B <sup>6</sup>	AMUXBUS A AMUXBUS B	N/A <sup>1</sup>	AMUXBUS A <sup>6</sup> AMUXBUS B <sup>6</sup>	N/A <sup>4</sup>

Table 40-1. Available Connections between PSoC 6 MCU Analog Blocks

1. CTDAC does not have analog inputs.

2. IDAC does not have analog inputs. 3

SAR ADC does not have analog outputs. 4 Same block

5.

LPCOMP does not have analog outputs. 6. External resistor may be required to convert current to voltage.

Notes:

- For detailed routing and switch-control information of a block, click on the respective block name.
- CapSense block connections used for touch sensing are not shown in Table 40-1 because CapSense is not connected to any other analog blocks during touch sensing.
- AMUXBUS routing is not available in system Deep Sleep and Hibernate power modes of PSoC 6 MCUs.
- If the routing uses switches belonging to a particular analog block, for example, SAR ADC, then SAR ADC block needs to be enabled.
- SAR ADCs are designed with 16 channels, but each ADC can scan thirteen unique inputs, which includes eight GPIOs from dedicated SARMUX port, two CTBm opamp outputs, two AMUX buses, and a temperature sensor. It is possible to scan GPIOs from other ports using AMUX buses.

Most analog blocks have dedicated connections to certain pins, which, when used, provide the best possible performance. However, these blocks can be also connected to other GPIOs and each other using AMUXBUS in case the dedicated pin is not available or is used by another resource.

#### 40.2.1 AMUXBUS Splitting

AMUXBUS A and AMUXBUS B are system-wide analog buses that can connect to almost all analog blocks and some GPIOs in the PSoC 6 MCU. However, the PSoC 6 MCU has only two of these buses. Each AMUXBUS can be split into multiple segments using 3 switches controlled by writing into the HSIOM AMUX SPLIT CTL registers. An example use case would be to disconnect the AMUX switch 3 (see Figure 40-1) when using CapSense with touch pads connected to Port 7 and Port 8. This leaves other AMUX bus segments free for use by other analog blocks. For more information on AMUXBUS connections, see the I/O System chapter on page 214.



# 40.3 Register List

Table 40-2. Register Summary

Name	Description
HSIOM_AMUX_SPLIT_CTL	This register controls the breaking of AMUX buses A and B into multiple segments.