

#### Based on Arm® Cortex®-M0+ CPU

# **General description**

PSOC<sup>™</sup> 4 is a family of scalable MCUs with an Arm® Cortex®-M0+ CPU. It combines a high-performance capacitive and inductive sensing subsystem, programmable and reconfigurable analog and digital blocks. The new PSOC<sup>™</sup> 4000T series provides an upgrade path for PSOC<sup>™</sup> 4000 and PSOC<sup>™</sup> 4000S-based designs to fifth-generation HMI technology with software and package compatibility.

PSOC<sup>™</sup> 4000T is a member of the PSOC<sup>™</sup> 4 MCU family with fifth-generation CAPSENSE<sup>™</sup> and Multi-Sense technology offering ultra-low-power touch HMI solution based on an integrated "Always-on" sensing technology, improved performance. The multi-sense converter expands the classic capacitive sensing with best-in-class inductive sensing for new use case and to enable modern sleek user interface solutions with superior liquid tolerance and provides robust and reliable touch HMI solution for harsh environments.

PSOC™ 4000T is a microcontroller with standard communication, timing peripherals, and Infineon's fifth-generation CAPSENSE™ with multi-sense HMI technology purpose built for varieties of low-power applications including wearable, hearable, and smart connected IoT products that need low-power operation and improved performance to enable next generation user experience.

#### **Features**

- 32-bit MCU subsystem
  - 48-MHz Arm® Cortex®-M0+ CPU with single-cycle multiply
  - Up to 64 KB of flash with read accelerator
  - Up to 8 KB of SRAM
- Low-power 1.71 V to 5.5 V operation
  - Deep Sleep mode with 6 μA always-on touch sensing
  - Active touch detection and tracking with 200 μA (average)
- Fifth-generation CAPSENSE™ sensing with multi-sense converter
  - All-new ratio-metric sensing architecture with multi-sense converter low-power (MSCLP) provides best-in-class signal-to-noise ratio (SNR) (>5:1) and liquid tolerance for capacitive sensing
  - "Always-on" sensing in Deep Sleep mode with hardware-based wake on touch detection for ultra-low-power operation in standby mode
  - CPU independent autonomous channel scanning for low-power optimization with active sensing
  - Support Class-B firmware library for easy certifications
  - Hardware filters
  - 13.5-bit effective number of bits (ENOB) resolution
  - Infineon-supplied middleware with easy-to-use APIs
- · Capacitive sensing
  - Supports self-capacitance and mutual-capacitance sensing
  - Up to sixteen sensors/electrodes
  - Low noise floor (< 100 aF)
  - Advanced proximity sensing with improved detection range
  - Easy design with Infineon-supplied middleware
  - Automatic hardware tuning (smart sensing algorithm)

#### Based on Arm® Cortex®-M0+ CPU

# infineon

#### **Features**

- Inductive sensing
  - Advanced fly-back inductive sensing method with superior noise immunity
  - Support spread spectrum clock, Frequency Hopping and linear output characteristics providing flexibility for sensor design
  - Wide operating range: 48 MHz operating frequency with 40 kHz 5.7 MHz sensor excitation
  - Up to six inductive sensors (pair of electrodes)
  - Supports wide input range from 100 nH to 200 μH
- Low temperature drift serial communication
  - Two independent runtime reconfigurable serial communication blocks (SCBs) with re-configurable I<sup>2</sup>C, SPI, or UART functionality in one block with master/slave I<sup>2</sup>C functionality in the other
- Timing and pulse-width modulation
  - Two 16-bit timer/counter/pulse-width modulator (TCPWM) blocks
  - Center-aligned, edge, and pseudo-random modes
  - Comparator-based triggering of kill signals
  - Quadrature decoder
- · Clock sources
  - ±2% internal main oscillator (IMO)
  - 40 kHz internal low-power oscillator (ILO)
- Up to 21 programmable GPIO pins
  - 25-pin WLCSP (0.35 mm pitch), 24-pin QFN (0.5 mm pitch), and a 16-pin QFN package (0.5 mm pitch)
  - GPIO pins can have sensing or digital functionality
- ModusToolbox<sup>™</sup> software
  - Comprehensive collection of multi-platform tools and software libraries
  - Includes board support packages (BSPs), peripheral driver library (PDL), and middleware such as CAPSENSE™
- Industry-standard tool compatibility
  - After configuration, development can be done with Arm®-based industry standard development tools

#### Based on Arm® Cortex®-M0+ CPU

Development ecosystem



# **Development ecosystem**

#### PSOC™ 4 MCU resources

Infineon provides a wealth of data at **www.infineon.com** to help you select the right PSOC<sup>™</sup> MCU device and quickly and effectively integrate it into your design. The following is an abbreviated, hyperlinked list of resources for PSOC<sup>™</sup> 4 MCU:

- Overview: PSOC™ portfolio
- Product selectors: PSOC™ 4 MCU
- **Application notes** cover a broad range of topics, from basic to advanced level; please refer to the following when using this device:
  - AN79953: Getting started with PSOC™ 4 MCU
  - AN88619: PSOC™ 4 MCU hardware design considerations
  - AN85951: PSOC™ 4 and PSOC™ 6 MCU CAPSENSE™ design guide
  - AN234231: PSOC™ 4 CAPSENSE™ ultra-low-power capacitive sensing techniques
  - AN86233: PSOC<sup>™</sup> 4 MCU low-power modes and power reduction techniques
  - AN239751: Flyback inductive sensing design guide
  - AN239805: Liquid-level sensing with PSOC™ 4 CAPSENSE™
  - AN241091: Hover-touch sensing with PSOC™ 4 CAPSENSE™
  - AN241228: Wear detection with PSOC™ 4 CAPSENSE™
  - AN241195: Manufacturing test recommendations for PSOC™ 4 CAPSENSE™ designs
- Code examples demonstrate product features and usage, and are also available on GitHub repositories
- Reference manuals provide detailed descriptions of PSOC™ 4 MCU architecture and registers
- PSOC<sup>™</sup> 4 MCU programming specification provides the information necessary to program PSOC<sup>™</sup> 4 MCU non-volatile memory
- Development tools
  - ModusToolbox™ software enables cross platform code development with a robust suite of tools and software libraries
  - Evaluation, system solution, and development kits will be available for the PSOC™ 4000T at product release
  - The CY8CKIT-040T PSOC™ 4000T CAPSENSE™ evaluation kit enables you to evaluate and develop with Infineon's fifth-generation, low-power CAPSENSE™ solution using the PSOC™ 4000T device
  - MiniProg4 (CY8CKIT-005-A) and MiniProg3 (CY8CKIT-002) all-in-one development programmers and debuggers
  - PSOC™ 4 MCU CAD libraries provide footprint and schematic support for common tools. IBIS models are also available
- Training videos are available on a wide range of topics including the PSOC™ 101 series
- Infineon developer community enables connection with fellow PSOC™ developers around the world, 24 hours
  a day, 7 days a week, and hosts a dedicated PSOC™ 4 MCU community

#### WLCSP bootloader package

The WLCSP bootloader package is supplied with an I2C bootloader installed in flash. The bootloader is compatible with the ModusToolbox™ DFU middleware and has the following default configurations:

- I2C SCL and SDA connected to port pins P2.2 and P2.3 respectively (external pull-up resistors required)
- I2C Slave mode, address 0x0C, data rate = 400 Kbps
- Occupies the bottom 12.5 KB of flash, 0x00000000 to 0x00003200
- Supports single application, starting from 0x00003200 to max flash size of the variant minus 256 bytes (this 256 bytes is bootloader metadata)
- Bootloader mode timeout is two seconds
- Features a device-specific product ID to verify flashing of the application image on the intended target. The Product ID is a four-byte value pre-programmed in the bootloader, where the first 2 bytes (MSB first) are the Silicon ID, and the next two bytes are the bootloader version (0x0002)

#### Based on Arm® Cortex®-M0+ CPU

ModusToolbox<sup>™</sup> software



- Other bootloader options are set by the ModusToolbox™ DFU middleware default option. For more information on this bootloader, see the following application note: **AN236282** - Device Firmware Update (DFU) middleware (MW) for ModusToolbox™

**Note**: ModusToolbox<sup>™</sup> bootloadable project must be associated with *.hex*, *.cyacd2*, and *.elf* files for the bootloader project that is configured for the target device. The factory-installed bootloader can be overwritten using JTAG or SWD programming.

#### ModusToolbox™ software

ModusToolbox™ software is comprehensive collection of multi-platform tools and software libraries that enable an immersive development experience for creating converged MCU and wireless systems. It is:

- Comprehensive it has the resources you need
- Flexible you can use the resources in your own workflow
- Atomic you can get just the resources you want
   Infineon provides a large collection of code repositories on GitHub, including:
- · Board support packages (BSPs) aligned with Infineon kits
- Low-level resources, including a peripheral driver library (PDL)
- Middleware enabling industry-leading features such as CAPSENSE™
- An extensive set of thoroughly tested code example applications

ModusToolbox<sup>™</sup> software is IDE-neutral and easily adaptable to your workflow and preferred development environment. It includes a project creator, peripheral and library configurators, a library manager, as well as the optional Eclipse IDE for ModusToolbox<sup>™</sup> software, as **Figure 1** shows. For information on using Infineon tools, refer to the documentation delivered with ModusToolbox<sup>™</sup> software, and **AN79953** - Getting started with PSOC<sup>™</sup> 4 MCU.



Figure 1 ModusToolbox™ software tools

# Based on Arm® Cortex®-M0+ CPU



infineon

**Table of contents** 

Table of contents

Features	
Development ecosystem	
ModusToolbox™ software	
Table of contents	5
Block diagram	6
1 Functional definition	7
1.1 CPU and memory subsystem	7
1.2 System resources	
1.3 Fixed function digital blocks	9
1.4 GPIO	
1.5 Special function peripherals	10
2 Pinouts	12
2.1 Alternate pin functions	13
3 Power	
3.1 Mode 1: 2.0 V to 5.5 V external supply	15
3.2 Mode 2: 1.8 V ±5% external supply	16
4 Electrical specifications	
4.1 Absolute maximum ratings	
4.2 Device-level specifications	
4.3 Digital peripherals	
4.4 Memory	
4.5 System resources	
5 Ordering information	
6 Application example schematic	
7 Packaging	
7.1 Package diagrams	
8 Acronyms	
9 Document conventions	
9.1 Units of measure	
Revision history	42

Block diagram



# **Block diagram**




Figure 2 **Block diagram** 

PSOC™ 4000T includes an extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The Arm® serial-wire debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The ModusToolbox™ IDE provides fully integrated programming and debug support for this device. The SWD interface is fully compatible with industry-standard third-party tools. It has the following advantages:

- · Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device if not erase protected, clear flash protection, and reprogram the device with new firmware that enables debugging. Thus firmware control of debugging cannot be overridden without erasing the firmware thus providing security.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, this device, with device security enabled, may not be returned for failure analysis. This is a trade-off it allows the customer to make.

Based on Arm® Cortex®-M0+ CPU

Functional definition



# 1 Functional definition

# 1.1 CPU and memory subsystem

#### 1.1.1 CPU

The Cortex®-M0+ CPU in PSOC™ 4000T is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and the CPU executes a subset of the Thumb-2 instruction set. It includes a nested vectored interrupt controller (NVIC) block with eight interrupt inputs and also includes a wakeup interrupt controller (WIC). The WIC can wake the processor from deep sleep mode, allowing power to be switched off to the main processor when the chip is in Deep Sleep mode.

The CPU subsystem includes the serial wire debug (SWD) interface, which is a two-wire form of JTAG. The debug configuration used for PSOC<sup>™</sup> 4000T has four breakpoint (address) comparators and two watchpoint (data) comparators.

#### 1.1.2 Flash

The PSOC<sup>™</sup> 4000T device has a 64 KB flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The low-power flash block is designed to deliver two wait-state (WS) access time at 48 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average.

#### 1.1.3 SRAM

A 8 KB of SRAM are provided with zero wait-state access at 48 MHz.

#### 1.1.4 SROM

A 8 KB supervisory ROM that contains boot and configuration routines is provided.

#### 1.2 System resources

#### 1.2.1 Power system

The power system is described in detail in the section **Power** on page 15. It provides assurance that voltage levels are as required for each respective mode and either delays mode entry (for example, on power-on reset (POR)) until voltage levels are as required for proper functionality, or generates resets (for example, on brownout detection (BOR)). It operates with a single external supply over the range of either 1.8 V  $\pm$ 5% (externally regulated) or 1.8 V to 5.5 V (internally regulated) and has three different power modes, transitions between which are managed by the power system. PSOC<sup>TM</sup> 4000T provides Active, Sleep, and Deep Sleep low-power modes.

All the subsystems are operational in Active mode. The CPU subsystem (CPU, flash, and SRAM) is clock-gated off in the Sleep mode, while all peripherals and interrupts are Active with instantaneous wake-up on a wake-up event. In the Deep Sleep mode, the hi-speed clock and associated circuitry is switched off; wake-up from this mode takes 35 µs. The touch sensing system can remain operational in Deep Sleep mode and provide an interrupt in wake-on-touch or proximity modes.

Functional definition



### 1.2.2 Clock system

The PSOC™ 4000T clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that there are no metastable conditions.

The clock system for the PSOC<sup>™</sup> 4000T consists of the IMO, ILO, and provision for an external clock.




Figure 3 MCU clocking architecture

The HFCLK signal can be divided down as shown to generate synchronous clocks for the peripherals. There are four clock dividers for the PSOC™ 4000T. There are two 16-bit integer dividers allowing a lot of flexibility in generating fine-grained frequency values. And there is one 16.5-bit fractional dividers and one 24.5-bit fractional divider.

#### 1.2.3 IMO clock source

The IMO is the primary source of internal clocking in the PSOC<sup>™</sup> 4000T. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 24 MHz and it can be adjusted from 24 to 48 MHz in steps of 4 MHz. The IMO tolerance is ±2% over the entire voltage and temperature range.

#### 1.2.4 ILO clock source

The ILO is a very low power, nominally 40 kHz oscillator, which is primarily used to generate clocks for the watchdog timer (WDT) and peripheral operation in deep sleep mode. The ILO-driven counters can be calibrated to the IMO to improve accuracy.

# 1.2.5 Watchdog timer and counters

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during deep sleep and generates a watchdog reset if not serviced before the set timeout occurs. The watchdog reset is recorded in a reset cause register, which is firmware readable.

#### 1.2.6 Reset

PSOC<sup>™</sup> 4000T can be reset from a variety of sources including a software reset. The reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset by asserting it active low. The XRES pin has an internal pull-up resistor that is always enabled.

Based on Arm® Cortex®-M0+ CPU

**Functional definition** 



# 1.3 Fixed function digital blocks

#### 1.3.1 TCPWM block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a kill input to force outputs to a predetermined state. Each block also incorporates a quadrature decoder. There are two TCPWM blocks in PSOC™ 4000T.

# 1.3.2 Serial communication block (SCB)

PSOC<sup>™</sup> 4000T has two serial communication blocks, which can be programmed to have SPI, I<sup>2</sup>C, or UART functionality. One block can operate in any mode, the other block is an I<sup>2</sup>C master/slave block primarily intended to be the interface to a host.

# 1.3.2.1 I<sup>2</sup>C mode

The hardware I<sup>2</sup>C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 1000 kbps (fast mode plus) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EZI2C that creates a mailbox address range in the memory of PSOC™ 4000T and effectively reduces I<sup>2</sup>C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time.

The  $I^2C$  peripheral is compatible with the  $I^2C$  Standard-mode and Fast-mode devices as defined in the  $I^2C$ -bus specification and user manual (UM10204). The  $I^2C$  bus I/O is implemented with GPIO in open-drain modes.

PSOC<sup>™</sup> 4000T is not completely compliant with the I<sup>2</sup>C spec in the following respect:

• GPIO cells are not overvoltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I<sup>2</sup>C system

#### 1.3.2.2 **UART** mode

This is a full-feature UART operating at up to 1-Mbps. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.

#### 1.3.2.3 SPI mode

The SPI mode supports full Motorola SPI, TI SSP (adds a start pulse used to synchronize SPI codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO.

#### Based on Arm® Cortex®-M0+ CPU

**Functional definition** 



#### 1.4 **GPIO**

PSOC™ 4000T has up to 21 GPIOs. The GPIO block implements the following:

- · Eight drive modes
  - Analog input mode (input and output buffers disabled)
  - Input only
  - Weak pull-up with strong pull-down
  - Strong pull-up with weak pull-down
  - Open drain with strong pull-down
  - Open drain with strong pull-up
  - Strong pull-up with strong pull-down
  - Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL)
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Selectable slew rates for dV/dt related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width (less for ports 5 and 6). During power-on reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.

The data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves. Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it.

# 1.5 Special function peripherals

#### 1.5.1 Multi-sense converter

PSOC<sup>™</sup> 4000T comprises a multi-sense converter low-power (MSCLP) block which can implement multiple sensing methods. This advanced block implements autonomous sensing operation (without CPU sequencing and intervention) in Deep Sleep and Active modes to enable best in class low-power and faster response for the system. All the pins are capable of supporting any of the three sensing function on a pin, a pair of pins or group of pins in a system via autonomous scanning or via firmware control.




Figure 4 Simplified multi-sense converter (MSCLP)

#### Based on Arm® Cortex®-M0+ CPU

Functional definition



The multi-sense converter consists of the following:

- Analog multiplexer, used to multiplex input to converter from any of the device I/Os
- Capacitance/inductance to digital converter, converts the effective capacitance or the inductance to digital
  raw-counts
- **Digital hardware filters**, providing CPU independent digital hardware filtering of raw-counts. These filters capable of working during CPU Deep Sleep

The MSCLP block provides the following improvements over previous generation of sensing blocks in PSOC<sup>™</sup> devices:

- The MSCLP block provides multiple sensing methods such as mutual capacitance sensing, self-capacitance sensing, and inductive sensing
- Improved SNR-based on the all-new ratio-metric analog architecture and advanced hardware filtering
- Ultra-low-power operation through always-on sensing which provides hardware-based sensor-data-processing
- Autonomous, i.e., CPU independent, channel sequencing and scanning, for low-power optimization
- MSCLP block driver with easy-to-use APIs

# 1.5.1.1 CAPSENSE™ sensing

CAPSENSE™ is supported in PSOC™ 4000T via the MSCLP block as shown in **Figure 4**. The PSOC™ 4000T MSCLP block provides the following improvements over previous generation capacitive sensing blocks:

- Enables modern sleek user interface solutions with superior liquid tolerance and provides robust and reliable touch HMI solution for harsh environments
- Higher sensitivity to support smaller sensors, higher proximity detection range, and a much wider range of overlay thicknesses and materials
- Ultra-low-power operation through always-on sensing which provides hardware-based sensor-data-processing for automatic touch detection in device Deep Sleep mode, to allow wake-on-touch operation
- Improved shield drive method and support for wider range of shield electrode capacitances for superior liquid tolerance
- Higher sensor capacitance range to support easier layout and wider variety of sensors
- Improved EMI performance

# 1.5.1.2 Inductive sensing (ISX)

The inductive sensing is supported in PSOC<sup>™</sup> 4000T via the MSCLP block as shown in **Figure 4**. PSOC<sup>™</sup> 4000T has one MSCLP which is used to scan sense inputs autonomously (without CPU sequencing and intervention) in Deep Sleep and Active modes.

The ISX works on the principle of Inductive Flyback operation, where the energy is stored when current passes through the inductor coil and released when the power is removed.

The ISX with PSOC™ 4000T MSCLP block provides the following improvements over previous generation inductive sensing:

- Direct inductance measurement
- ISX method measure the inductance directly without using a resonant capacitor, simplifying the sensor design
- Broad operating frequency range
- This enables selection of frequency specific to the applications and enable simpler EMC
- Better sensitivity than resonance method
- Lower temperature drift effect than resonance method

Based on Arm® Cortex®-M0+ CPU

**Pinouts** 



# 2 Pinouts

**Table 1** provides the pin list for PSOC<sup>™</sup> 4000T for the 16-pin QFN, 24-pin QFN, and 25-pin WLCSP packages.

Table 1 PSOC™ 4000T pin list

	24-QFN		25-CSP	
Name	Pin	Name	Pin	Name
P0.0	13	P0.0	D1	P0.0
P0.1	14	P0.1	C3	P0.1
_	15	P0.2	C2	P0.2
_	16	P0.3	C1	P0.3
P0.4	17	P0.4	B1	P0.4
-	-	-	B2	P0.5
XRES	18	XRES	В3	XRES
VCCD	19	VCCD	A1	VCCD
VSSD	20	VSSD	A2	VSSD
VDDD	21	VDDD	A3	VDDD
VSSA	22	VSSA	-	-
_	23	P1.0	A4	P1.0
-	24	P2.0	B4	P2.0
	1	P2.1	A5	P2.1
P2.2	2	P2.2	B5	P2.2
P2.3	3	P2.3	C5	P2.3
P2.4	4	P2.4	C4	P2.4
P2.5	5	P2.5	D5	P2.5
-	6	P3.0	E5	P3.0
-	-	-	D4	P3.1
P3.2	7	P3.2	E4	P3.2
P3.3	8	P3.3	D3	P3.3
-	9	P4.0	E3	P4.0
-	10	P4.1	D2	P4.1
P4.2	11	P4.2	E2	P4.2
P4.3	12	P4.3	E1	P4.3
	P0.0 P0.1 P0.4 - XRES VCCD VSSD VDDD VSSA P2.2 P2.3 P2.4 P2.5 P3.2 P3.3 P4.2	Name       Pin         P0.0       13         P0.1       14         -       15         -       16         P0.4       17         -       -         XRES       18         VCCD       19         VSSD       20         VDDD       21         VSSA       22         -       24         1       P2.2         P2.3       3         P2.4       4         P2.5       5         -       6         -       -         P3.2       7         P3.3       8         -       9         -       10         P4.2       11	Name	Name

# Descriptions of the power pins are as follows:

VDDD: Power supply for the digital section

VSSD, VSSA: Ground pins for the digital and CAPSENSE™ sections respectively

VCCD: Regulated digital supply (1.8 V ±5%)

#### **GPIOs by package:**

Number	25-WLCSP	24-QFN	16-QFN
GPIO	21	19	11

**Pinouts** 

# 2.1 Alternate pin functions

Each port pin has multiple alternate functions. These are defined in **Table 2**. The columns ACT #x and DS #y denotes Active and Deep Sleep mode signals respectively.

The notation for a signal is of the form "IPName[x].signal\_name[u]:y", where:

- IPName = Name of the block (such as tcpwm)
- x = Unique instance of the IP
- Signal\_name = Name of the signal
- u = Signal number where there is more than one signal for a particular signal name
- y = Designates copies of the signal name

For example, the name "tcpwm[0].line\_compl[3]:4" indicates that this is instance 0 of a TCPWM block, the signal is "line\_compl # 3 (complement of the line output)", and this is the fourth occurrence (copy) of the signal.

Signal copies are provided to allow flexibility in routing and to maximize use of on-chip resources.

Table 2 Pin alternate function for PSOC™ 4000T

Name	MSCLP/IOSS	ACT #0	ACT #1	ACT #3	DS #0	DS #1	DS #2	DS #3
P0.0	csd.msc_gpio_ctrl_sns[0]	-	-	tcpwm.tr_in[0]	csd.msc_ddrv[0]	csd.ext_sync:0	-	scb[0].spi_select1:0
P0.1	csd.msc_gpio_ctrl_sns[1]	-	-	tcpwm.tr_in[1]	csd.msc_ddrv[1]	csd.ext_sync_clk:0	-	scb[0].spi_select2:0
P0.2	csd.msc_gpio_ctrl_sns[2]	-	scb[0].uart_rx:2	-	csd.msc_ddrv[2]	cpuss.swd_clk:1	scb[0].i2c_scl:2	scb[0].spi_mosi:0
P0.3	csd.msc_gpio_ctrl_sns[3]	-	scb[0].uart_tx:2	-	csd.msc_ddrv[3]	cpuss.swd_data:1	scb[0].i2c_sda:2	scb[0].spi_miso:0
P0.4	csd.msc_gpio_ctrl_sns[4]	srss.ext_clk	scb[0].uart_cts:2	-	csd.msc_ddrv[4]	csd.ext_frm_start:0	-	scb[0].spi_clk:0
P0.5	csd.msc_gpio_ctrl_sns[5]	-	scb[0].uart_rts:2	-	csd.msc_ddrv[5]	-	-	scb[0].spi_select0:0
P1.0	csd.msc_gpio_ctrl_sns[6]	tcpwm.line[1]:2	-	tcpwm.tr_in[2]	csd.msc_ddrv[6]	-	-	scb[0].spi_select3:0
P2.0	csd.msc_gpio_ctrl_sns[7]	tcpwm.line_compl[1]:2	-	tcpwm.tr_in[3]	csd.msc_ddrv[7]	csd.obs_data[3]	-	-
P2.1	csd.msc_gpio_ctrl_sns[8]	-	-	-	csd.msc_ddrv[8]	csd.obs_data[2]	-	-
P2.2	csd.msc_gpio_ctrl_sns[9]	tcpwm.line[0]:1	scb[0].uart_rx:3	tcpwm.tr_in[4]	csd.msc_ddrv[9]	csd.obs_data[1]	scb[1].i2c_scl:1	scb[0].spi_mosi:3
P2.3	csd.msc_gpio_ctrl_sns[10]	tcpwm.line_compl[0]:1	scb[0].uart_tx:3	tcpwm.tr_in[5]	csd.msc_ddrv[10]	csd.obs_data[0]	scb[1].i2c_sda:1	scb[0].spi_miso:3
P2.4	csd.msc_gpio_ctrl_sns[11]	tcpwm.line[1]:1	scb[0].uart_cts:3	-	csd.msc_ddrv[11]	csd.ext_sync:1	-	scb[0].spi_clk:3
P2.5	csd.msc_gpio_ctrl_sns[12]	tcpwm.line_compl[1]:1	scb[0].uart_rts:3	-	csd.msc_ddrv[12]	csd.ext_sync_clk:1	-	scb[0].spi_select0:3
P3.0	csd.msc_gpio_ctrl_sns[13]	tcpwm.line[0]:0	scb[0].uart_rx:1	-	csd.msc_ddrv[13]	csd.ext_frm_start:1	scb[0].i2c_scl:1	scb[0].spi_mosi:1
P3.1	csd.msc_gpio_ctrl_sns[14]	tcpwm.line_compl[0]:0	scb[0].uart_tx:1	-	csd.msc_ddrv[14]	-	scb[0].i2c_sda:1	scb[0].spi_miso:1
P3.2	csd.msc_gpio_ctrl_sns[15]	tcpwm.line[1]:0	scb[0].uart_cts:1	-	csd.msc_ddrv[15]	cpuss.swd_data:0	scb[1].i2c_sda:0	scb[0].spi_clk:1
P3.3	csd.msc_gpio_ctrl_sns[16]	tcpwm.line_compl[1]:0	scb[0].uart_rts:1	-	csd.msc_ddrv[16]	cpuss.swd_clk:0	scb[1].i2c_scl:0	scb[0].spi_select0:1
P4.0	csd.msc_gpio_ctrl_sns[17]	_	scb[0].uart_rx:0	tcpwm.tr_in[6]	csd.msc_ddrv[17]	_	scb[0].i2c_scl:0	scb[0].spi_mosi:2



Table 2

Name	MSCLP/IOSS	ACT #0	ACT #1	ACT #3	DS #0	DS #1	DS #2	DS #3
P4.1	csd.msc_gpio_ctrl_sns[18]	-	scb[0].uart_tx:0	-	csd.msc_ddrv[18]	_	scb[0].i2c_sda:0	scb[0].spi_miso:2
P4.2	csd.msc_gpio_ctrl_cmod1	-	scb[0].uart_cts:0	_	csd.msc_cmod1_d drv	_	_	scb[0].spi_clk:2
P4.3	csd.msc_gpio_ctrl_cmod2	-	scb[0].uart_rts:0	_	csd.msc_cmod2_d drv	_	_	scb[0].spi_select0:2

002-33949 Rev. \*L 2025-09-18

Power



#### 3 **Power**

There are two distinct modes of operation. In mode 1, the supply voltage range is 2.0 V to 5.5 V (unregulated externally; internal regulator operational). In mode 2, the supply range is 1.8 V ±5% (externally regulated; 1.71 to 1.89, internal regulator enabled).

#### 3.1 Mode 1: 2.0 V to 5.5 V external supply

In this mode, PSOC<sup>™</sup> 4000T is powered by an external power supply that can be anywhere in the range of 2.0 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 2.0 V. In this mode, the internal regulator of PSOC™ 4000T supplies the internal logic and its output is connected to the V<sub>CCD</sub> pin. The V<sub>CCD</sub> pin must be bypassed to ground via an external capacitor (2.2 μF; X5R ceramic or better) and must not be connected to anything else.




Figure 5 External supply range from 2.0 V to 5.5 V with internal regulator active

Power



#### 3.2 Mode 2: 1.8 V ±5% external supply

In this mode, PSOC™ 4000T is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the V<sub>DDD</sub> and V<sub>CCD</sub> pins are shorted together and bypassed. The internal regulator must be kept enabled.

Bypass capacitors must be used from V<sub>DDD</sub> to ground. The typical practice for systems in this frequency range is to use a capacitor as shown in **Figure 6**, in parallel with a smaller capacitor (for example, 0.1 μF). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

Figure 6 shows an example of a bypass scheme.




Figure 6 External supply range - 1.8 V ±5%

Based on Arm® Cortex®-M0+ CPU

**Electrical specifications** 



# 4 Electrical specifications

# 4.1 Absolute maximum ratings

Table 3 Absolute maximum ratings

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SID1	V <sub>DD_ABS</sub>	Analog or digital supply relative to V <sub>SS</sub> (V <sub>SSD</sub> = V <sub>SSA</sub> )	-0.5	_	6.0	V	Absolute maximum
SID2	V <sub>CCD_ABS</sub>	Direct digital core voltage input relative to VSSD	-0.5	-	1.95	V	Absolute maximum
SID3	V <sub>GPIO_ABS</sub>	GPIO voltage; V <sub>DDD</sub> or V <sub>DDA</sub>	-0.5	-	V <sub>DDD</sub> +0.5	٧	Absolute maximum
SID4	I <sub>GPIO_ABS</sub>	Current per GPIO	-25	-	25	mA	Absolute maximum
SID5	I <sub>GPIO_injection</sub>	GPIO injection current per pin	-0.5	_	0.5	mA	Absolute maximum
BID44	ESD_HBM	Electrostatic discharge voltage	-2	-	2	kV	Human Body Model (HBM) robustness according to ANSI/ESDA/JEDEC JS-001
BID45	ESD_CDM	Electrostatic discharge voltage	-1	-	1	kV	Charged Device Model (CDM) robustness according to ANSI/ESDA/JEDEC JS-002; voltage level refers to test condition (TC) mentioned in the standard
BID46	I_LU	Latch-up current limits	-100	-	100	mA	Max/min current into any input or output, pin-to-pin, pin-to-supply at 125°C ambient

# 4.2 Device-level specifications

Table 4 DC specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SID53	V <sub>DDD</sub>	Power supply input voltage	2.0	-	5.5	V	With internal regulator enabled
SID255	V <sub>DDD</sub>	Power supply input voltage	1.71	1.8	1.89	V	Internal regulator enabled; VCCD connected to VDDD
SID54	V <sub>CCD</sub>	Output voltage (for core logic)	-	1.8	-	V	With internal regulator enabled
SID55	C <sub>EFC</sub>	External regulator voltage bypass	_	2.2	-	μF	X5R ceramic or better
SID56	C <sub>EXC</sub>	Power supply decoupling capacitor (+/-30% max)	_	4.7	_	μF	X5R ceramic or better
Active mo	de, V <sub>DDD</sub> = 1.7	1 V to 5.5 V				•	
SID10	I <sub>DD5</sub>	Execute from flash; CPU at 6 MHz	_	1.8	2.7	mA	Typ = 25°C @ V <sub>DDD</sub> = 3.3 V, Max = 85°C @ 5.5 V
SID16	I <sub>DD11</sub>	Execute from flash; CPU at 24 MHz	-	3	4.8	mA	Typ = 25°C @ V <sub>DDD</sub> = 3.3 V, Max = 85°C @ 5.5 V
SID19	I <sub>DD14</sub>	Execute from flash; CPU at 48 MHz	-	5.4	6.9	mA	Typ = 25°C @ V <sub>DDD</sub> = 3.3V, Max = 85°C @ 5.5 V
Sleep mod	le, V <sub>DDD</sub> = 2.0 \	V to 5.5 V (regulator on)					
SID22	I <sub>DD17</sub>	I <sup>2</sup> C wakeup, WDT, and comparators on, 6 MHz	-	1.7	2.2	mA	Typ = 25°C @ V <sub>DDD</sub> = 3.3 V, Max = 85°C @ 5.5 V
SID25	I <sub>DD20</sub>	I <sup>2</sup> C wakeup, WDT, and comparators on, 12 MHz	-	2.2	2.5	mA	Typ = 25°C @ V <sub>DDD</sub> = 3.3 V, Max = 85°C @ 5.5 V

# Based on Arm® Cortex®-M0+ CPU



**Electrical specifications** 

Table 4	DC specifications	(continued)
---------	-------------------	-------------

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
Sleep mod	de, V <sub>DDD</sub> = 1.71	to 1.89 V					<u>'</u>
SID28	I <sub>DD23</sub>	I <sup>2</sup> C wakeup, WDT, and comparators on, 6 MHz	-	1.7	2.2	mA	Typ = 25°C @ V <sub>DDD</sub> = 1.8 V, Max = 85°C @ 1.89 V
SID28A	I <sub>DD23A</sub>	I <sup>2</sup> C wakeup, WDT, and comparators on1, 2 MHz	-	2.2	2.5	mA	Typ = 25°C @ V <sub>DDD</sub> = 1.8 V, Max = 85°C @ 1.89 V
Deep Slee	p mode, V <sub>DDD</sub>	= 2.0 to 3.6 V					<u>'</u>
SID31	I <sub>DD26</sub>	I <sup>2</sup> C wakeup and WDT on	-	2.5	60	μΑ	Typ = 25°C @ V <sub>DDD</sub> = 3.3 V, Max = 85°C @ 3.6 V
SID31A	I <sub>DD26A</sub>	I <sup>2</sup> C wakeup and WDT on	-	2.5	18	μΑ	Typ = 25°C @ V <sub>DDD</sub> = 3.3 V, Max = 55°C @ 3.6 V
Deep Slee	p mode, V <sub>DDD</sub>	= 3.6 to 5.5 V					<u>'</u>
SID34	I <sub>DD29</sub>	I <sup>2</sup> C wakeup and WDT on	-	2.5	60	μΑ	Typ = 25°C @ V <sub>DDD</sub> = 3.3 V, Max = 85°C @ 5.5 V
SID34A	I <sub>DD29A</sub>	I <sup>2</sup> C wakeup and WDT on	-	2.5	19	μΑ	Typ = 25°C @ V <sub>DDD</sub> = 3.3 ,. Max = 55°C @ V <sub>DDD</sub> = 5.5 V
Deep Slee	p mode, V <sub>DDD</sub>	= 1.71 to 1.89 V					
SID37	I <sub>DD32</sub>	I <sup>2</sup> C wakeup and WDT on	-	2.5	65	μΑ	Typ = 25°C @ VDDD = 1.8 V, Max = 85°C @ 1.89 V
SID37A	I <sub>DD32A</sub>	I <sup>2</sup> C wakeup and WDT on	-	2.5	16	μΑ	Typ = 25°C @ VDDD = 1.8 V, Max = 55°C @ 1.89 V
XRES curr	ent	·	1		1		•
SID307	I <sub>DD_XR</sub>	Supply current while XRES asserted	-	2.0	5	mA	-

#### **AC specifications** Table 5

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	<b>Details/conditions</b>
SID48	F <sub>CPU</sub>	CPU frequency	DC	_	48	MHz	$1.71 \le V_{DDD} \le 5.5$
SID49	T <sub>SLEEP</sub>	Wakeup from Sleep mode	-	0	-	μs	_
SID50	T <sub>DEEPSLEEP</sub>	Wakeup from Deep Sleep mode	-	25	30	μs	-

# Based on Arm® Cortex®-M0+ CPU

**Electrical specifications** 



#### **GPIO** 4.2.1

#### Table 6 **GPIO DC specifications**

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SID57	V <sub>IH</sub>	Input voltage high threshold	$0.7 \times V_{DDD}$	-	_	V	CMOS input
SID58	V <sub>IL</sub>	Input voltage low threshold	_	-	$0.3 \times V_{DDD}$	V	CMOS input
SID241	V <sub>IH</sub>	LVTTL input, V <sub>DDD</sub> < 2.7 V	$0.7 \times V_{DDD}$	-	-	V	-
SID242	V <sub>IL</sub>	LVTTL input, V <sub>DDD</sub> < 2.7 V	_	-	$0.3 \times V_{DDD}$	V	-
SID243	V <sub>IH</sub>	LVTTL input, V <sub>DDD</sub> ≥ 2.7 V	2.0	-	_	٧	-
SID244	V <sub>IL</sub>	LVTTL input, V <sub>DDD</sub> ≥ 2.7 V	_	-	0.8	V	-
SID59	V <sub>OH</sub>	Output voltage high level	V <sub>DDD</sub> -0.6	-	-	V	I <sub>OH</sub> = 4 mA at 3 V V <sub>DDD</sub>
SID60	V <sub>OH</sub>	Output voltage high level	V <sub>DDD</sub> -0.5	-	_	V	$I_{OH} = 1 \text{ mA at } 1.8 \text{ V } V_{DDD}$
SID61	V <sub>OL</sub>	Output voltage low level	_	-	0.6	V	$I_{OL} = 4 \text{ mA at } 1.8 \text{ V V}_{DDD}$
SID62	V <sub>OL</sub>	Output voltage low level	_	-	0.6	V	$I_{OL}$ = 10 mA at 3 V $V_{DDD}$
SID62A	V <sub>OL</sub>	Output voltage low level	_	-	0.4	V	$I_{OL} = 3 \text{ mA at } 3 \text{ V V}_{DDD}$
SID63	R <sub>PULLUP</sub>	Pull-up resistor	3.5	5.6	8.5	kΩ	-
SID64	R <sub>PULLDOWN</sub>	Pull-down resistor	3.5	5.6	8.5	kΩ	_
SID65	I <sub>IL</sub>	Input leakage current (absolute value)	-	_	2	nA	25°C, V <sub>DDD</sub> = 3.0 V
SID65A	I <sub>IL_CTBM</sub>	Input leakage on CTBm input pins	_	_	4	nA	-
SID66	C <sub>IN</sub>	Input capacitance	_	-	7	pF	_
SID67	V <sub>HYSTTL</sub>	Input hysteresis LVTTL V <sub>DDD</sub> ≥ 2.7 V	25	40	_	mV	-
SID68	V <sub>HYSCMOS</sub>	Input hysteresis CMOS	0.05 × V <sub>DDD</sub>	-	_	mV	-
SID69	I <sub>DIODE</sub>	Current through protection diode to V <sub>DDD</sub> /V <sub>SS</sub>	_	_	100	μД	-
SID69A	I <sub>TOT_GPIO</sub>	Maximum total source or sink chip current	_	_	200	mA	_

#### Table 7 **GPIO AC specifications**

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SID70	T <sub>RISEF</sub>	Rise time in fast strong mode	2	-	12	ns	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID71	T <sub>FALLF</sub>	Fall time in fast strong mode	2	_	12	ns	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID72	T <sub>RISES</sub>	Rise time in slow strong mode	10	_	60	ns	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID73	T <sub>FALLS</sub>	Fall time in slow strong mode	10	-	60	ns	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID74	F <sub>GPIOUT1</sub>	GPIO $F_{OUT}$ ; 3.3 $V \le V_{DDD} \le 5.5 V$ , Fast strong mode	_	_	33	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID75	F <sub>GPIOUT2</sub>	GPIO F <sub>OUT</sub> ; 1.71 V≤ V <sub>DDD</sub> ≤ 3.3 V, Fast strong mode	_	_	16.7	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID76	F <sub>GPIOUT3</sub>	GPIO $F_{OUT}$ ; 3.3 $V \le V_{DDD} \le 5.5 V$ , Slow strong mode	_	-	7	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID245	F <sub>GPIOUT4</sub>	GPIO $F_{OUT}$ ; 1.71 $V \le V_{DDD} \le 3.3 V$ , Slow strong mode	_	_	3.5	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID246	F <sub>GPIOIN</sub>	GPIO input operating frequency; $1.71 \text{ V} \le \text{V}_{\text{DDD}} \le 5.5 \text{ V}$	_	_	48	MHz	90/10% V <sub>IO</sub>

# Based on Arm® Cortex®-M0+ CPU



**Electrical specifications** 

# 4.2.2 XRES

### Table 8 XRES DC specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SID77	V <sub>IH</sub>	Input voltage high threshold	$0.7 \times V_{DDD}$	-	-	V	CMOS input
SID78	V <sub>IL</sub>	Input voltage low threshold	_	-	$0.3 \times V_{DDD}$	V	CMOS input
SID79	R <sub>PULLUP</sub>	Pull-up resistor	_	60	_	kΩ	-
SID80	C <sub>IN</sub>	Input capacitance	_	-	7	pF	-
SID81	V <sub>HYSXRES</sub>	Input voltage hysteresis	_	100	_	mV	-
SID82	I <sub>DIODE</sub>	Current through protection diode to V <sub>DDD</sub> /V <sub>SS</sub>	-	-	100	μΑ	-

#### Table 9 XRES AC specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SID83	T <sub>RESETWIDTH</sub>	Reset pulse width	1	-	_	μs	-
BID194	T <sub>RESETWAKE</sub>	Wake-up time from reset release	_	_	2.7	ms	_





#### **MSCLP block** 4.2.3

**Electrical specifications** 

#### Table 10 **MSCLP block specifications**

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SIDMSC_1	V <sub>DD_RIPPLE</sub>	Max allowed ripple on power supply, 1 kHz to 10 MHz	_	_	±50	mV	V <sub>DDD</sub> ≥ 2 V (with ripple), 25°C TA, Sensitivity ≥ 50 counts/0.1 pF, 2 pF < Cs < 50 pF
SIDMSC_2	V <sub>DD_RIPPLE_1.8</sub>	Max allowed ripple on power supply, 1 kHz to 10 MHz	-	_	±25	mV	V <sub>DDD</sub> ≥ 1.75 V (with ripple), 25°C TA, sensitivity ≥ 50 counts / 0.1 μH, 0.1 μH < Lx < 150 μH
SIDMSC_2B	F <sub>MOD</sub>	Modulator frequency	_	_	46	MHz	All V <sub>DDD</sub>
SIDMSC_2C	F <sub>MSCLP_IMO_TOL</sub>	MSCLP clock frequency variation at 25, 38, and 46 MHz	-2	-	+2.5	%	All V <sub>DDD</sub>
SIDMSC_5	V <sub>MSC_LP</sub>	Voltage range of operation	1.71	_	5.5	V	1.8 V ±5% externally regulated, 2 V to 5.5 V externally unregulated
SIDMSC_7	CMOD	External modulator capacitor	-	2.2	_	nF	5 V rating
SIDMSC_7A	CMOD accuracy	Required tolerance on CMOD capacitance value	-5	-	5	%	-
SIDMSC_14	I <sub>DD_MSC_SCAN_46</sub>	Sub-system current in MSC active scan mode at 46 MHz	_	2.5	-	mA	V <sub>DDD</sub> = 1.8 V
SIDMSC_15	I <sub>DD_MSC_SCAN_38</sub>	Subsystem current in MSC active scan mode at 38 MHz	-	2	-	mA	V <sub>DDD</sub> = 1.8 V
SIDMSC_16	I <sub>DD_MSC_SCAN_25</sub>	Subsystem current in MSC active scan mode at 25 MHz	_	1.5	-	mA	V <sub>DDD</sub> = 1.8 V
SIDMSC_18	I <sub>DD_MSC_SBY_46</sub>	Subsystem current in Standby mode at 46 MHz (MSC block enabled and ready to begin frame)	-	1.5	-	mA	V <sub>DDD</sub> = 1.8 V
SIDMSC_19	I <sub>DD_MSC_SBY_38</sub>	Subsystem current in Standby mode at 38 MHz (MSC block enabled and ready to begin frame)	-	1.25	-	mA	V <sub>DDD</sub> = 1.8 V
SIDMSC_20	I <sub>DD_MSC_SBY_25</sub>	Subsystem current in Standby mode at 25 MHz (CAPSENSE™ block enabled and ready to begin frame)	_	1.0	_	mA	V <sub>DDD</sub> = 1.8 V

# Based on Arm® Cortex®-M0+ CPU





#### 4.2.3.1 **CAPSENSE™** specifications

#### Table 11 **CAPSENSE™** specifications

	0 0 = 0 =	opecinications.					
Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SIDMSC_6	SNR	Ratio of counts of finger to noise. Guaranteed by characterization.	5	-	-	Ratio	Capacitance range of 5 to 50 pF, sensitivity ≥ 50 counts / 0.1 pF, V <sub>DDA</sub> ≥ 2 V
SIDMSC_x8	F <sub>CAPSENSE</sub>	Capacitive sense frequency range	45		6000	kHz	-
SIDMSC_9	Noise floor (CNS)	System noise floor	_	0.1	-	f <sub>F-rms</sub>	With 8 pF input capacitance
SIDMSC_10	CIN_Self	Input capacitance range for self-capacitance	2	-	200	pF	-
SIDMSC_10A	CIN_Mutual	Input capacitance range for mutual capacitance	0.5	-	30	pF	-
SIDMSC_11	MSC_WOT	Average current, Wake-On- Touch mode, 16 Hz refresh rate	-	6	-	μΑ	52 pF sensor value, 0.2 pF sensitivity, 1.8 V
SIDMSC_12	MSC_ALR	Average current, Active Low Refresh mode, 32 Hz refresh rate	_	50	-	μΑ	13 sensors, 4 pF each, 0.1 pF sensitivity, 1.8 V
SIDMSC_13	MSC_ACT	Average current, CAPSENSE™ Active Scan mode, 128 Hz refresh rate	_	200	-	μΑ	13 sensors, 4 pF each, 0.1 pF sensitivity, 1.8 V
SIDMSC_12A	MSC_ALR4	Average current, Active Low Refresh mode, 32 Hz refresh rate	_	30	-	μΑ	4 sensors, 4 pF each, 0.1 pF sensitivity, 1.8 V
SIDMSC_13A	MSC_ACT4	Average current, CAPSENSE™ Active Scan mode, 128 Hz refresh rate	_	110	-	μΑ	4 sensors, 4 pF each, 0.1 pF sensitivity, 1.8 V

# Based on Arm® Cortex®-M0+ CPU

**Electrical specifications** 



# 4.2.3.2 Inductive sensing specifications

Table 12 Inductive sensing specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SIDMSC_21	L <sub>X</sub>	Supported sensor inductance range	0.1	-	200	μН	-
SIDMSC_23	SNR	Signal to noise ratio, Guaranteed by characterization	5	-	-	Ratio	LX range of 1 to 150 µH, sensitivity ≥ 50 counts / 0.1 µH, V <sub>DDA</sub> ≥ 2 V
SIDMSC_24	F <sub>LX</sub>	Sensor excitation frequency	40	_	5700	kHz	-
SIDMSC_25	Noise floor (CNS)	System noise floor (equivalent Inductance)	_	700	-	рН	10 μH inductance at 0.8 ms scan time
SIDMSC_26	I <sub>MSC_WOT</sub>	Average current, Wake-on-touch mode, 16 Hz refresh rate	-	13	-	μΑ	1 sensor, 0.7 μH sensor value, 22 nH sensitivity
SIDMSC_27	I <sub>MSC_ACT1</sub>	Average current, Active mode at 60 Hz refresh rate	_	120	-	μΑ	4 sensor, 6 μH sensor value, 32 nH sensitivity
SIDMSC_28	I <sub>MSC_ACT2</sub>	Average current, Active mode at 128 Hz refresh rate	_	510	-	μΑ	8 sensor, 6 μH sensor value, 32 nH sensitivity
SIDMSC_29	Refresh rate	Refresh rate	_	_	2500	sps	1 sensors, 200 μs scan time
SIDMSC_30	Noiseless precision Δd <sub>min</sub>	Noiseless precision is the minimum target movement that can be detected, provoking a 1 count delta in the absence of noise	-	10	-	nm/count	25 mm sensor coil, 2-layer PCB (0.24 mm layer spacing). 1 mm air-gap, 120 μs scan time. See <b>Figure 7</b> for more details.
SIDMSC_31	Sensitivity	System sensitivity	_	360	-	Count/pH	10 μH inductance, 80% baseline compensation, 120 μs scan time
SIDMSC_22	RL <sub>PROX</sub>	Proximity detection range	-	50	100	% d <sub>OUT</sub>	% of diameter/ diagonal of the sensor
SIDMSC_34	T <sub>INIT</sub>	Scan initialization time after power on	0.1	0.5	10	ms	-
SIDMSC_35	R <sub>RX</sub>	Series resistor on sensor RX connection	_	560	_	Ω	1% tolerance recommended
SIDMSC_36	R <sub>TX</sub>	Series resistor on sensor TX connection	_	560	-	Ω	1% tolerance recommended

Figure 7 shows noiseless precision for two-layer PCB (0.24 mm layer spacing) 25 mm inductive sensor coil.

Based on Arm® Cortex®-M0+ CPU

**Electrical specifications** 






Figure 7 Noiseless precision of 25 mm inductive sensor coil

# Based on Arm® Cortex®-M0+ CPU

**Electrical specifications** 



#### **Digital peripherals** 4.3

#### Timer counter pulse-width modulator (TCPWM) 4.3.1

#### Table 13 **TCPWM** specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	-	-	45	μΑ	All modes (Timer/counter/PWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 12 MHz	-	-	155	μΑ	All modes (Timer/counter/PWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 48 MHz	-	-	650	μΑ	All modes (Timer/counter/PWM)
SID.TCPWM.3	TCPWM <sub>FREQ</sub>	Operating frequency	-	-	Fc	MHz	Fc max = Fcpu Maximum = 48 MHz
SID.TCPWM.4	TPWM <sub>ENEXT</sub>	Input trigger pulse width	2/Fc	-	-	ns	For all trigger events
SID.TCPWM.5	TPWM <sub>EXT</sub>	Output trigger pulse widths	2/Fc	_	-	ns	Minimum possible width of overflow, underflow, and CC (counter equals compare value) trigger outputs
SID.TCPWM.5A	TC <sub>RES</sub>	Resolution of counter	1/Fc	-	-	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM <sub>RES</sub>	PWM resolution	1/Fc	-	-	ns	Minimum pulse width of PWM output
SID.TCPWM.5C	Q <sub>RES</sub>	Quadrature inputs resolution	1/Fc	-	-	ns	Minimum pulse width between quadrature phase inputs

#### I<sup>2</sup>C 4.3.2

#### Table 14 I<sup>2</sup>C DC specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SID149	I <sub>I2C1</sub>	Block current consumption at 100 kHz	-	-	50	μΑ	-
SID150	I <sub>I2C2</sub>	Block current consumption at 400 kHz	-	-	135	μΑ	-
SID151	I <sub>I2C3</sub>	Block current consumption at 1-Mbps	-	-	310	μΑ	-
SID152	I <sub>I2C4</sub>	Block current in Deep Sleep mode	-	1	_	μΑ	-

#### I<sup>2</sup>C AC specifications Table 15

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SID153	F <sub>I2C1</sub>	Bit rate	_	-	1	Mbps	HS I <sup>2</sup> C slave mode

# Based on Arm® Cortex®-M0+ CPU



**Electrical specifications** 

# 4.3.3 **UART**

### Table 16 UART DC specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SID160	I <sub>UART1</sub>	Block current consumption at 100 Kbps	-	_	55	μΑ	-
SID161	I <sub>UART2</sub>	Block current consumption at 1000 Kbps	_	_	312	μΑ	-

### Table 17 UART AC specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SID162	F <sub>UART</sub>	Bit rate	_	-	1	Mbps	-

# 4.3.4 SPI

#### Table 18 SPI DC specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SID163	ISPI1	Block current consumption at 1 Mbps	-	-	360	μΑ	-
SID164	ISPI2	Block current consumption at 4 Mbps	-	_	560	μΑ	-
SID165	ISPI3	Block current consumption at 8 Mbps	-	_	600	μΑ	-

### Table 19 SPI AC specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SID166	FSPI	SPI operating frequency (Master; 6x oversampling)	-	_	8	MHz	-
SPI master m	ode AC specifica	tions	•				
SID167	TDMO	MOSI valid after sclock driving edge	-	-	15	ns	-
SID168	TDSI	MISO Valid before sclock capturing edge	20	_	-	ns	Full clock, late MISO sampling
SID169	тнмо	Previous MOSI data hold time	0	_	-	ns	Referred to Slave capturing edge
SPI slave mo	de AC specification	ons	•				
SID170	ТДМІ	MOSI valid before sclock capturing edge	40	-	-	ns	-
SID171	TDSO	MISO valid after sclock driving edge	-	-	42 + 3*Tcpu	ns	T <sub>CPU</sub> = 1/F <sub>CPU</sub>
SID171A	TDSO_EXT	MISO valid after sclock driving edge in Ext. Clk mode	-	_	48	ns	-
SID172	THSO	Previous MISO data hold time	0	_	_	ns	_
SID172A	TSSELSSCK	SSEL valid to first SCK valid edge	100	-	-	ns	-

# Based on Arm® Cortex®-M0+ CPU



**Electrical specifications** 

# 4.4 Memory

#### Table 20 Flash DC specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SID173	V <sub>PE</sub>	Erase and program voltage	1.71	_	5.5	V	-
SID173A	I <sub>PW</sub>	Page write current at 16 MHz	-	_	3.5	mA	5.5 V V <sub>DDD</sub>

#### Table 21 Flash AC specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	<b>Details/conditions</b>
SID174	T <sub>ROWWRITE</sub>	Row (block) write time (erase and program)	-	_	20	ms	Row (block) = 256 bytes
SID175	T <sub>ROWERASE</sub>	Row erase time	-	-	16	ms	-
SID176	T <sub>ROWPROGRAM</sub>	Row program time after erase	-	_	4	ms	-
SID178	T <sub>BULKERASE</sub>	Bulk erase time (32 KB)	-	-	35	ms	-
SID180	T <sub>DEVPROG</sub>	Total device program time	_	-	7	S	-
SID181	F <sub>END</sub>	Flash endurance	100K	-	-	cycles	-
SID182	F <sub>RET</sub>	Flash retention. T <sub>A</sub> ≤ 55°C, 100 K P/E cycles	20	_	_	years	_
SID182A	-	Flash retention. T <sub>A</sub> ≤ 85°C, 10K P/E cycles	10	_	_	years	-
SID256	TWS48	Number of wait states at 48 MHz	2	-	-		CPU execution from flash
SID257	TWS24 Number of wait states at 24 MHz		1	-	-		CPU execution from flash

# 4.5 System resources

# 4.5.1 Power-on reset (POR)

#### Table 22 Power-on reset (PRES)

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SID.CLK#6	SR_POWER_UP	Power supply slew rate	1	_	67	V/ms	At power-up
SID185	V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	_	1.45	V	-
SID186	V <sub>FALLIPOR</sub>	Falling trip voltage	0.70	_	1.4	V	-

#### Table 23 Brownout detect (BOD) for V<sub>CCD</sub>

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	<b>Details/conditions</b>		
SID190	V <sub>FALLPPOR</sub>	BOD trip voltage in Active and Sleep modes	1.48	-	1.62	V	-		
SID192	V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep	1.11	_	1.5	V	-		

# Based on Arm® Cortex®-M0+ CPU



**Electrical specifications** 

# 4.5.2 SWD interface

### Table 24 SWD interface specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Unit	Details/conditions
SID213	F_SWDCLK1	$3.3 \text{ V} \le \text{V}_{DDD} \le 5.5 \text{ V}$	_	_	14	MHz	SWDCLK ≤ 1/3 FCPU
SID214	F_SWDCLK2	$1.71 \text{ V} \le \text{V}_{DDD} \le 3.3 \text{ V}$	_	_	7	MHz	SWDCLK ≤ 1/3 FCPU
SID215	T_SWDI_SETUP	T = 1/f SWDCLK	0.25*T	-	_	ns	-
SID216	T_SWDI_HOLD	T = 1/f SWDCLK	0.25*T	-	-	ns	-
SID217	T_SWDO_VALID	T = 1/f SWDCLK	-	_	0.5*T	ns	-
SID217A	T_SWDO_HOLD	T = 1/f SWDCLK	1	_	_	ns	-

# 4.5.3 Internal main oscillator (IMO)

#### Table 25 IMO DC specifications

Spec ID#	ec ID# Parameter Description		cription Min Typ M			Unit	<b>Details/conditions</b>			
SID218	I <sub>IMO1</sub>	IMO operating current at 48 MHz	_	-	250	μΑ	-			
SID219	I <sub>IMO2</sub>	IMO operating current at 24 MHz	-	-	180	μΑ	-			

#### Table 26 IMO AC specifications

Spec ID#	Parameter	Description	Min Typ I		Max	Unit	Details/conditions
SID223	F <sub>IMOTOL1</sub>	Frequency variation at 24, 32, and 48 MHz (trimmed)	-	_	±2	%	-
SID226	T <sub>STARTIMO</sub>	IMO startup time	-	-	7	μs	-
SID228	T <sub>JITRMSIMO2</sub>	RMS jitter at 24 MHz	-	145	_	ps	_

# 4.5.4 Internal low-speed oscillator (ILO)

#### Table 27 ILO DC specifications

Spec ID#	Parameter	Description	Min	Тур	Max Unit		Details/conditions
SID231	I <sub>ILO2</sub>	ILO operating current at 32 KHz	-	0.3	1.05	μΑ	_

# Table 28 ILO AC specifications

Spec ID#	Parameter Description		Min	Тур	Max	Unit	<b>Details/conditions</b>			
SID234	T <sub>STARTILO1</sub>	ILO startup time	-	-	2	ms	-			
SID236	T <sub>ILODUTY</sub>	ILO duty cycle	40	50	60	%	-			
SID237	F <sub>ILOTRIM1</sub>	ILO frequency range	20	40	80	kHz	-			

Ordering information

# **Ordering information**

The marketing part numbers for PSOC<sup>™</sup> 4000T devices are listed in the **Table 29**.

PSOC™ 4000T ordering information Table 29

		Features									Packages			
Category	Product	Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	CAPSENSE™	Inductive	Multi-Sense <sup>[1]</sup>	TCPWM blocks	SCB blocks	GPIO	24-QFN	16-QFN	25-WLCSP	Temp range (°C)
	CY8C4025LQI-T412	24	32	4	1	-	-	2	2	19	Х	-	-	-40 to 85
	CY8C4025LQI-T412T	24	32	4	1	-	-	2	2	19	Х	-	-	-40 to 85
	CY8C4025LQI-T411	24	32	4	1	-	-	2	2	11	-	Х	-	-40 to 85
	CY8C4025FNI-T412T	24	32	4	1	_	-	2	2	21	-	_	Х	-40 to 85
	CY8C4025LQI-T442	24	32	4	-	1	-	2	2	19	Х	_	1	-40 to 85
	CY8C4025FNI-T442T	24	32	4	-	1	-	2	2	21	-	-	Х	-40 to 85
	CY8C4045LQI-T412	48	32	4	1	-	-	2	2	19	Х	-	-	-40 to 85
	CY8C4045LQI-T411	48	32	4	1	-	-	2	2	11	-	Х	-	-40 to 85
40x5	CY8C4045FNI-T412T	48	32	4	1	-	-	2	2	21	-	-	Х	-40 to 85
	CY8C4045LQI-T442	48	32	4	_	1	_	2	2	19	Х	-	-	-40 to 85
	CY8C4045LQI-T441	48	32	4	-	1	-	2	2	11	-	Х	-	-40 to 85
	CY8C4045FNI-T442T	48	32	4	-	1	-	2	2	21	-	-	Х	-40 to 85
	CY8C4025LQI-T441	24	32	4	_	1	-	2	2	11	_	Х	-	-40 to 85
	CY8C4025LQI-T452	24	32	4	1	1	1	2	2	19	Х	-	-	-40 to 85
	CY8C4025FNI-T452T	24	32	4	1	1	1	2	2	21	-	-	Х	-40 to 85
	CY8C4045LQI-T452	48	32	4	1	1	1	2	2	19	Х	-	-	-40 to 85
	CY8C4045LQI-T451	48	32	4	1	1	1	2	2	11	-	Х	-	-40 to 85

- Multi-Sense includes CAPSENSE™, Inductive, and Liquid sensing.
   Some of the devices are available in Tape and Reel package. These parts are denoted by a suffix "T" in the part number.



Table 29	PSOC™ 4000T ordering information	(continued)
----------	----------------------------------	-------------

		Features									Packages	i		
Category	Product	Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	CAPSENSE™	Inductive	Multi-Sense <sup>[1]</sup>	TCPWM blocks	SCB blocks	010	24-QFN	16-QFN	25-WLCSP	Temp range (°C)
40x5	CY8C4045FNI-T452T	48	32	4	1	1	1	2	2	21	-	_	Х	-40 to 85
40X5	CY8C4025LQI-T451	24	32	4	1	1	1	2	2	11	-	Х	-	-40 to 85
	CY8C4026LQI-T412	24	64	8	1	-	-	2	2	19	Х	-	-	-40 to 85
	CY8C4026LQI-T412T	24	64	8	1	-	-	2	2	19	Х	-	-	-40 to 85
	CY8C4026LQI-T411	24	64	8	1	-	-	2	2	11	-	Х	-	-40 to 85
	CY8C4026FNI-T412T	24	64	8	1	-	-	2	2	21	-	=	Х	-40 to 85
	CY8C4046LQI-T412	48	64	8	1	-	-	2	2	19	Х	=	-	-40 to 85
	CY8C4046LQQ-T412	48	64	8	1	-	-	2	2	19	Х	=	-	-40 to 105
	CY8C4046LQI-T411	48	64	8	1	-	-	2	2	11	-	Х	_	-40 to 85
	CY8C4046FNI-T412T	48	64	8	1	-	-	2	2	21	_	_	Х	-40 to 85
40x6	CY8C4026LQI-T442	24	64	8	-	1	-	2	2	19	Х	-	-	-40 to 85
	CY8C4026FNI-T442T	24	64	8	-	1	-	2	2	21	-	-	Х	-40 to 85
	CY8C4046LQI-T442	48	64	8	-	1	-	2	2	19	Х	-	-	-40 to 85
	CY8C4046LQI-T441	48	64	8		1	-	2	2	11	-	Х	_	-40 to 85
	CY8C4046FNI-T442T	48	64	8		1	-	2	2	21	-	-	Х	-40 to 85
	CY8C4026LQI-T441	24	64	8	-	1	-	2	2	11	-	Х	-	-40 to 85
	CY8C4046LQI-T452	48	64	8	1	1	1	2	2	19	X	-	-	-40 to 85
	CY8C4046LQI-T451	48	64	8	1	1	1	2	2	11	-	Х	-	-40 to 85
	CY8C4046FNI-T452T	48	64	8	1	1	1	2	2	21	-	-	Х	-40 to 85

- Notes
  1. Multi-Sense includes CAPSENSE™, Inductive, and Liquid sensing.
  2. Some of the devices are available in Tape and Reel package. These parts are denoted by a suffix "T" in the part number.



Ordering information

Based on Arm® Cortex®-M0+ CPU

PSOC™ 4 MCU: PSOC™ 4000T datasheet

#### Based on Arm® Cortex®-M0+ CPU




Ordering information

The nomenclature used in the preceding table is based on the following product naming conventions:

Field	Description	Values	Meaning
CY8C	Infineon prefix	_	-
4	Architecture	4	PSOC <sup>™</sup> 4
		0	PSOC™ 4000 family
Α	Family	1	PSOC™ 4100 family
		2	PSOC™ 4200 family
D	CDILongod	2	24 MHz
В	CPU speed	4	48 MHz
		4	16 KB
		5	32 KB
	Flack compain.	6	64 KB
С	Flash capacity	7	128 KB
		8	256 KB
		9	384 KB
		AX	TQFP (0.8 mm pitch)
		AZ	TQFP (0.5 mm pitch)
DE	Package code	LQ	QFN
		PV	SSOP
		FN	CSP
F	Town o water way way	1	Industrial
Г	Temperature range	Q	Extended Industrial
		S	PSOC <sup>™</sup> 4 S-series
S		М	PSOC <sup>™</sup> 4 M-series
	Series designator	L	PSOC <sup>™</sup> 4 L-series
		BL	PSOC™ 4 Bluetooth® LE-series
		Т	PSOC <sup>™</sup> 4 T series
XYZ	Attributes code	000-999	Code of feature set in the specific family

The following illustration shows an example product naming convention:





Application example schematic

#### **Application example schematic** 6

Figure 8 shows a reference implementation schematic of following touch HMI sensors using PSOC™ 4000T:

- CAPSENSE™ CSD button with shield
- CAPSENSE™ CSX button
- CAPSENSE™ five segment CSX slider




Figure 8 **CAPSENSE™** and inductive sensing reference schematic

This schematic, is modified based on your application needs, however, must confirm to this datasheet and **AN88619** - PSOC<sup>™</sup> 4 MCU hardware design considerations.

For more details, see the following:

- AN85951 PSOC™ 4 and PSOC™ 6 CAPSENSE™ design guide
- AN239751 Flyback inductive sensing design guide for inductive sensing applications

Based on Arm® Cortex®-M0+ CPU

Packaging



# 7 Packaging

PSOC<sup>™</sup> 4000T is offered in 25-WLCSP, 24-QFN, and 16-QFN packages. **Table 30** provides the package dimensions and package drawing numbers.

#### Table 30 Package list

Spec ID#	Package	Description	Package diagram
BID20	25-pin WLCSP	0.35 mm pitch	002-34703
BID27	24-pin QFN	4 × 4 × 0.6 mm height with 0.5 mm pitch	002-16934
BID34A	16-pin QFN	$3 \times 3 \times 0.6$ mm height with 0.5 mm pitch	001-09116

### Table 31 Package thermal characteristics

Parameter	Description	Package	Min	Тур	Max	Unit	
TA	Operating ambient temperature	-	-40	25	105	°C	
TJ	Operating junction temperature	-	-40	25	125	°C	
TJA	Package $\theta_{JA}$	WLCSP 25 (0.35 mm pitch)	_	52.48	-	°C/Watt	
Tuc	Package $\theta_{JC}$	WLCSP 25 (0.35 mm pitch)	-	0.50	-	°C/Watt	
TJA	Package $\theta_{JA}$	QFN 24 (0.5 mm pitch)	_	20.53	-	°C/Watt	
Tuc	Package $\theta_{JC}$	QFN 24 (0.5 mm pitch)	-	18.26	-	°C/Watt	
TJA	Package $\theta_{JA}$	QFN 16	-	51.85	-	°C/Watt	
Tuc	Package $\theta_{Jc}$	QFN 16	_	24.38	-	°C/Watt	

#### Table 32 Solder reflow peak temperature

Package	Maximum peak temperature	Maximum time at peak temperature
All	260°C	30 s

# Table 33 Package moisture sensitivity level (MSL), IPC/JEDEC J-STD-020

Package	MSL
WLCSP	MSL 1
QFN	MSL 3

**Packaging** 



# 7.1 Package diagrams




Figure 9 25-ball WLCSP (1.961 × 2.046 × 0.467 mm) FN25D

**Packaging** 






Figure 10 24-pin QFN (4 × 4 × 0.60 mm) 2.75 × 2.75 E-pad (Sawn), (PG-VQFN-24)

#### Based on Arm® Cortex®-M0+ CPU

Packaging






Figure 11 16-pin QFN (3 × 3 × 0.6 mm) LG16A/LD16A (Sawn), (PG-USON-16)

# Based on Arm® Cortex®-M0+ CPU

Acronyms



Table 34 Acronyms used in this document

Table 34	Acronyms used in this document	
Acronym	Description	
abus	analog local bus	
ADC	analog-to-digital converter	
AG	analog global	
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus, an Arm® data transfer bus	
ALU	arithmetic logic unit	
AMUXBUS	analog multiplexer bus	
API	application programming interface	
APSR	application program status register	
Arm <sup>®</sup>	advanced RISC machine, a CPU architecture	
ATM	automatic thump mode	
BW	bandwidth	
CAN	controller area network, a communications protocol	
CMRR	common-mode rejection ratio	
CPU	central processing unit	
CRC	cyclic redundancy check, an error-checking protocol	
DAC	digital-to-analog converter, see also IDAC, VDAC	
DFB	digital filter block	
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.	
DMIPS	Dhrystone million instructions per second	
DMA	direct memory access, see also TD	
DNL	differential nonlinearity, see also INL	
DNU	do not use	
DR	port write data registers	
DSI	digital system interconnect	
DWT	data watchpoint and trace	
ECC	error correcting code	
ECO	external crystal oscillator	
EEPROM	electrically erasable programmable read-only memory	
EMI	electromagnetic interference	
EMIF	external memory interface	
EOC	end of conversion	
EOF	end of frame	
EPSR	execution program status register	
ESD	electrostatic discharge	
ETM	embedded trace macrocell	
FIR	finite impulse response, see also IIR	
FPB	flash patch and breakpoint	
FS	full-speed	
GPIO	general-purpose input/output, applies to a PSOC™ pin	

# Based on Arm® Cortex®-M0+ CPU



Table 34 Acronyms used in this document (continued)

Table 34	Acronyms used in this document (continued)		
Acronym	Description		
HVI	high-voltage interrupt, see also LVI, LVD		
IC	integrated circuit		
IDAC	current DAC, see also DAC, VDAC		
IDE	integrated development environment		
I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol		
IIR	infinite impulse response, see also FIR		
ILO	internal low-speed oscillator, see also IMO		
IMO	internal main oscillator, see also ILO		
INL	integral nonlinearity, see also DNL		
I/O	input/output, see also GPIO, DIO, SIO, USBIO		
IPOR	initial power-on reset		
IPSR	interrupt program status register		
IRQ	interrupt request		
ITM	instrumentation trace macrocell		
LCD	liquid crystal display		
LIN	local interconnect network, a communications protocol.		
LR	link register		
LUT	lookup table		
LVD	low-voltage detect, see also LVI		
LVI	low-voltage interrupt, see also HVI		
LVTTL	low-voltage transistor-transistor logic		
MAC	multiply-accumulate		
MCU	microcontroller unit		
MISO	master-in slave-out		
NC	no connect		
NMI	nonmaskable interrupt		
NRZ	non-return-to-zero		
NVIC	nested vectored interrupt controller		
NVL	nonvolatile latch, see also WOL		
opamp	operational amplifier		
PAL	programmable array logic, see also PLD		
PC	program counter		
PCB	printed circuit board		
PGA	programmable gain amplifier		
PHUB	peripheral hub		
PHY	physical layer		
PICU	port interrupt control unit		
PLA	programmable logic array		
PLD	programmable logic device, see also PAL		
PLL	phase-locked loop		
PMDD	package material declaration data sheet		
POR	power-on reset		
-	1		

# Based on Arm® Cortex®-M0+ CPU



Table 34 **Acronyms used in this document** (continued)

Table 37	Actorigins used in this document (continued)	
Acronym	Description	
PRES	precise power-on reset	
PRS	pseudo random sequence	
PS	port read data register	
PSRR	power supply rejection ratio	
PWM	pulse-width modulator	
RAM	random-access memory	
RISC	reduced-instruction-set computing	
RMS	root-mean-square	
RTC	real-time clock	
RTL	register transfer language	
RTR	remote transmission request	
RX	receive	
SAR	successive approximation register	
SC/CT	switched capacitor/continuous time	
SCL	I <sup>2</sup> C serial clock	
SDA	I <sup>2</sup> C serial data	
S/H	sample and hold	
SINAD	signal to noise and distortion ratio	
SIO	special input/output, GPIO with advanced features. See GPIO.	
SOC	start of conversion	
SOF	start of frame	
SPI	Serial Peripheral Interface, a communications protocol	
SR	slew rate	
SRAM	static random access memory	
SRES	software reset	
SWD	serial wire debug, a test protocol	
SWV	single-wire viewer	
TD	transaction descriptor, see also DMA	
THD	total harmonic distortion	
TIA	transimpedance amplifier	
TRM	technical reference manual	
TTL	transistor-transistor logic	
TX	transmit	
UART	Universal Asynchronous Transmitter Receiver, a communications protocol	
UDB	universal digital block	
USB	Universal Serial Bus	
USBIO	USB input/output, PSOC™ pins used to connect to a USB port	
VDAC	voltage DAC, see also DAC, IDAC	
WDT	watchdog timer	
WOL	write once latch, see also NVL	
WRES	watchdog timer reset	
	<del></del>	

# Based on Arm® Cortex®-M0+ CPU



 Table 34
 Acronyms used in this document (continued)

Acronym	Description	
XRES	external reset I/O pin	
XTAL	crystal	

# Based on Arm® Cortex®-M0+ CPU





# 9 Document conventions

# 9.1 Units of measure

#### Table 35 Units of measure

Symbol	Unit of measure	
°C	degrees celsius	
dB	decibel	
fF	femtofarad	
Hz	hertz	
КВ	1024 bytes	
kbps	kilobits per second	
Khr	kilohour	
kHz	kilohertz	
$k\Omega$	kiloohm	
ksps	kilosamples per second	
LSB	least significant bit	
Mbps	megabits per second	
MHz	megahertz	
$M\Omega$	megaohm	
Msps	megasamples per second	
μΑ	microampere	
μF	microfarad	
μΗ	microhenry	
μs	microsecond	
μV	microvolt	
μW	microwatt	
mA	milliampere	
ms	millisecond	
mV	millivolt	
nA	nanoampere	
ns	nanosecond	
nV	nanovolt	
Ω	ohm	
pF	picofarad	
ppm	parts per million	
ps	picosecond	
S	second	
sps	samples per second	
sqrtHz	square root of hertz	
V	volt	

002-33949 Rev. \*L





# **Revision history**

**Revision history** 

Document revision	Date	Description of changes
*J	2025-01-13	Publish to web.
*K	2025-03-28	In <b>Table 10</b> , updated description of Spec ID# 'SIDMSC_7' and added new Spec ID# 'SIDMSC_7A'. Removed Spec ID# "SIDMSC_21" in <b>Table 12</b> . Updated maximum values of T <sub>A</sub> and T <sub>J</sub> in <b>Table 31</b> . Added moisture sensitivity level for WLCSP package in <b>Table 33</b> .
*L	2025-09-18	Updated the ENOB resolution in <b>""Features"</b> on page 1. Added <b>AN241228</b> and <b>AN241195</b> in the " <b>Development ecosystem"</b> on page 3. Added the MPNs: CY8C4025LQI-T412T, CY8C4026LQI-T412T, and footnote in <b>Table 29</b> .

#### **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

PSOC™, formerly known as PSoC™, is a trademark of Infineon Technologies. Any references to PSoC™ in this document or others shall be deemed to refer to PSOC™.

Edition 2025-09-18 Published by

Infineon Technologies AG 81726 Munich, Germany

© 2025 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

erratum@infineon.com

Document reference 002-33949 Rev. \*L

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.