

PSOC™ Edge E84 MCUs



The Next Generation of Machine Learning Enabled Microcontrollers


The PSOC™ Edge E84 series of Arm® Cortex®-M microcontrollers feature high-performance, low-power, secured MCUs with hardware-assisted machine learning (ML) acceleration for next generation applications. The PSOC Edge devices are based on high-performance Cortex-M55, including Helium DSP support paired with Arm Ethos-U55 as well as a low-power Cortex-M33 paired with Infineon’s ultra-low power NNLite hardware accelerator intended to accelerate neural networks in Machine Learning and AI applications. In addition, the PSOC™ Edge E84 features always-on acoustic activity detection capability that enables HMI operation with low active and standby power consumption supporting longer battery life for battery powered products.

The PSOC™ Edge E84 includes support for advanced graphics, voice, audio as well as standard communication, timing peripherals built for a variety of consumer and industrial applications including HMI, smart home, wearables, robotics, and other smart connected IoT products. In addition, PSOC Edge is supported by a rich set of enablement including the industry-recognized ModusToolbox software including integration with the Imagimob Studio AI solution and its off-the shelf ML models provided Ready Models.

Multi-domain architecture for high-performance and fine-grained power optimization

- High-performance Cortex-M55 CPU with Helium DSP and Ethos-U55
- Low-power Cortex-M33 with FPU, DSP and MPU and NNLite
- HMI interfaces
 - Low Power 2.5D Graphics Processor Unit for rendering images and text
 - Display Controller with MIPI-DSI/DBI interface up to 1024x768
 - Audio multi-microphone interface for far-field applications
 - Local voice & cloud voice
 - Vision for friction free interface & safety
- State-of-the-art security
 - Lockstep secured enclave in low-power always-on domain
 - Infineon Edge Protect Category 4
 - Off-the-shelf Trusted Firmware-M enablement and Mbed-TLS for crypto operations
- ModusToolbox™ software
 - Comprehensive collection of multi-platform tools and software libraries
 - Includes board support packages (BSPs), peripheral driver library (PDL), and middleware such as CAPSENSE™

Target Applications



Key features

- 32-bit MCU Subsystems
 - Up to 400MHz Arm® Cortex®-M55 including Helium DSP
 - Up to 200MHz Arm® Cortex®-M33
- Machine Learning
 - Arm® Ethos-U55 and NN-Lite for AI/ML hardware NN compute
 - End-to-end ML solution with Imagimob
- Memory and SoC Integration
 - Large memory integration for next-gen applications
 - Embedded ultra low-power RRAM Technology
 - Richer peripheral set to reduce system cost
 - Highly integrated analog subsystem
- Security
 - Secured enclave based on Infineon Edge Protect Technology
- HMI
 - 2.5D GPU and display interface
 - Audio/Voice

Key benefits

- Advanced ML Capabilities
 - Voice & natural Language
 - Vision
 - Access & safety
 - Presence/Gesture/Motion
 - Predictive maintenance
 - Anomaly detection
- Audio/Voice
- Graphics
- Motor Control

PSOC™ Edge E84 Block Diagram

PRE-PRODUCTION

System Power Modes: Active/Sleep DeepSleep Hibernate

High Performance CPU System		
Compute	Memory	ML DSP
Arm® Cortex®-M55, Ethos™-U55, 50-400 MHz		
Helium™ DSP	FPU	MPU
NVIC	32 kB I-Cache	32 kB D-Cache
HPDMA	256 kB I-TCM	256 kB D-TCM

Up to 5 MB SRAM 512 kB RRAM

Low Power CPU System		
Compute	Memory	ML DSP
Arm® Cortex®-M33, 50-200 MHz		
NNLite	DMA	64 kB ROM
	1 MB SRAM	16 kB I-Cache

External Memory
2x Serial Memory IF, xSPI/Hyperbus, On-the-fly Encrypted XIP
2x SD Host Controller (SD/SDIO/eMMC)

ML Enhanced Next Gen HMI		
Local Voice	Keyword Spotting	Vision
Cloud Voice	Wake Word Detection	Friction Free Interface and Safety
	2.5D GPU	

Secured Enclave	
Secure Key Storage	Side Channel Resistance
TRNG	Crypto Accel.
OTP	Secure JTAG
Secure Boot	Tamper Protect

Peripherals & IO		
12b ADC 5/0.2 Msps	11x SCB (UART,I²C,SPI)	MIPI-DSI/DBI
2x 12b DAC	1x SCB (I²C,SPI)	10/100 Ethernet
2x 4b Prog. Ref.	2x TDM/I2S	2x CAN FD
2x PTCOMP	1x I3C	2x Smart IO
2x LPCOMP	6x PDM	USB HS/FS w/ PHY
4x Amplifiers	32x TCPWM	

System Resources	
Power Mgmt.	Clock Mgmt.
Sleep Control	Clock Control
POR BOD	PILO IHO
LVD	WCO ECO
Reset Control	3x DPLL
Retention LDOs	WDT RTC
Active LDOs	3x LPTimer
Buck Converters	16x HFCLK DIV

PSOC™ Edge Evaluation Kit



For more information, please contact your Infineon representative: <https://www.infineon.com/cms/en/about-infineon/company/contacts/>



www.infineon.com

Published by
Infineon Technologies AG
Am Campeon 1-15, 85579 Neubiberg
Germany

© 2023 Infineon Technologies AG
All rights reserved.

Document number: 002-39779
Date: Apr-24

Please note!

This Document is for information purposes only and any information given herein shall in no event be regarded as a warranty, guarantee or description of any functionality, conditions and/or quality of our products or any suitability for a particular purpose. With regard to the technical specifications of our products, we kindly ask you to refer to the relevant product data sheets provided by us. Our customers and their technical departments are required to evaluate the suitability of our products for the intended application.

We reserve the right to change this document and/or the information given herein at any time.

Additional information

For further information on technologies, our products, the application of our products, delivery terms and conditions and/or prices, please contact your nearest Infineon Technologies office (www.infineon.com).

Warnings

Due to technical requirements, our products may contain dangerous substances. For information on the types in question, please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by us in a written document signed by authorized representatives of Infineon Technologies, our products may not be used in any life-endangering applications, including but not limited to medical, nuclear, military, life-critical or any other applications where a failure of the product or any consequences of the use thereof can result in personal injury.