



**Please note that Cypress is an Infineon Technologies Company.**

The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

**Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

**Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



# PSoC<sup>®</sup> 4100PS Registers Technical Reference Manual (TRM)

Document No. 002-24764 Rev. \*\*

August 16, 2018

Cypress Semiconductor  
198 Champion Court  
San Jose, CA 95134-1709  
Phone: +1.408.943.2600  
[www.cypress.com](http://www.cypress.com)

## Copyrights

© Cypress Semiconductor Corporation, 2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these material may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.

# Contents



## Register Mapping 28

### 1. AROUTE Registers 32

1.1	Register Details .....	32
1.1.1	ART_CTRL .....	33
1.1.2	ART_SARMUXVPLUS_SW .....	34
1.1.3	ART_SARMUXVPLUS_SW_CLR .....	36
1.1.4	ART_SARMUXVMINUS_SW .....	38
1.1.5	ART_SARMUXVMINUS_SW_CLR .....	40
1.1.6	ART_SARMUXCOREIO0_SW .....	42
1.1.7	ART_SARMUXCOREIO0_SW_CLR .....	43
1.1.8	ART_SARMUXCOREIO1_SW .....	44
1.1.9	ART_SARMUXCOREIO1_SW_CLR .....	45
1.1.10	ART_SARMUXCOREIO2_SW .....	46
1.1.11	ART_SARMUXCOREIO2_SW_CLR .....	47
1.1.12	ART_SARMUXCOREIO3_SW .....	48
1.1.13	ART_SARMUXCOREIO3_SW_CLR .....	49
1.1.14	ART_SARAROUTEVREF_SW .....	50
1.1.15	ART_SARAROUTEVREF_SW_CLR .....	51
1.1.16	ART_SARAROUTEVDDA_SW .....	52
1.1.17	ART_SARAROUTEVDDA_SW_CLR .....	53
1.1.18	ART_SARMUX_SW_HW_CTRL .....	54
1.1.19	ART_SARMUXVPLUS_SW_STATUS .....	55
1.1.20	ART_SARMUXVMINUS_SW_STATUS .....	56
1.1.21	ART_CTB0VREF_SW .....	57
1.1.22	ART_CTB0VREF_SW_CLR .....	58
1.1.23	ART_CTB1VREF_SW .....	59
1.1.24	ART_CTB1VREF_SW_CLR .....	60

### 2. Cortex M0+ (CM0+) Registers 61

2.1	Register Details .....	61
2.1.1	CM0P_DWT_PID4 .....	63
2.1.2	CM0P_DWT_PID0 .....	64
2.1.3	CM0P_DWT_PID1 .....	65
2.1.4	CM0P_DWT_PID2 .....	66
2.1.5	CM0P_DWT_PID3 .....	67
2.1.6	CM0P_DWT_CID0 .....	68
2.1.7	CM0P_DWT_CID1 .....	69
2.1.8	CM0P_DWT_CID2 .....	70
2.1.9	CM0P_DWT_CID3 .....	71
2.1.10	CM0P_BP_PID4 .....	72
2.1.11	CM0P_BP_PID0 .....	73

2.1.12	CM0P_BP_PID1 .....	74
2.1.13	CM0P_BP_PID2 .....	75
2.1.14	CM0P_BP_PID3 .....	76
2.1.15	CM0P_BP_CID0 .....	77
2.1.16	CM0P_BP_CID1 .....	78
2.1.17	CM0P_BP_CID2 .....	79
2.1.18	CM0P_BP_CID3 .....	80
2.1.19	CM0P_SYST_CSR .....	81
2.1.20	CM0P_SYST_RVR .....	83
2.1.21	CM0P_SYST_CVR .....	84
2.1.22	CM0P_SYST_CALIB .....	85
2.1.23	CM0P_ISER .....	86
2.1.24	CM0P_ICER .....	87
2.1.25	CM0P_ISPR .....	88
2.1.26	CM0P_ICPR .....	89
2.1.27	CM0P_IPR0 .....	90
2.1.28	CM0P_IPR1 .....	91
2.1.29	CM0P_IPR2 .....	92
2.1.30	CM0P_IPR3 .....	93
2.1.31	CM0P_IPR4 .....	94
2.1.32	CM0P_IPR5 .....	95
2.1.33	CM0P_IPR6 .....	96
2.1.34	CM0P_IPR7 .....	97
2.1.35	CM0P_CPUID .....	98
2.1.36	CM0P_ICSR .....	99
2.1.37	CM0P_AIRCR .....	101
2.1.38	CM0P_SCR .....	102
2.1.39	CM0P_CCR .....	103
2.1.40	CM0P_SHPR2 .....	104
2.1.41	CM0P_SHPR3 .....	105
2.1.42	CM0P_SHCSR .....	106
2.1.43	CM0P_SCS_PID4 .....	107
2.1.44	CM0P_SCS_PID0 .....	108
2.1.45	CM0P_SCS_PID1 .....	109
2.1.46	CM0P_SCS_PID2 .....	110
2.1.47	CM0P_SCS_PID3 .....	111
2.1.48	CM0P_SCS_CID0 .....	112
2.1.49	CM0P_SCS_CID1 .....	113
2.1.50	CM0P_SCS_CID2 .....	114
2.1.51	CM0P_SCS_CID3 .....	115
2.1.52	CM0P_ROM_SCS .....	116
2.1.53	CM0P_ROM_DWT .....	117
2.1.54	CM0P_ROM_BPU .....	118
2.1.55	CM0P_ROM_END .....	119
2.1.56	CM0P_ROM_CSMT .....	120
2.1.57	CM0P_ROM_PID4 .....	121
2.1.58	CM0P_ROM_PID0 .....	122
2.1.59	CM0P_ROM_PID1 .....	123
2.1.60	CM0P_ROM_PID2 .....	124
2.1.61	CM0P_ROM_PID3 .....	125
2.1.62	CM0P_ROM_CID0 .....	126
2.1.63	CM0P_ROM_CID1 .....	127
2.1.64	CM0P_ROM_CID2 .....	128
2.1.65	CM0P_ROM_CID3 .....	129

### 3. TCPWM - Individual Counter (CNT) Registers 130

3.1	Register Details .....	130
3.1.1	TCPWM_CNT0_CTRL .....	136
3.1.2	TCPWM_CNT0_STATUS .....	139
3.1.3	TCPWM_CNT0_COUNTER .....	140
3.1.4	TCPWM_CNT0_CC .....	141
3.1.5	TCPWM_CNT0_CC_BUFF .....	142
3.1.6	TCPWM_CNT0_PERIOD .....	143
3.1.7	TCPWM_CNT0_PERIOD_BUFF .....	144
3.1.8	TCPWM_CNT0_TR_CTRL0 .....	145
3.1.9	TCPWM_CNT0_TR_CTRL1 .....	147
3.1.10	TCPWM_CNT0_TR_CTRL2 .....	149
3.1.11	TCPWM_CNT0_INTR .....	151
3.1.12	TCPWM_CNT0_INTR_SET .....	152
3.1.13	TCPWM_CNT0_INTR_MASK .....	153
3.1.14	TCPWM_CNT0_INTR_MASKED .....	154
3.1.15	TCPWM_CNT1_CTRL .....	155
3.1.16	TCPWM_CNT1_STATUS .....	158
3.1.17	TCPWM_CNT1_COUNTER .....	159
3.1.18	TCPWM_CNT1_CC .....	160
3.1.19	TCPWM_CNT1_CC_BUFF .....	161
3.1.20	TCPWM_CNT1_PERIOD .....	162
3.1.21	TCPWM_CNT1_PERIOD_BUFF .....	163
3.1.22	TCPWM_CNT1_TR_CTRL0 .....	164
3.1.23	TCPWM_CNT1_TR_CTRL1 .....	166
3.1.24	TCPWM_CNT1_TR_CTRL2 .....	168
3.1.25	TCPWM_CNT1_INTR .....	170
3.1.26	TCPWM_CNT1_INTR_SET .....	171
3.1.27	TCPWM_CNT1_INTR_MASK .....	172
3.1.28	TCPWM_CNT1_INTR_MASKED .....	173
3.1.29	TCPWM_CNT2_CTRL .....	174
3.1.30	TCPWM_CNT2_STATUS .....	177
3.1.31	TCPWM_CNT2_COUNTER .....	178
3.1.32	TCPWM_CNT2_CC .....	179
3.1.33	TCPWM_CNT2_CC_BUFF .....	180
3.1.34	TCPWM_CNT2_PERIOD .....	181
3.1.35	TCPWM_CNT2_PERIOD_BUFF .....	182
3.1.36	TCPWM_CNT2_TR_CTRL0 .....	183
3.1.37	TCPWM_CNT2_TR_CTRL1 .....	185
3.1.38	TCPWM_CNT2_TR_CTRL2 .....	187
3.1.39	TCPWM_CNT2_INTR .....	189
3.1.40	TCPWM_CNT2_INTR_SET .....	190
3.1.41	TCPWM_CNT2_INTR_MASK .....	191
3.1.42	TCPWM_CNT2_INTR_MASKED .....	192
3.1.43	TCPWM_CNT3_CTRL .....	193
3.1.44	TCPWM_CNT3_STATUS .....	196
3.1.45	TCPWM_CNT3_COUNTER .....	197
3.1.46	TCPWM_CNT3_CC .....	198
3.1.47	TCPWM_CNT3_CC_BUFF .....	199
3.1.48	TCPWM_CNT3_PERIOD .....	200
3.1.49	TCPWM_CNT3_PERIOD_BUFF .....	201
3.1.50	TCPWM_CNT3_TR_CTRL0 .....	202
3.1.51	TCPWM_CNT3_TR_CTRL1 .....	204
3.1.52	TCPWM_CNT3_TR_CTRL2 .....	206

3.1.53	TCPWM_CNT3_INTR .....	208
3.1.54	TCPWM_CNT3_INTR_SET .....	209
3.1.55	TCPWM_CNT3_INTR_MASK .....	210
3.1.56	TCPWM_CNT3_INTR_MASKED .....	211
3.1.57	TCPWM_CNT4_CTRL .....	212
3.1.58	TCPWM_CNT4_STATUS .....	215
3.1.59	TCPWM_CNT4_COUNTER .....	216
3.1.60	TCPWM_CNT4_CC .....	217
3.1.61	TCPWM_CNT4_CC_BUFF .....	218
3.1.62	TCPWM_CNT4_PERIOD .....	219
3.1.63	TCPWM_CNT4_PERIOD_BUFF .....	220
3.1.64	TCPWM_CNT4_TR_CTRL0 .....	221
3.1.65	TCPWM_CNT4_TR_CTRL1 .....	223
3.1.66	TCPWM_CNT4_TR_CTRL2 .....	225
3.1.67	TCPWM_CNT4_INTR .....	227
3.1.68	TCPWM_CNT4_INTR_SET .....	228
3.1.69	TCPWM_CNT4_INTR_MASK .....	229
3.1.70	TCPWM_CNT4_INTR_MASKED .....	230
3.1.71	TCPWM_CNT5_CTRL .....	231
3.1.72	TCPWM_CNT5_STATUS .....	234
3.1.73	TCPWM_CNT5_COUNTER .....	235
3.1.74	TCPWM_CNT5_CC .....	236
3.1.75	TCPWM_CNT5_CC_BUFF .....	237
3.1.76	TCPWM_CNT5_PERIOD .....	238
3.1.77	TCPWM_CNT5_PERIOD_BUFF .....	239
3.1.78	TCPWM_CNT5_TR_CTRL0 .....	240
3.1.79	TCPWM_CNT5_TR_CTRL1 .....	242
3.1.80	TCPWM_CNT5_TR_CTRL2 .....	244
3.1.81	TCPWM_CNT5_INTR .....	246
3.1.82	TCPWM_CNT5_INTR_SET .....	247
3.1.83	TCPWM_CNT5_INTR_MASK .....	248
3.1.84	TCPWM_CNT5_INTR_MASKED .....	249
3.1.85	TCPWM_CNT6_CTRL .....	250
3.1.86	TCPWM_CNT6_STATUS .....	253
3.1.87	TCPWM_CNT6_COUNTER .....	254
3.1.88	TCPWM_CNT6_CC .....	255
3.1.89	TCPWM_CNT6_CC_BUFF .....	256
3.1.90	TCPWM_CNT6_PERIOD .....	257
3.1.91	TCPWM_CNT6_PERIOD_BUFF .....	258
3.1.92	TCPWM_CNT6_TR_CTRL0 .....	259
3.1.93	TCPWM_CNT6_TR_CTRL1 .....	261
3.1.94	TCPWM_CNT6_TR_CTRL2 .....	263
3.1.95	TCPWM_CNT6_INTR .....	265
3.1.96	TCPWM_CNT6_INTR_SET .....	266
3.1.97	TCPWM_CNT6_INTR_MASK .....	267
3.1.98	TCPWM_CNT6_INTR_MASKED .....	268
3.1.99	TCPWM_CNT7_CTRL .....	269
3.1.100	TCPWM_CNT7_STATUS .....	272
3.1.101	TCPWM_CNT7_COUNTER .....	273
3.1.102	TCPWM_CNT7_CC .....	274
3.1.103	TCPWM_CNT7_CC_BUFF .....	275
3.1.104	TCPWM_CNT7_PERIOD .....	276
3.1.105	TCPWM_CNT7_PERIOD_BUFF .....	277
3.1.106	TCPWM_CNT7_TR_CTRL0 .....	278

3.1.107	TCPWM_CNT7_TR_CTRL1 .....	280
3.1.108	TCPWM_CNT7_TR_CTRL2 .....	282
3.1.109	TCPWM_CNT7_INTR .....	284
3.1.110	TCPWM_CNT7_INTR_SET .....	285
3.1.111	TCPWM_CNT7_INTR_MASK .....	286
3.1.112	TCPWM_CNT7_INTR_MASKED .....	287
<b>4. CPU Sub System (CPUSS) Registers</b>		<b>288</b>
4.1	Register Details .....	288
4.1.1	CPUSS_SYSREQ .....	289
4.1.2	CPUSS_SYSARG .....	291
4.1.3	CPUSS_FLASH_CTL .....	292
4.1.4	CPUSS_ROM_CTL .....	294
4.1.5	CPUSS_RAM_CTL .....	295
4.1.6	CPUSS_DMAC_CTL .....	296
4.1.7	CPUSS_SL_CTL0 .....	297
4.1.8	CPUSS_SL_CTL1 .....	298
<b>5. CTB Registers</b>		<b>299</b>
5.1	Register Details .....	299
5.1.1	CTB0_CTB_CTRL .....	301
5.1.2	CTB0_OA_RES0_CTRL .....	302
5.1.3	CTB0_OA_RES1_CTRL .....	304
5.1.4	CTB0_COMP_STAT .....	306
5.1.5	CTB0_INTR .....	307
5.1.6	CTB0_INTR_SET .....	308
5.1.7	CTB0_INTR_MASK .....	309
5.1.8	CTB0_INTR_MASKED .....	310
5.1.9	CTB0_OA0_SW .....	311
5.1.10	CTB0_OA0_SW_CLEAR .....	313
5.1.11	CTB0_OA1_SW .....	315
5.1.12	CTB0_OA1_SW_CLEAR .....	317
5.1.13	CTB0_CTBBUS_SW .....	319
5.1.14	CTB0_CTBBUS_SW_CLEAR .....	321
5.1.15	CTB0_CTB_SW_HW_CTRL .....	323
5.1.16	CTB0_CTB_SW_STATUS .....	325
5.1.17	CTB0_OA0_OFFSET_TRIM .....	328
5.1.18	CTB0_OA0_SLOPE_OFFSET_TRIM .....	329
5.1.19	CTB0_OA0_COMP_TRIM .....	330
5.1.20	CTB0_OA1_OFFSET_TRIM .....	331
5.1.21	CTB0_OA1_SLOPE_OFFSET_TRIM .....	332
5.1.22	CTB0_OA1_COMP_TRIM .....	333
5.1.23	CTB0_RMP_TRIM .....	334
5.1.24	CTB1_CTB_CTRL .....	335
5.1.25	CTB1_OA_RES0_CTRL .....	336
5.1.26	CTB1_OA_RES1_CTRL .....	338
5.1.27	CTB1_COMP_STAT .....	340
5.1.28	CTB1_INTR .....	341
5.1.29	CTB1_INTR_SET .....	342
5.1.30	CTB1_INTR_MASK .....	343
5.1.31	CTB1_INTR_MASKED .....	344
5.1.32	CTB1_OA0_SW .....	345
5.1.33	CTB1_OA0_SW_CLEAR .....	347
5.1.34	CTB1_OA1_SW .....	349

5.1.35	CTB1_OA1_SW_CLEAR .....	351
5.1.36	CTB1_CTBBUS_SW .....	353
5.1.37	CTB1_CTBBUS_SW_CLEAR .....	355
5.1.38	CTB1_CTB_SW_HW_CTRL .....	357
5.1.39	CTB1_CTB_SW_STATUS .....	359
5.1.40	CTB1_OA0_OFFSET_TRIM .....	362
5.1.41	CTB1_OA0_SLOPE_OFFSET_TRIM .....	363
5.1.42	CTB1_OA0_COMP_TRIM .....	364
5.1.43	CTB1_OA1_OFFSET_TRIM .....	365
5.1.44	CTB1_OA1_SLOPE_OFFSET_TRIM .....	366
5.1.45	CTB1_OA1_COMP_TRIM .....	367
5.1.46	CTB1_RMP_TRIM .....	368
<b>6. Direct-Memory Access Registers</b>		<b>369</b>
6.1	Register Details .....	369
6.1.1	DMAC_CTL .....	370
6.1.2	DMAC_STATUS .....	371
6.1.3	DMAC_STATUS_SRC_ADDR .....	373
6.1.4	DMAC_STATUS_DST_ADDR .....	374
6.1.5	DMAC_STATUS_CH_ACT .....	375
6.1.6	DMAC_CH_CTL0 .....	376
6.1.7	DMAC_CH_CTL1 .....	378
6.1.8	DMAC_CH_CTL2 .....	380
6.1.9	DMAC_CH_CTL3 .....	382
6.1.10	DMAC_CH_CTL4 .....	384
6.1.11	DMAC_CH_CTL5 .....	386
6.1.12	DMAC_CH_CTL6 .....	388
6.1.13	DMAC_CH_CTL7 .....	390
6.1.14	DMAC_INTR .....	392
6.1.15	DMAC_INTR_SET .....	393
6.1.16	DMAC_INTR_MASK .....	394
6.1.17	DMAC_INTR_MASKED .....	395
<b>7. Direct-Memory Access Descriptor Registers</b>		<b>396</b>
7.1	Register Details .....	396
7.1.1	DMAC_DESCR0_PING_SRC .....	398
7.1.2	DMAC_DESCR0_PING_DST .....	399
7.1.3	DMAC_DESCR0_PING_CTL .....	400
7.1.4	DMAC_DESCR0_PING_STATUS .....	404
7.1.5	DMAC_DESCR0_PONG_SRC .....	406
7.1.6	DMAC_DESCR0_PONG_DST .....	407
7.1.7	DMAC_DESCR0_PONG_CTL .....	408
7.1.8	DMAC_DESCR0_PONG_STATUS .....	410
7.1.9	DMAC_DESCR1_PING_SRC .....	411
7.1.10	DMAC_DESCR1_PING_DST .....	412
7.1.11	DMAC_DESCR1_PING_CTL .....	413
7.1.12	DMAC_DESCR1_PING_STATUS .....	417
7.1.13	DMAC_DESCR1_PONG_SRC .....	419
7.1.14	DMAC_DESCR1_PONG_DST .....	420
7.1.15	DMAC_DESCR1_PONG_CTL .....	421
7.1.16	DMAC_DESCR1_PONG_STATUS .....	423
7.1.17	DMAC_DESCR2_PING_SRC .....	424
7.1.18	DMAC_DESCR2_PING_DST .....	425
7.1.19	DMAC_DESCR2_PING_CTL .....	426

7.1.20	DMAC_DESCR2_PING_STATUS .....	430
7.1.21	DMAC_DESCR2_PONG_SRC .....	432
7.1.22	DMAC_DESCR2_PONG_DST .....	433
7.1.23	DMAC_DESCR2_PONG_CTL .....	434
7.1.24	DMAC_DESCR2_PONG_STATUS .....	436
7.1.25	DMAC_DESCR3_PING_SRC .....	437
7.1.26	DMAC_DESCR3_PING_DST .....	438
7.1.27	DMAC_DESCR3_PING_CTL .....	439
7.1.28	DMAC_DESCR3_PING_STATUS .....	443
7.1.29	DMAC_DESCR3_PONG_SRC .....	445
7.1.30	DMAC_DESCR3_PONG_DST .....	446
7.1.31	DMAC_DESCR3_PONG_CTL .....	447
7.1.32	DMAC_DESCR3_PONG_STATUS .....	449
7.1.33	DMAC_DESCR4_PING_SRC .....	450
7.1.34	DMAC_DESCR4_PING_DST .....	451
7.1.35	DMAC_DESCR4_PING_CTL .....	452
7.1.36	DMAC_DESCR4_PING_STATUS .....	456
7.1.37	DMAC_DESCR4_PONG_SRC .....	458
7.1.38	DMAC_DESCR4_PONG_DST .....	459
7.1.39	DMAC_DESCR4_PONG_CTL .....	460
7.1.40	DMAC_DESCR4_PONG_STATUS .....	462
7.1.41	DMAC_DESCR5_PING_SRC .....	463
7.1.42	DMAC_DESCR5_PING_DST .....	464
7.1.43	DMAC_DESCR5_PING_CTL .....	465
7.1.44	DMAC_DESCR5_PING_STATUS .....	469
7.1.45	DMAC_DESCR5_PONG_SRC .....	471
7.1.46	DMAC_DESCR5_PONG_DST .....	472
7.1.47	DMAC_DESCR5_PONG_CTL .....	473
7.1.48	DMAC_DESCR5_PONG_STATUS .....	475
7.1.49	DMAC_DESCR6_PING_SRC .....	476
7.1.50	DMAC_DESCR6_PING_DST .....	477
7.1.51	DMAC_DESCR6_PING_CTL .....	478
7.1.52	DMAC_DESCR6_PING_STATUS .....	482
7.1.53	DMAC_DESCR6_PONG_SRC .....	484
7.1.54	DMAC_DESCR6_PONG_DST .....	485
7.1.55	DMAC_DESCR6_PONG_CTL .....	486
7.1.56	DMAC_DESCR6_PONG_STATUS .....	488
7.1.57	DMAC_DESCR7_PING_SRC .....	489
7.1.58	DMAC_DESCR7_PING_DST .....	490
7.1.59	DMAC_DESCR7_PING_CTL .....	491
7.1.60	DMAC_DESCR7_PING_STATUS .....	495
7.1.61	DMAC_DESCR7_PONG_SRC .....	497
7.1.62	DMAC_DESCR7_PONG_DST .....	498
7.1.63	DMAC_DESCR7_PONG_CTL .....	499
7.1.64	DMAC_DESCR7_PONG_STATUS .....	501
<b>8. Deep Sleep Amplifier Bias (DSAB) Registers</b>		<b>502</b>
8.1	Register Details .....	502
8.1.1	PASS_DSAB_DSAB_CTRL .....	503
8.1.2	PASS_DSAB_DSAB_DFT .....	505
<b>9. GPIO - Common Registers</b>		<b>506</b>
9.1	Register Details .....	506
9.1.1	GPIO_INTR_CAUSE .....	507

<b>10. GPIO - Port Specific Registers</b>	<b>508</b>
10.1 Register Details .....	508
10.1.1 GPIO_PRT0_DR .....	510
10.1.2 GPIO_PRT0_PS .....	511
10.1.3 GPIO_PRT0_PC .....	513
10.1.4 GPIO_PRT0_INTR_CFG .....	515
10.1.5 GPIO_PRT0_INTR .....	517
10.1.6 GPIO_PRT0_PC2 .....	519
10.1.7 GPIO_PRT0_DR_SET .....	521
10.1.8 GPIO_PRT0_DR_CLR .....	522
10.1.9 GPIO_PRT0_DR_INV .....	523
10.1.10 GPIO_PRT1_DR .....	524
10.1.11 GPIO_PRT1_PS .....	525
10.1.12 GPIO_PRT1_PC .....	527
10.1.13 GPIO_PRT1_INTR_CFG .....	529
10.1.14 GPIO_PRT1_INTR .....	531
10.1.15 GPIO_PRT1_PC2 .....	533
10.1.16 GPIO_PRT1_DR_SET .....	535
10.1.17 GPIO_PRT1_DR_CLR .....	536
10.1.18 GPIO_PRT1_DR_INV .....	537
10.1.19 GPIO_PRT2_DR .....	538
10.1.20 GPIO_PRT2_PS .....	539
10.1.21 GPIO_PRT2_PC .....	541
10.1.22 GPIO_PRT2_INTR_CFG .....	543
10.1.23 GPIO_PRT2_INTR .....	545
10.1.24 GPIO_PRT2_PC2 .....	547
10.1.25 GPIO_PRT2_DR_SET .....	549
10.1.26 GPIO_PRT2_DR_CLR .....	550
10.1.27 GPIO_PRT2_DR_INV .....	551
10.1.28 GPIO_PRT3_DR .....	552
10.1.29 GPIO_PRT3_PS .....	553
10.1.30 GPIO_PRT3_PC .....	555
10.1.31 GPIO_PRT3_INTR_CFG .....	557
10.1.32 GPIO_PRT3_INTR .....	559
10.1.33 GPIO_PRT3_PC2 .....	561
10.1.34 GPIO_PRT3_DR_SET .....	563
10.1.35 GPIO_PRT3_DR_CLR .....	564
10.1.36 GPIO_PRT3_DR_INV .....	565
10.1.37 GPIO_PRT4_DR .....	566
10.1.38 GPIO_PRT4_PS .....	567
10.1.39 GPIO_PRT4_PC .....	568
10.1.40 GPIO_PRT4_INTR_CFG .....	570
10.1.41 GPIO_PRT4_INTR .....	572
10.1.42 GPIO_PRT4_PC2 .....	573
10.1.43 GPIO_PRT4_DR_SET .....	574
10.1.44 GPIO_PRT4_DR_CLR .....	575
10.1.45 GPIO_PRT4_DR_INV .....	576
10.1.46 GPIO_PRT5_DR .....	577
10.1.47 GPIO_PRT5_PS .....	578
10.1.48 GPIO_PRT5_PC .....	579
10.1.49 GPIO_PRT5_INTR_CFG .....	581
10.1.50 GPIO_PRT5_INTR .....	583
10.1.51 GPIO_PRT5_PC2 .....	585
10.1.52 GPIO_PRT5_DR_SET .....	586

10.1.53	GPIO_PRT5_DR_CLR .....	587
10.1.54	GPIO_PRT5_DR_INV .....	588
<b>11. High Speed IO Matrix (HSIOM) Registers</b>		<b>589</b>
11.1	Register Details .....	589
11.1.1	HSIOM_AMUX_SPLIT_CTL0 .....	590
11.1.2	HSIOM_AMUX_SPLIT_CTL1 .....	592
11.1.3	HSIOM_AMUX_SPLIT_CTL2 .....	594
<b>12. HSIOM - Port Specific Registers</b>		<b>596</b>
12.1	Register Details .....	596
12.1.1	HSIOM_PORT_SEL0 .....	597
12.1.2	HSIOM_PORT_SEL1 .....	599
12.1.3	HSIOM_PORT_SEL2 .....	601
12.1.4	HSIOM_PORT_SEL3 .....	603
12.1.5	HSIOM_PORT_SEL4 .....	605
12.1.6	HSIOM_PORT_SEL5 .....	607
<b>13. LCD Registers</b>		<b>609</b>
13.1	Register Details .....	609
13.1.1	LCD_ID .....	610
13.1.2	LCD_DIVIDER .....	611
13.1.3	LCD_CONTROL .....	612
13.1.4	LCD_DATA00 .....	614
13.1.5	LCD_DATA01 .....	615
13.1.6	LCD_DATA02 .....	616
13.1.7	LCD_DATA03 .....	617
13.1.8	LCD_DATA04 .....	618
13.1.9	LCD_DATA05 .....	619
13.1.10	LCD_DATA06 .....	620
13.1.11	LCD_DATA07 .....	621
13.1.12	LCD_DATA10 .....	622
13.1.13	LCD_DATA11 .....	623
13.1.14	LCD_DATA12 .....	624
13.1.15	LCD_DATA13 .....	625
13.1.16	LCD_DATA14 .....	626
13.1.17	LCD_DATA15 .....	627
13.1.18	LCD_DATA16 .....	628
13.1.19	LCD_DATA17 .....	629
<b>14. Low Power Comparator (LPCOMP) Registers</b>		<b>630</b>
14.1	Register Details .....	630
14.1.1	LPCOMP_ID .....	631
14.1.2	LPCOMP_CONFIG .....	632
14.1.3	LPCOMP_INTR .....	635
14.1.4	LPCOMP_INTR_SET .....	636
14.1.5	LPCOMP_INTR_MASK .....	637
14.1.6	LPCOMP_INTR_MASKED .....	638
14.1.7	LPCOMP_TRIM1 .....	639
14.1.8	LPCOMP_TRIM2 .....	640
14.1.9	LPCOMP_TRIM3 .....	641
14.1.10	LPCOMP_TRIM4 .....	642

<b>15. PASS MMIO Registers</b>	<b>643</b>
15.1 Register Details .....	643
15.1.1 PASS_INTR_CAUSE .....	644
15.1.2 PASS_TRIG_SYNC .....	645
15.1.3 PASS_SAR_TRIG_SEL .....	646
15.1.4 PASS_PASS_CTRL .....	647
15.1.5 PASS_PRB_CTRL .....	648
15.1.6 PASS_PRB_REF0 .....	649
15.1.7 PASS_PRB_REF1 .....	650
15.1.8 PASS_PRB_REF2 .....	651
15.1.9 PASS_PRB_REF3 .....	652
15.1.10 PASS_LNFE_CTRL .....	653
15.1.11 PASS_LNFE_SW .....	654
15.1.12 PASS_DSAB_TRIM .....	655
15.1.13 PASS_PRB_TRIM .....	656
<b>16. Peripheral Interconnect (PERI) Registers</b>	<b>657</b>
16.1 Register Details .....	657
16.1.1 PERI_DIV_CMD .....	659
16.1.2 PERI_PCLK_CTL0 .....	661
16.1.3 PERI_PCLK_CTL1 .....	662
16.1.4 PERI_PCLK_CTL2 .....	663
16.1.5 PERI_PCLK_CTL3 .....	664
16.1.6 PERI_PCLK_CTL4 .....	665
16.1.7 PERI_PCLK_CTL5 .....	666
16.1.8 PERI_PCLK_CTL6 .....	667
16.1.9 PERI_PCLK_CTL7 .....	668
16.1.10 PERI_PCLK_CTL8 .....	669
16.1.11 PERI_PCLK_CTL9 .....	670
16.1.12 PERI_PCLK_CTL10 .....	671
16.1.13 PERI_PCLK_CTL11 .....	672
16.1.14 PERI_PCLK_CTL12 .....	673
16.1.15 PERI_PCLK_CTL13 .....	674
16.1.16 PERI_PCLK_CTL14 .....	675
16.1.17 PERI_PCLK_CTL15 .....	676
16.1.18 PERI_PCLK_CTL16 .....	677
16.1.19 PERI_DIV_16_CTL0 .....	678
16.1.20 PERI_DIV_16_CTL1 .....	679
16.1.21 PERI_DIV_16_CTL2 .....	680
16.1.22 PERI_DIV_16_CTL3 .....	681
16.1.23 PERI_DIV_16_CTL4 .....	682
16.1.24 PERI_DIV_16_CTL5 .....	683
16.1.25 PERI_DIV_16_CTL6 .....	684
16.1.26 PERI_DIV_16_5_CTL0 .....	685
16.1.27 PERI_DIV_16_5_CTL1 .....	687
16.1.28 PERI_DIV_16_5_CTL2 .....	689
16.1.29 PERI_DIV_24_5_CTL .....	691
16.1.30 PERI_TR_CTL .....	693
<b>17. PRGIO_PRT0 Registers</b>	<b>695</b>
17.1 Register Details .....	695
17.1.1 PRGIO_PRT0_CTL .....	696
17.1.2 PRGIO_PRT0_SYNC_CTL .....	698

17.1.3	PRGIO_PRT0_LUT_SEL0 .....	699
17.1.4	PRGIO_PRT0_LUT_SEL1 .....	701
17.1.5	PRGIO_PRT0_LUT_SEL2 .....	703
17.1.6	PRGIO_PRT0_LUT_SEL3 .....	705
17.1.7	PRGIO_PRT0_LUT_SEL4 .....	707
17.1.8	PRGIO_PRT0_LUT_SEL5 .....	709
17.1.9	PRGIO_PRT0_LUT_SEL6 .....	711
17.1.10	PRGIO_PRT0_LUT_SEL7 .....	713
17.1.11	PRGIO_PRT0_LUT_CTL0 .....	715
17.1.12	PRGIO_PRT0_LUT_CTL1 .....	717
17.1.13	PRGIO_PRT0_LUT_CTL2 .....	719
17.1.14	PRGIO_PRT0_LUT_CTL3 .....	721
17.1.15	PRGIO_PRT0_LUT_CTL4 .....	723
17.1.16	PRGIO_PRT0_LUT_CTL5 .....	725
17.1.17	PRGIO_PRT0_LUT_CTL6 .....	727
17.1.18	PRGIO_PRT0_LUT_CTL7 .....	729
17.1.19	PRGIO_PRT0_DU_SEL .....	731
17.1.20	PRGIO_PRT0_DU_CTL .....	733
17.1.21	PRGIO_PRT0_DATA .....	734

## **18. CoreSight ROM Table Registers 735**

18.1	Register Details .....	735
18.1.1	ROMTABLE_ADDR .....	736
18.1.2	ROMTABLE_DID .....	737
18.1.3	ROMTABLE_PID4 .....	738
18.1.4	ROMTABLE_PID5 .....	739
18.1.5	ROMTABLE_PID6 .....	740
18.1.6	ROMTABLE_PID7 .....	741
18.1.7	ROMTABLE_PID0 .....	742
18.1.8	ROMTABLE_PID1 .....	743
18.1.9	ROMTABLE_PID2 .....	744
18.1.10	ROMTABLE_PID3 .....	745
18.1.11	ROMTABLE_CID0 .....	746
18.1.12	ROMTABLE_CID1 .....	747
18.1.13	ROMTABLE_CID2 .....	748
18.1.14	ROMTABLE_CID3 .....	749

## **19. SAR Registers 750**

19.1	Register Details .....	750
19.1.1	SAR_CTRL .....	753
19.1.2	SAR_SAMPLE_CTRL .....	756
19.1.3	SAR_SAMPLE_TIME01 .....	759
19.1.4	SAR_SAMPLE_TIME23 .....	760
19.1.5	SAR_RANGE_THRES .....	761
19.1.6	SAR_RANGE_COND .....	762
19.1.7	SAR_CHAN_EN .....	763
19.1.8	SAR_START_CTRL .....	764
19.1.9	SAR_CHAN_CONFIG0 .....	765
19.1.10	SAR_CHAN_CONFIG1 .....	768
19.1.11	SAR_CHAN_CONFIG2 .....	771
19.1.12	SAR_CHAN_CONFIG3 .....	774
19.1.13	SAR_CHAN_CONFIG4 .....	777
19.1.14	SAR_CHAN_CONFIG5 .....	780
19.1.15	SAR_CHAN_CONFIG6 .....	783

19.1.16	SAR_CHAN_CONFIG7 .....	786
19.1.17	SAR_CHAN_CONFIG8 .....	789
19.1.18	SAR_CHAN_CONFIG9 .....	792
19.1.19	SAR_CHAN_CONFIG10 .....	795
19.1.20	SAR_CHAN_CONFIG11 .....	798
19.1.21	SAR_CHAN_CONFIG12 .....	801
19.1.22	SAR_CHAN_CONFIG13 .....	804
19.1.23	SAR_CHAN_CONFIG14 .....	807
19.1.24	SAR_CHAN_CONFIG15 .....	810
19.1.25	SAR_CHAN_WORK0 .....	813
19.1.26	SAR_CHAN_WORK1 .....	814
19.1.27	SAR_CHAN_WORK2 .....	815
19.1.28	SAR_CHAN_WORK3 .....	816
19.1.29	SAR_CHAN_WORK4 .....	817
19.1.30	SAR_CHAN_WORK5 .....	818
19.1.31	SAR_CHAN_WORK6 .....	819
19.1.32	SAR_CHAN_WORK7 .....	820
19.1.33	SAR_CHAN_WORK8 .....	821
19.1.34	SAR_CHAN_WORK9 .....	822
19.1.35	SAR_CHAN_WORK10 .....	823
19.1.36	SAR_CHAN_WORK11 .....	824
19.1.37	SAR_CHAN_WORK12 .....	825
19.1.38	SAR_CHAN_WORK13 .....	826
19.1.39	SAR_CHAN_WORK14 .....	827
19.1.40	SAR_CHAN_WORK15 .....	828
19.1.41	SAR_CHAN_RESULT0 .....	829
19.1.42	SAR_CHAN_RESULT1 .....	830
19.1.43	SAR_CHAN_RESULT2 .....	831
19.1.44	SAR_CHAN_RESULT3 .....	832
19.1.45	SAR_CHAN_RESULT4 .....	833
19.1.46	SAR_CHAN_RESULT5 .....	834
19.1.47	SAR_CHAN_RESULT6 .....	835
19.1.48	SAR_CHAN_RESULT7 .....	836
19.1.49	SAR_CHAN_RESULT8 .....	837
19.1.50	SAR_CHAN_RESULT9 .....	838
19.1.51	SAR_CHAN_RESULT10 .....	839
19.1.52	SAR_CHAN_RESULT11 .....	840
19.1.53	SAR_CHAN_RESULT12 .....	841
19.1.54	SAR_CHAN_RESULT13 .....	842
19.1.55	SAR_CHAN_RESULT14 .....	843
19.1.56	SAR_CHAN_RESULT15 .....	844
19.1.57	SAR_CHAN_WORK_UPDATED .....	845
19.1.58	SAR_CHAN_RESULT_UPDATED .....	846
19.1.59	SAR_CHAN_WORK_NEWVALUE .....	847
19.1.60	SAR_CHAN_RESULT_NEWVALUE .....	848
19.1.61	SAR_INTR .....	849
19.1.62	SAR_INTR_SET .....	851
19.1.63	SAR_INTR_MASK .....	853
19.1.64	SAR_INTR_MASKED .....	855
19.1.65	SAR_SATURATE_INTR .....	857
19.1.66	SAR_SATURATE_INTR_SET .....	858
19.1.67	SAR_SATURATE_INTR_MASK .....	859
19.1.68	SAR_SATURATE_INTR_MASKED .....	860
19.1.69	SAR_RANGE_INTR .....	861

19.1.70	SAR_RANGE_INTR_SET .....	862
19.1.71	SAR_RANGE_INTR_MASK .....	863
19.1.72	SAR_RANGE_INTR_MASKED .....	864
19.1.73	SAR_INTR_CAUSE .....	865
19.1.74	SAR_INJ_CHAN_CONFIG .....	867
19.1.75	SAR_INJ_RESULT .....	869
19.1.76	SAR_STATUS .....	870
19.1.77	SAR_AVG_STAT .....	871
19.1.78	SAR_MUX_SWITCH0 .....	872
19.1.79	SAR_MUX_SWITCH_CLEAR0 .....	875
19.1.80	SAR_MUX_SWITCH_HW_CTRL .....	878
19.1.81	SAR_MUX_SWITCH_STATUS .....	880
19.1.82	SAR_PUMP_CTRL .....	882
19.1.83	SAR_ANA_TRIM .....	883

## **20. Serial Communication Block (SCB) Registers 884**

20.1	Register Details .....	884
20.1.1	SCB0_CTRL .....	890
20.1.2	SCB0_STATUS .....	893
20.1.3	SCB0_SPI_CTRL .....	894
20.1.4	SCB0_SPI_STATUS .....	897
20.1.5	SCB0_UART_CTRL .....	899
20.1.6	SCB0_UART_TX_CTRL .....	900
20.1.7	SCB0_UART_RX_CTRL .....	901
20.1.8	SCB0_UART_RX_STATUS .....	904
20.1.9	SCB0_UART_FLOW_CTRL .....	905
20.1.10	SCB0_I2C_CTRL .....	907
20.1.11	SCB0_I2C_STATUS .....	910
20.1.12	SCB0_I2C_M_CMD .....	912
20.1.13	SCB0_I2C_S_CMD .....	914
20.1.14	SCB0_I2C_CFG .....	915
20.1.15	SCB0_TX_CTRL .....	917
20.1.16	SCB0_TX_FIFO_CTRL .....	918
20.1.17	SCB0_TX_FIFO_STATUS .....	919
20.1.18	SCB0_TX_FIFO_WR .....	920
20.1.19	SCB0_RX_CTRL .....	921
20.1.20	SCB0_RX_FIFO_CTRL .....	922
20.1.21	SCB0_RX_FIFO_STATUS .....	923
20.1.22	SCB0_RX_MATCH .....	924
20.1.23	SCB0_RX_FIFO_RD .....	925
20.1.24	SCB0_RX_FIFO_RD_SILENT .....	926
20.1.25	SCB0_EZ_DATA0 .....	927
20.1.26	SCB0_EZ_DATA1 .....	928
20.1.27	SCB0_EZ_DATA2 .....	929
20.1.28	SCB0_EZ_DATA3 .....	930
20.1.29	SCB0_EZ_DATA4 .....	931
20.1.30	SCB0_EZ_DATA5 .....	932
20.1.31	SCB0_EZ_DATA6 .....	933
20.1.32	SCB0_EZ_DATA7 .....	934
20.1.33	SCB0_EZ_DATA8 .....	935
20.1.34	SCB0_EZ_DATA9 .....	936
20.1.35	SCB0_EZ_DATA10 .....	937
20.1.36	SCB0_EZ_DATA11 .....	938
20.1.37	SCB0_EZ_DATA12 .....	939

20.1.38	SCB0_EZ_DATA13 .....	940
20.1.39	SCB0_EZ_DATA14 .....	941
20.1.40	SCB0_EZ_DATA15 .....	942
20.1.41	SCB0_EZ_DATA16 .....	943
20.1.42	SCB0_EZ_DATA17 .....	944
20.1.43	SCB0_EZ_DATA18 .....	945
20.1.44	SCB0_EZ_DATA19 .....	946
20.1.45	SCB0_EZ_DATA20 .....	947
20.1.46	SCB0_EZ_DATA21 .....	948
20.1.47	SCB0_EZ_DATA22 .....	949
20.1.48	SCB0_EZ_DATA23 .....	950
20.1.49	SCB0_EZ_DATA24 .....	951
20.1.50	SCB0_EZ_DATA25 .....	952
20.1.51	SCB0_EZ_DATA26 .....	953
20.1.52	SCB0_EZ_DATA27 .....	954
20.1.53	SCB0_EZ_DATA28 .....	955
20.1.54	SCB0_EZ_DATA29 .....	956
20.1.55	SCB0_EZ_DATA30 .....	957
20.1.56	SCB0_EZ_DATA31 .....	958
20.1.57	SCB0_INTR_CAUSE .....	959
20.1.58	SCB0_INTR_I2C_EC .....	960
20.1.59	SCB0_INTR_I2C_EC_MASK .....	962
20.1.60	SCB0_INTR_I2C_EC_MASKED .....	963
20.1.61	SCB0_INTR_SPI_EC .....	964
20.1.62	SCB0_INTR_SPI_EC_MASK .....	966
20.1.63	SCB0_INTR_SPI_EC_MASKED .....	967
20.1.64	SCB0_INTR_M .....	968
20.1.65	SCB0_INTR_M_SET .....	970
20.1.66	SCB0_INTR_M_MASK .....	971
20.1.67	SCB0_INTR_M_MASKED .....	972
20.1.68	SCB0_INTR_S .....	973
20.1.69	SCB0_INTR_S_SET .....	975
20.1.70	SCB0_INTR_S_MASK .....	977
20.1.71	SCB0_INTR_S_MASKED .....	979
20.1.72	SCB0_INTR_TX .....	981
20.1.73	SCB0_INTR_TX_SET .....	983
20.1.74	SCB0_INTR_TX_MASK .....	985
20.1.75	SCB0_INTR_TX_MASKED .....	987
20.1.76	SCB0_INTR_RX .....	989
20.1.77	SCB0_INTR_RX_SET .....	991
20.1.78	SCB0_INTR_RX_MASK .....	993
20.1.79	SCB0_INTR_RX_MASKED .....	995
20.1.80	SCB1_CTRL .....	997
20.1.81	SCB1_STATUS .....	1001
20.1.82	SCB1_SPI_CTRL .....	1002
20.1.83	SCB1_SPI_STATUS .....	1005
20.1.84	SCB1_UART_CTRL .....	1006
20.1.85	SCB1_UART_TX_CTRL .....	1007
20.1.86	SCB1_UART_RX_CTRL .....	1008
20.1.87	SCB1_UART_RX_STATUS .....	1011
20.1.88	SCB1_UART_FLOW_CTRL .....	1012
20.1.89	SCB1_I2C_CTRL .....	1014
20.1.90	SCB1_I2C_STATUS .....	1017
20.1.91	SCB1_I2C_M_CMD .....	1019

20.1.92	SCB1_I2C_S_CMD .....	1021
20.1.93	SCB1_I2C_CFG .....	1022
20.1.94	SCB1_TX_CTRL .....	1024
20.1.95	SCB1_TX_FIFO_CTRL .....	1025
20.1.96	SCB1_TX_FIFO_STATUS .....	1026
20.1.97	SCB1_TX_FIFO_WR .....	1027
20.1.98	SCB1_RX_CTRL .....	1028
20.1.99	SCB1_RX_FIFO_CTRL .....	1029
20.1.100	SCB1_RX_FIFO_STATUS .....	1030
20.1.101	SCB1_RX_MATCH .....	1031
20.1.102	SCB1_RX_FIFO_RD .....	1032
20.1.103	SCB1_RX_FIFO_RD_SILENT .....	1033
20.1.104	SCB1_EZ_DATA0 .....	1034
20.1.105	SCB1_EZ_DATA1 .....	1035
20.1.106	SCB1_EZ_DATA2 .....	1036
20.1.107	SCB1_EZ_DATA3 .....	1037
20.1.108	SCB1_EZ_DATA4 .....	1038
20.1.109	SCB1_EZ_DATA5 .....	1039
20.1.110	SCB1_EZ_DATA6 .....	1040
20.1.111	SCB1_EZ_DATA7 .....	1041
20.1.112	SCB1_EZ_DATA8 .....	1042
20.1.113	SCB1_EZ_DATA9 .....	1043
20.1.114	SCB1_EZ_DATA10 .....	1044
20.1.115	SCB1_EZ_DATA11 .....	1045
20.1.116	SCB1_EZ_DATA12 .....	1046
20.1.117	SCB1_EZ_DATA13 .....	1047
20.1.118	SCB1_EZ_DATA14 .....	1048
20.1.119	SCB1_EZ_DATA15 .....	1049
20.1.120	SCB1_EZ_DATA16 .....	1050
20.1.121	SCB1_EZ_DATA17 .....	1051
20.1.122	SCB1_EZ_DATA18 .....	1052
20.1.123	SCB1_EZ_DATA19 .....	1053
20.1.124	SCB1_EZ_DATA20 .....	1054
20.1.125	SCB1_EZ_DATA21 .....	1055
20.1.126	SCB1_EZ_DATA22 .....	1056
20.1.127	SCB1_EZ_DATA23 .....	1057
20.1.128	SCB1_EZ_DATA24 .....	1058
20.1.129	SCB1_EZ_DATA25 .....	1059
20.1.130	SCB1_EZ_DATA26 .....	1060
20.1.131	SCB1_EZ_DATA27 .....	1061
20.1.132	SCB1_EZ_DATA28 .....	1062
20.1.133	SCB1_EZ_DATA29 .....	1063
20.1.134	SCB1_EZ_DATA30 .....	1064
20.1.135	SCB1_EZ_DATA31 .....	1065
20.1.136	SCB1_INTR_CAUSE .....	1066
20.1.137	SCB1_INTR_I2C_EC .....	1067
20.1.138	SCB1_INTR_I2C_EC_MASK .....	1069
20.1.139	SCB1_INTR_I2C_EC_MASKED .....	1070
20.1.140	SCB1_INTR_SPI_EC .....	1071
20.1.141	SCB1_INTR_SPI_EC_MASK .....	1073
20.1.142	SCB1_INTR_SPI_EC_MASKED .....	1074
20.1.143	SCB1_INTR_M .....	1075
20.1.144	SCB1_INTR_M_SET .....	1077
20.1.145	SCB1_INTR_M_MASK .....	1078

20.1.146	SCB1_INTR_M_MASKED .....	1079
20.1.147	SCB1_INTR_S .....	1080
20.1.148	SCB1_INTR_S_SET .....	1082
20.1.149	SCB1_INTR_S_MASK .....	1084
20.1.150	SCB1_INTR_S_MASKED .....	1086
20.1.151	SCB1_INTR_TX .....	1088
20.1.152	SCB1_INTR_TX_SET .....	1090
20.1.153	SCB1_INTR_TX_MASK .....	1092
20.1.154	SCB1_INTR_TX_MASKED .....	1094
20.1.155	SCB1_INTR_RX .....	1096
20.1.156	SCB1_INTR_RX_SET .....	1098
20.1.157	SCB1_INTR_RX_MASK .....	1100
20.1.158	SCB1_INTR_RX_MASKED .....	1102
20.1.159	SCB2_CTRL .....	1104
20.1.160	SCB2_STATUS .....	1107
20.1.161	SCB2_SPI_CTRL .....	1108
20.1.162	SCB2_SPI_STATUS .....	1111
20.1.163	SCB2_UART_CTRL .....	1113
20.1.164	SCB2_UART_TX_CTRL .....	1114
20.1.165	SCB2_UART_RX_CTRL .....	1115
20.1.166	SCB2_UART_RX_STATUS .....	1118
20.1.167	SCB2_UART_FLOW_CTRL .....	1119
20.1.168	SCB2_I2C_CTRL .....	1121
20.1.169	SCB2_I2C_STATUS .....	1124
20.1.170	SCB2_I2C_M_CMD .....	1126
20.1.171	SCB2_I2C_S_CMD .....	1128
20.1.172	SCB2_I2C_CFG .....	1129
20.1.173	SCB2_TX_CTRL .....	1131
20.1.174	SCB2_TX_FIFO_CTRL .....	1132
20.1.175	SCB2_TX_FIFO_STATUS .....	1133
20.1.176	SCB2_TX_FIFO_WR .....	1134
20.1.177	SCB2_RX_CTRL .....	1135
20.1.178	SCB2_RX_FIFO_CTRL .....	1136
20.1.179	SCB2_RX_FIFO_STATUS .....	1137
20.1.180	SCB2_RX_MATCH .....	1138
20.1.181	SCB2_RX_FIFO_RD .....	1139
20.1.182	SCB2_RX_FIFO_RD_SILENT .....	1140
20.1.183	SCB2_EZ_DATA0 .....	1141
20.1.184	SCB2_EZ_DATA1 .....	1142
20.1.185	SCB2_EZ_DATA2 .....	1143
20.1.186	SCB2_EZ_DATA3 .....	1144
20.1.187	SCB2_EZ_DATA4 .....	1145
20.1.188	SCB2_EZ_DATA5 .....	1146
20.1.189	SCB2_EZ_DATA6 .....	1147
20.1.190	SCB2_EZ_DATA7 .....	1148
20.1.191	SCB2_EZ_DATA8 .....	1149
20.1.192	SCB2_EZ_DATA9 .....	1150
20.1.193	SCB2_EZ_DATA10 .....	1151
20.1.194	SCB2_EZ_DATA11 .....	1152
20.1.195	SCB2_EZ_DATA12 .....	1153
20.1.196	SCB2_EZ_DATA13 .....	1154
20.1.197	SCB2_EZ_DATA14 .....	1155
20.1.198	SCB2_EZ_DATA15 .....	1156
20.1.199	SCB2_EZ_DATA16 .....	1157

20.1.200	SCB2_EZ_DATA17 .....	1158
20.1.201	SCB2_EZ_DATA18 .....	1159
20.1.202	SCB2_EZ_DATA19 .....	1160
20.1.203	SCB2_EZ_DATA20 .....	1161
20.1.204	SCB2_EZ_DATA21 .....	1162
20.1.205	SCB2_EZ_DATA22 .....	1163
20.1.206	SCB2_EZ_DATA23 .....	1164
20.1.207	SCB2_EZ_DATA24 .....	1165
20.1.208	SCB2_EZ_DATA25 .....	1166
20.1.209	SCB2_EZ_DATA26 .....	1167
20.1.210	SCB2_EZ_DATA27 .....	1168
20.1.211	SCB2_EZ_DATA28 .....	1169
20.1.212	SCB2_EZ_DATA29 .....	1170
20.1.213	SCB2_EZ_DATA30 .....	1171
20.1.214	SCB2_EZ_DATA31 .....	1172
20.1.215	SCB2_INTR_CAUSE .....	1173
20.1.216	SCB2_INTR_I2C_EC .....	1174
20.1.217	SCB2_INTR_I2C_EC_MASK .....	1176
20.1.218	SCB2_INTR_I2C_EC_MASKED .....	1177
20.1.219	SCB2_INTR_SPI_EC .....	1178
20.1.220	SCB2_INTR_SPI_EC_MASK .....	1180
20.1.221	SCB2_INTR_SPI_EC_MASKED .....	1181
20.1.222	SCB2_INTR_M .....	1182
20.1.223	SCB2_INTR_M_SET .....	1184
20.1.224	SCB2_INTR_M_MASK .....	1185
20.1.225	SCB2_INTR_M_MASKED .....	1186
20.1.226	SCB2_INTR_S .....	1187
20.1.227	SCB2_INTR_S_SET .....	1189
20.1.228	SCB2_INTR_S_MASK .....	1191
20.1.229	SCB2_INTR_S_MASKED .....	1193
20.1.230	SCB2_INTR_TX .....	1195
20.1.231	SCB2_INTR_TX_SET .....	1197
20.1.232	SCB2_INTR_TX_MASK .....	1199
20.1.233	SCB2_INTR_TX_MASKED .....	1201
20.1.234	SCB2_INTR_RX .....	1203
20.1.235	SCB2_INTR_RX_SET .....	1205
20.1.236	SCB2_INTR_RX_MASK .....	1207
20.1.237	SCB2_INTR_RX_MASKED .....	1209

## 21. Supervisory Flash (SFLASH) Registers 1211

21.1	Register Details .....	1211
21.1.1	SFLASH_PROT_ROW0 .....	1220
21.1.2	SFLASH_PROT_ROW1 .....	1221
21.1.3	SFLASH_PROT_ROW2 .....	1222
21.1.4	SFLASH_PROT_ROW3 .....	1223
21.1.5	SFLASH_PROT_ROW4 .....	1224
21.1.6	SFLASH_PROT_ROW5 .....	1225
21.1.7	SFLASH_PROT_ROW6 .....	1226
21.1.8	SFLASH_PROT_ROW7 .....	1227
21.1.9	SFLASH_PROT_ROW8 .....	1228
21.1.10	SFLASH_PROT_ROW9 .....	1229
21.1.11	SFLASH_PROT_ROW10 .....	1230
21.1.12	SFLASH_PROT_ROW11 .....	1231
21.1.13	SFLASH_PROT_ROW12 .....	1232

21.1.14	SFLASH_PROT_ROW13 .....	1233
21.1.15	SFLASH_PROT_ROW14 .....	1234
21.1.16	SFLASH_PROT_ROW15 .....	1235
21.1.17	SFLASH_PROT_ROW16 .....	1236
21.1.18	SFLASH_PROT_ROW17 .....	1237
21.1.19	SFLASH_PROT_ROW18 .....	1238
21.1.20	SFLASH_PROT_ROW19 .....	1239
21.1.21	SFLASH_PROT_ROW20 .....	1240
21.1.22	SFLASH_PROT_ROW21 .....	1241
21.1.23	SFLASH_PROT_ROW22 .....	1242
21.1.24	SFLASH_PROT_ROW23 .....	1243
21.1.25	SFLASH_PROT_ROW24 .....	1244
21.1.26	SFLASH_PROT_ROW25 .....	1245
21.1.27	SFLASH_PROT_ROW26 .....	1246
21.1.28	SFLASH_PROT_ROW27 .....	1247
21.1.29	SFLASH_PROT_ROW28 .....	1248
21.1.30	SFLASH_PROT_ROW29 .....	1249
21.1.31	SFLASH_PROT_ROW30 .....	1250
21.1.32	SFLASH_PROT_ROW31 .....	1251
21.1.33	SFLASH_PROT_ROW32 .....	1252
21.1.34	SFLASH_PROT_ROW33 .....	1253
21.1.35	SFLASH_PROT_ROW34 .....	1254
21.1.36	SFLASH_PROT_ROW35 .....	1255
21.1.37	SFLASH_PROT_ROW36 .....	1256
21.1.38	SFLASH_PROT_ROW37 .....	1257
21.1.39	SFLASH_PROT_ROW38 .....	1258
21.1.40	SFLASH_PROT_ROW39 .....	1259
21.1.41	SFLASH_PROT_ROW40 .....	1260
21.1.42	SFLASH_PROT_ROW41 .....	1261
21.1.43	SFLASH_PROT_ROW42 .....	1262
21.1.44	SFLASH_PROT_ROW43 .....	1263
21.1.45	SFLASH_PROT_ROW44 .....	1264
21.1.46	SFLASH_PROT_ROW45 .....	1265
21.1.47	SFLASH_PROT_ROW46 .....	1266
21.1.48	SFLASH_PROT_ROW47 .....	1267
21.1.49	SFLASH_PROT_ROW48 .....	1268
21.1.50	SFLASH_PROT_ROW49 .....	1269
21.1.51	SFLASH_PROT_ROW50 .....	1270
21.1.52	SFLASH_PROT_ROW51 .....	1271
21.1.53	SFLASH_PROT_ROW52 .....	1272
21.1.54	SFLASH_PROT_ROW53 .....	1273
21.1.55	SFLASH_PROT_ROW54 .....	1274
21.1.56	SFLASH_PROT_ROW55 .....	1275
21.1.57	SFLASH_PROT_ROW56 .....	1276
21.1.58	SFLASH_PROT_ROW57 .....	1277
21.1.59	SFLASH_PROT_ROW58 .....	1278
21.1.60	SFLASH_PROT_ROW59 .....	1279
21.1.61	SFLASH_PROT_ROW60 .....	1280
21.1.62	SFLASH_PROT_ROW61 .....	1281
21.1.63	SFLASH_PROT_ROW62 .....	1282
21.1.64	SFLASH_PROT_ROW63 .....	1283
21.1.65	SFLASH_PROT_PROTECTION .....	1284
21.1.66	SFLASH_AV_PAIRS_8B0 .....	1285
21.1.67	SFLASH_AV_PAIRS_8B1 .....	1286

21.1.68	SFLASH_AV_PAIRS_8B2	1287
21.1.69	SFLASH_AV_PAIRS_8B3	1288
21.1.70	SFLASH_AV_PAIRS_8B4	1289
21.1.71	SFLASH_AV_PAIRS_8B5	1290
21.1.72	SFLASH_AV_PAIRS_8B6	1291
21.1.73	SFLASH_AV_PAIRS_8B7	1292
21.1.74	SFLASH_AV_PAIRS_8B8	1293
21.1.75	SFLASH_AV_PAIRS_8B9	1294
21.1.76	SFLASH_AV_PAIRS_8B10	1295
21.1.77	SFLASH_AV_PAIRS_8B11	1296
21.1.78	SFLASH_AV_PAIRS_8B12	1297
21.1.79	SFLASH_AV_PAIRS_8B13	1298
21.1.80	SFLASH_AV_PAIRS_8B14	1299
21.1.81	SFLASH_AV_PAIRS_8B15	1300
21.1.82	SFLASH_AV_PAIRS_8B16	1301
21.1.83	SFLASH_AV_PAIRS_8B17	1302
21.1.84	SFLASH_AV_PAIRS_8B18	1303
21.1.85	SFLASH_AV_PAIRS_8B19	1304
21.1.86	SFLASH_AV_PAIRS_8B20	1305
21.1.87	SFLASH_AV_PAIRS_8B21	1306
21.1.88	SFLASH_AV_PAIRS_8B22	1307
21.1.89	SFLASH_AV_PAIRS_8B23	1308
21.1.90	SFLASH_AV_PAIRS_8B24	1309
21.1.91	SFLASH_AV_PAIRS_8B25	1310
21.1.92	SFLASH_AV_PAIRS_8B26	1311
21.1.93	SFLASH_AV_PAIRS_8B27	1312
21.1.94	SFLASH_AV_PAIRS_8B28	1313
21.1.95	SFLASH_AV_PAIRS_8B29	1314
21.1.96	SFLASH_AV_PAIRS_8B30	1315
21.1.97	SFLASH_AV_PAIRS_8B31	1316
21.1.98	SFLASH_AV_PAIRS_8B32	1317
21.1.99	SFLASH_AV_PAIRS_8B33	1318
21.1.100	SFLASH_AV_PAIRS_8B34	1319
21.1.101	SFLASH_AV_PAIRS_8B35	1320
21.1.102	SFLASH_AV_PAIRS_8B36	1321
21.1.103	SFLASH_AV_PAIRS_8B37	1322
21.1.104	SFLASH_AV_PAIRS_8B38	1323
21.1.105	SFLASH_AV_PAIRS_8B39	1324
21.1.106	SFLASH_AV_PAIRS_8B40	1325
21.1.107	SFLASH_AV_PAIRS_8B41	1326
21.1.108	SFLASH_AV_PAIRS_8B42	1327
21.1.109	SFLASH_AV_PAIRS_8B43	1328
21.1.110	SFLASH_AV_PAIRS_8B44	1329
21.1.111	SFLASH_AV_PAIRS_8B45	1330
21.1.112	SFLASH_AV_PAIRS_8B46	1331
21.1.113	SFLASH_AV_PAIRS_8B47	1332
21.1.114	SFLASH_AV_PAIRS_8B48	1333
21.1.115	SFLASH_AV_PAIRS_8B49	1334
21.1.116	SFLASH_AV_PAIRS_8B50	1335
21.1.117	SFLASH_AV_PAIRS_8B51	1336
21.1.118	SFLASH_AV_PAIRS_8B52	1337
21.1.119	SFLASH_AV_PAIRS_8B53	1338
21.1.120	SFLASH_AV_PAIRS_8B54	1339
21.1.121	SFLASH_AV_PAIRS_8B55	1340

21.1.122	SFLASH_AV_PAIRS_8B56	1341
21.1.123	SFLASH_AV_PAIRS_8B57	1342
21.1.124	SFLASH_AV_PAIRS_8B58	1343
21.1.125	SFLASH_AV_PAIRS_8B59	1344
21.1.126	SFLASH_AV_PAIRS_8B60	1345
21.1.127	SFLASH_AV_PAIRS_8B61	1346
21.1.128	SFLASH_AV_PAIRS_8B62	1347
21.1.129	SFLASH_AV_PAIRS_8B63	1348
21.1.130	SFLASH_AV_PAIRS_8B64	1349
21.1.131	SFLASH_AV_PAIRS_8B65	1350
21.1.132	SFLASH_AV_PAIRS_8B66	1351
21.1.133	SFLASH_AV_PAIRS_8B67	1352
21.1.134	SFLASH_AV_PAIRS_8B68	1353
21.1.135	SFLASH_AV_PAIRS_8B69	1354
21.1.136	SFLASH_AV_PAIRS_8B70	1355
21.1.137	SFLASH_AV_PAIRS_8B71	1356
21.1.138	SFLASH_AV_PAIRS_8B72	1357
21.1.139	SFLASH_AV_PAIRS_8B73	1358
21.1.140	SFLASH_AV_PAIRS_8B74	1359
21.1.141	SFLASH_AV_PAIRS_8B75	1360
21.1.142	SFLASH_AV_PAIRS_8B76	1361
21.1.143	SFLASH_AV_PAIRS_8B77	1362
21.1.144	SFLASH_AV_PAIRS_8B78	1363
21.1.145	SFLASH_AV_PAIRS_8B79	1364
21.1.146	SFLASH_AV_PAIRS_8B80	1365
21.1.147	SFLASH_AV_PAIRS_8B81	1366
21.1.148	SFLASH_AV_PAIRS_8B82	1367
21.1.149	SFLASH_AV_PAIRS_8B83	1368
21.1.150	SFLASH_AV_PAIRS_8B84	1369
21.1.151	SFLASH_CSDV2_CSD1_ADC_TRIM1	1370
21.1.152	SFLASH_AV_PAIRS_8B85	1371
21.1.153	SFLASH_CSDV2_CSD1_ADC_TRIM2	1372
21.1.154	SFLASH_AV_PAIRS_8B86	1373
21.1.155	SFLASH_AV_PAIRS_8B87	1374
21.1.156	SFLASH_AV_PAIRS_8B88	1375
21.1.157	SFLASH_AV_PAIRS_8B89	1376
21.1.158	SFLASH_AV_PAIRS_8B90	1377
21.1.159	SFLASH_AV_PAIRS_8B91	1378
21.1.160	SFLASH_AV_PAIRS_8B92	1379
21.1.161	SFLASH_AV_PAIRS_8B93	1380
21.1.162	SFLASH_AV_PAIRS_8B94	1381
21.1.163	SFLASH_AV_PAIRS_8B95	1382
21.1.164	SFLASH_AV_PAIRS_8B96	1383
21.1.165	SFLASH_AV_PAIRS_8B97	1384
21.1.166	SFLASH_AV_PAIRS_8B98	1385
21.1.167	SFLASH_AV_PAIRS_8B99	1386
21.1.168	SFLASH_AV_PAIRS_8B100	1387
21.1.169	SFLASH_AV_PAIRS_8B101	1388
21.1.170	SFLASH_AV_PAIRS_8B102	1389
21.1.171	SFLASH_AV_PAIRS_8B103	1390
21.1.172	SFLASH_AV_PAIRS_8B104	1391
21.1.173	SFLASH_AV_PAIRS_8B105	1392
21.1.174	SFLASH_AV_PAIRS_8B106	1393
21.1.175	SFLASH_AV_PAIRS_8B107	1394

21.1.176	SFLASH_AV_PAIRS_8B108	1395
21.1.177	SFLASH_AV_PAIRS_8B109	1396
21.1.178	SFLASH_AV_PAIRS_8B110	1397
21.1.179	SFLASH_AV_PAIRS_8B111	1398
21.1.180	SFLASH_AV_PAIRS_8B112	1399
21.1.181	SFLASH_AV_PAIRS_8B113	1400
21.1.182	SFLASH_AV_PAIRS_8B114	1401
21.1.183	SFLASH_AV_PAIRS_8B115	1402
21.1.184	SFLASH_AV_PAIRS_8B116	1403
21.1.185	SFLASH_AV_PAIRS_8B117	1404
21.1.186	SFLASH_AV_PAIRS_8B118	1405
21.1.187	SFLASH_AV_PAIRS_8B119	1406
21.1.188	SFLASH_AV_PAIRS_8B120	1407
21.1.189	SFLASH_AV_PAIRS_8B121	1408
21.1.190	SFLASH_AV_PAIRS_8B122	1409
21.1.191	SFLASH_AV_PAIRS_8B123	1410
21.1.192	SFLASH_AV_PAIRS_8B124	1411
21.1.193	SFLASH_AV_PAIRS_8B125	1412
21.1.194	SFLASH_AV_PAIRS_8B126	1413
21.1.195	SFLASH_AV_PAIRS_8B127	1414
21.1.196	SFLASH_AV_PAIRS_32B0	1415
21.1.197	SFLASH_AV_PAIRS_32B1	1416
21.1.198	SFLASH_AV_PAIRS_32B2	1417
21.1.199	SFLASH_AV_PAIRS_32B3	1418
21.1.200	SFLASH_AV_PAIRS_32B4	1419
21.1.201	SFLASH_AV_PAIRS_32B5	1420
21.1.202	SFLASH_AV_PAIRS_32B6	1421
21.1.203	SFLASH_AV_PAIRS_32B7	1422
21.1.204	SFLASH_AV_PAIRS_32B8	1423
21.1.205	SFLASH_AV_PAIRS_32B9	1424
21.1.206	SFLASH_AV_PAIRS_32B10	1425
21.1.207	SFLASH_AV_PAIRS_32B11	1426
21.1.208	SFLASH_AV_PAIRS_32B12	1427
21.1.209	SFLASH_AV_PAIRS_32B13	1428
21.1.210	SFLASH_AV_PAIRS_32B14	1429
21.1.211	SFLASH_AV_PAIRS_32B15	1430
21.1.212	SFLASH_CPUSS_WOUNDING	1431
21.1.213	SFLASH_SILICON_ID	1432
21.1.214	SFLASH_CPUSS_PRIV_RAM	1433
21.1.215	SFLASH_CPUSS_PRIV_ROM_BROM	1434
21.1.216	SFLASH_CPUSS_PRIV_FLASH	1435
21.1.217	SFLASH_CPUSS_PRIV_ROM_SROM	1436
21.1.218	SFLASH_HIB_KEY_DELAY	1437
21.1.219	SFLASH_DPSLP_KEY_DELAY	1438
21.1.220	SFLASH_SWD_CONFIG	1439
21.1.221	SFLASH_SWD_LISTEN	1440
21.1.222	SFLASH_FLASH_START	1441
21.1.223	SFLASH_CSDV2_CSD0_ADC_TRIM1	1442
21.1.224	SFLASH_CSDV2_CSD0_ADC_TRIM2	1443
21.1.225	SFLASH_SAR_TEMP_MULTIPLIER	1444
21.1.226	SFLASH_SAR_TEMP_OFFSET	1445
21.1.227	SFLASH_SKIP_CHECKSUM	1446
21.1.228	SFLASH_INITIAL_PWR_BG_TRIM1	1447
21.1.229	SFLASH_INITIAL_PWR_BG_TRIM1_INV	1448

21.1.230	SFLASH_INITIAL_PWR_BG_TRIM2 .....	1449
21.1.231	SFLASH_INITIAL_PWR_BG_TRIM2_INV .....	1450
21.1.232	SFLASH_INITIAL_SPCIF_TRIM_M0_DAC0 .....	1451
21.1.233	SFLASH_INITIAL_SPCIF_TRIM_M0_DAC0_INV .....	1452
21.1.234	SFLASH_PROT_VIRGINKEY0 .....	1453
21.1.235	SFLASH_PROT_VIRGINKEY1 .....	1454
21.1.236	SFLASH_PROT_VIRGINKEY2 .....	1455
21.1.237	SFLASH_PROT_VIRGINKEY3 .....	1456
21.1.238	SFLASH_PROT_VIRGINKEY4 .....	1457
21.1.239	SFLASH_PROT_VIRGINKEY5 .....	1458
21.1.240	SFLASH_PROT_VIRGINKEY6 .....	1459
21.1.241	SFLASH_PROT_VIRGINKEY7 .....	1460
21.1.242	SFLASH_DIE_LOT0 .....	1461
21.1.243	SFLASH_DIE_LOT1 .....	1462
21.1.244	SFLASH_DIE_LOT2 .....	1463
21.1.245	SFLASH_DIE_WAFER .....	1464
21.1.246	SFLASH_DIE_X .....	1465
21.1.247	SFLASH_DIE_Y .....	1466
21.1.248	SFLASH_DIE_SORT .....	1467
21.1.249	SFLASH_DIE_MINOR .....	1468
21.1.250	SFLASH_PE_TE_DATA0 .....	1469
21.1.251	SFLASH_PE_TE_DATA1 .....	1470
21.1.252	SFLASH_PE_TE_DATA2 .....	1471
21.1.253	SFLASH_PE_TE_DATA3 .....	1472
21.1.254	SFLASH_PE_TE_DATA4 .....	1473
21.1.255	SFLASH_PE_TE_DATA5 .....	1474
21.1.256	SFLASH_PE_TE_DATA6 .....	1475
21.1.257	SFLASH_PE_TE_DATA7 .....	1476
21.1.258	SFLASH_PE_TE_DATA8 .....	1477
21.1.259	SFLASH_PE_TE_DATA9 .....	1478
21.1.260	SFLASH_PE_TE_DATA10 .....	1479
21.1.261	SFLASH_PE_TE_DATA11 .....	1480
21.1.262	SFLASH_PE_TE_DATA12 .....	1481
21.1.263	SFLASH_PE_TE_DATA13 .....	1482
21.1.264	SFLASH_PE_TE_DATA14 .....	1483
21.1.265	SFLASH_PE_TE_DATA15 .....	1484
21.1.266	SFLASH_PE_TE_DATA16 .....	1485
21.1.267	SFLASH_PE_TE_DATA17 .....	1486
21.1.268	SFLASH_PE_TE_DATA18 .....	1487
21.1.269	SFLASH_PE_TE_DATA19 .....	1488
21.1.270	SFLASH_PE_TE_DATA20 .....	1489
21.1.271	SFLASH_PE_TE_DATA21 .....	1490
21.1.272	SFLASH_PE_TE_DATA22 .....	1491
21.1.273	SFLASH_PE_TE_DATA23 .....	1492
21.1.274	SFLASH_PE_TE_DATA24 .....	1493
21.1.275	SFLASH_PE_TE_DATA25 .....	1494
21.1.276	SFLASH_PE_TE_DATA26 .....	1495
21.1.277	SFLASH_PE_TE_DATA27 .....	1496
21.1.278	SFLASH_PE_TE_DATA28 .....	1497
21.1.279	SFLASH_PE_TE_DATA29 .....	1498
21.1.280	SFLASH_PE_TE_DATA30 .....	1499
21.1.281	SFLASH_PE_TE_DATA31 .....	1500
21.1.282	SFLASH_PP .....	1501
21.1.283	SFLASH_E .....	1502

21.1.284	SFLASH_P .....	1503
21.1.285	SFLASH_EA_E .....	1504
21.1.286	SFLASH_EA_P .....	1505
21.1.287	SFLASH_ES_E .....	1506
21.1.288	SFLASH_ES_P_EO .....	1507
21.1.289	SFLASH_IMO_TRIM_USBMODE_24 .....	1508
21.1.290	SFLASH_IMO_TRIM_USBMODE_48 .....	1509
21.1.291	SFLASH_IMO_TCTRIM_LT0 .....	1510
21.1.292	SFLASH_IMO_TCTRIM_LT1 .....	1511
21.1.293	SFLASH_IMO_TCTRIM_LT2 .....	1512
21.1.294	SFLASH_IMO_TCTRIM_LT3 .....	1513
21.1.295	SFLASH_IMO_TCTRIM_LT4 .....	1514
21.1.296	SFLASH_IMO_TCTRIM_LT5 .....	1515
21.1.297	SFLASH_IMO_TCTRIM_LT6 .....	1516
21.1.298	SFLASH_IMO_TCTRIM_LT7 .....	1517
21.1.299	SFLASH_IMO_TCTRIM_LT8 .....	1518
21.1.300	SFLASH_IMO_TCTRIM_LT9 .....	1519
21.1.301	SFLASH_IMO_TCTRIM_LT10 .....	1520
21.1.302	SFLASH_IMO_TCTRIM_LT11 .....	1521
21.1.303	SFLASH_IMO_TCTRIM_LT12 .....	1522
21.1.304	SFLASH_IMO_TCTRIM_LT13 .....	1523
21.1.305	SFLASH_IMO_TCTRIM_LT14 .....	1524
21.1.306	SFLASH_IMO_TCTRIM_LT15 .....	1525
21.1.307	SFLASH_IMO_TCTRIM_LT16 .....	1526
21.1.308	SFLASH_IMO_TCTRIM_LT17 .....	1527
21.1.309	SFLASH_IMO_TCTRIM_LT18 .....	1528
21.1.310	SFLASH_IMO_TCTRIM_LT19 .....	1529
21.1.311	SFLASH_IMO_TCTRIM_LT20 .....	1530
21.1.312	SFLASH_IMO_TCTRIM_LT21 .....	1531
21.1.313	SFLASH_IMO_TCTRIM_LT22 .....	1532
21.1.314	SFLASH_IMO_TCTRIM_LT23 .....	1533
21.1.315	SFLASH_IMO_TCTRIM_LT24 .....	1534
21.1.316	SFLASH_IMO_TRIM_LT0 .....	1535
21.1.317	SFLASH_IMO_TRIM_LT1 .....	1536
21.1.318	SFLASH_IMO_TRIM_LT2 .....	1537
21.1.319	SFLASH_IMO_TRIM_LT3 .....	1538
21.1.320	SFLASH_IMO_TRIM_LT4 .....	1539
21.1.321	SFLASH_IMO_TRIM_LT5 .....	1540
21.1.322	SFLASH_IMO_TRIM_LT6 .....	1541
21.1.323	SFLASH_IMO_TRIM_LT7 .....	1542
21.1.324	SFLASH_IMO_TRIM_LT8 .....	1543
21.1.325	SFLASH_IMO_TRIM_LT9 .....	1544
21.1.326	SFLASH_IMO_TRIM_LT10 .....	1545
21.1.327	SFLASH_IMO_TRIM_LT11 .....	1546
21.1.328	SFLASH_IMO_TRIM_LT12 .....	1547
21.1.329	SFLASH_IMO_TRIM_LT13 .....	1548
21.1.330	SFLASH_IMO_TRIM_LT14 .....	1549
21.1.331	SFLASH_IMO_TRIM_LT15 .....	1550
21.1.332	SFLASH_IMO_TRIM_LT16 .....	1551
21.1.333	SFLASH_IMO_TRIM_LT17 .....	1552
21.1.334	SFLASH_IMO_TRIM_LT18 .....	1553
21.1.335	SFLASH_IMO_TRIM_LT19 .....	1554
21.1.336	SFLASH_IMO_TRIM_LT20 .....	1555
21.1.337	SFLASH_IMO_TRIM_LT21 .....	1556

21.1.338	SFLASH_IMO_TRIM_LT22 .....	1557
21.1.339	SFLASH_IMO_TRIM_LT23 .....	1558
21.1.340	SFLASH_IMO_TRIM_LT24 .....	1559
21.1.341	SFLASH_CHECKSUM .....	1560
<b>22. SPC Interface (SPCIF) Registers</b>		<b>1561</b>
22.1	Register Details .....	1561
22.1.1	SPCIF_GEOMETRY .....	1562
22.1.2	SPCIF_INTR .....	1563
22.1.3	SPCIF_INTR_SET .....	1564
22.1.4	SPCIF_INTR_MASK .....	1565
22.1.5	SPCIF_INTR_MASKED .....	1566
<b>23. System Resources Sub System Registers</b>		<b>1567</b>
23.1	Register Details .....	1567
23.1.1	PWR_CONTROL .....	1568
23.1.2	PWR_KEY_DELAY .....	1570
23.1.3	TST_MODE .....	1571
23.1.4	CLK_SELECT .....	1572
23.1.5	CLK_ILO_CONFIG .....	1574
23.1.6	CLK_IMO_CONFIG .....	1575
23.1.7	WDT_DISABLE_KEY .....	1576
23.1.8	WDT_COUNTER .....	1577
23.1.9	WDT_MATCH .....	1578
23.1.10	SRSS_INTR .....	1579
23.1.11	SRSS_INTR_SET .....	1580
23.1.12	SRSS_INTR_MASK .....	1581
23.1.13	RES_CAUSE .....	1582
23.1.14	CLK_IMO_SELECT .....	1583
23.1.15	CLK_IMO_TRIM1 .....	1584
23.1.16	CLK_IMO_TRIM2 .....	1585
23.1.17	CLK_IMO_TRIM3 .....	1586
<b>24. Timer, Counter, PWM (TCPWM) Registers</b>		<b>1587</b>
24.1	Register Details .....	1587
24.1.1	TCPWM_CTRL .....	1588
24.1.2	TCPWM_CMD .....	1589
24.1.3	TCPWM_INTR_CAUSE .....	1590
<b>25. PERI Trigger Group Control Registers</b>		<b>1591</b>
25.1	Register Details .....	1591
25.1.1	PERI_TR_GROUP0_TR_OUT_CTL0 .....	1593
25.1.2	PERI_TR_GROUP0_TR_OUT_CTL1 .....	1594
25.1.3	PERI_TR_GROUP0_TR_OUT_CTL2 .....	1595
25.1.4	PERI_TR_GROUP0_TR_OUT_CTL3 .....	1596
25.1.5	PERI_TR_GROUP0_TR_OUT_CTL4 .....	1597
25.1.6	PERI_TR_GROUP0_TR_OUT_CTL5 .....	1598
25.1.7	PERI_TR_GROUP0_TR_OUT_CTL6 .....	1599
25.1.8	PERI_TR_GROUP0_TR_OUT_CTL7 .....	1600
25.1.9	PERI_TR_GROUP1_TR_OUT_CTL0 .....	1601
25.1.10	PERI_TR_GROUP1_TR_OUT_CTL1 .....	1602
25.1.11	PERI_TR_GROUP1_TR_OUT_CTL2 .....	1603
25.1.12	PERI_TR_GROUP1_TR_OUT_CTL3 .....	1604

25.1.13	PERI_TR_GROUP1_TR_OUT_CTL4 .....	1605
25.1.14	PERI_TR_GROUP1_TR_OUT_CTL5 .....	1606
25.1.15	PERI_TR_GROUP1_TR_OUT_CTL6 .....	1607
25.1.16	PERI_TR_GROUP2_TR_OUT_CTL0 .....	1608
25.1.17	PERI_TR_GROUP2_TR_OUT_CTL1 .....	1609
25.1.18	PERI_TR_GROUP2_TR_OUT_CTL2 .....	1610
25.1.19	PERI_TR_GROUP2_TR_OUT_CTL3 .....	1611
25.1.20	PERI_TR_GROUP3_TR_OUT_CTL0 .....	1612
25.1.21	PERI_TR_GROUP3_TR_OUT_CTL1 .....	1613
25.1.22	PERI_TR_GROUP3_TR_OUT_CTL2 .....	1614
25.1.23	PERI_TR_GROUP3_TR_OUT_CTL3 .....	1615
25.1.24	PERI_TR_GROUP4_TR_OUT_CTL0 .....	1616
25.1.25	PERI_TR_GROUP4_TR_OUT_CTL1 .....	1617
25.1.26	PERI_TR_GROUP4_TR_OUT_CTL2 .....	1618
25.1.27	PERI_TR_GROUP4_TR_OUT_CTL3 .....	1619
25.1.28	PERI_TR_GROUP4_TR_OUT_CTL4 .....	1620
25.1.29	PERI_TR_GROUP4_TR_OUT_CTL5 .....	1621
25.1.30	PERI_TR_GROUP4_TR_OUT_CTL6 .....	1622
25.1.31	PERI_TR_GROUP4_TR_OUT_CTL7 .....	1623
25.1.32	PERI_TR_GROUP4_TR_OUT_CTL8 .....	1624
25.1.33	PERI_TR_GROUP4_TR_OUT_CTL9 .....	1625
25.1.34	PERI_TR_GROUP4_TR_OUT_CTL10 .....	1626
25.1.35	PERI_TR_GROUP4_TR_OUT_CTL11 .....	1627
25.1.36	PERI_TR_GROUP4_TR_OUT_CTL12 .....	1628
25.1.37	PERI_TR_GROUP4_TR_OUT_CTL13 .....	1629
25.1.38	PERI_TR_GROUP4_TR_OUT_CTL14 .....	1630
25.1.39	PERI_TR_GROUP4_TR_OUT_CTL15 .....	1631
25.1.40	PERI_TR_GROUP4_TR_OUT_CTL16 .....	1632
25.1.41	PERI_TR_GROUP4_TR_OUT_CTL17 .....	1633
25.1.42	PERI_TR_GROUP4_TR_OUT_CTL18 .....	1634
25.1.43	PERI_TR_GROUP4_TR_OUT_CTL19 .....	1635
25.1.44	PERI_TR_GROUP4_TR_OUT_CTL20 .....	1636
25.1.45	PERI_TR_GROUP4_TR_OUT_CTL21 .....	1637
25.1.46	PERI_TR_GROUP4_TR_OUT_CTL22 .....	1638
25.1.47	PERI_TR_GROUP4_TR_OUT_CTL23 .....	1639
<b>26. VDAC Registers</b>		<b>1640</b>
26.1	Register Details .....	1640
26.1.1	VDAC_CAP_AB0_VAL_NXT .....	1641
26.1.2	VDAC_CAP_AB1_VAL_NXT .....	1642
<b>27. Watch Crystal Oscillator (WCO) Registers</b>		<b>1643</b>
27.1	Register Details .....	1643
27.1.1	WCO_CONFIG .....	1644
27.1.2	WCO_DPLL .....	1646
27.1.3	WCO_WDT_CTRLOW .....	1648
27.1.4	WCO_WDT_CTRHIGH .....	1649
27.1.5	WCO_WDT_MATCH .....	1650
27.1.6	WCO_WDT_CONFIG .....	1651
27.1.7	WCO_WDT_CONTROL .....	1653
27.1.8	WCO_WDT_CLKEN .....	1655
27.1.9	WCO_TRIM .....	1656
<b>Revision History</b>		<b>1658</b>

# Register Mapping



The Register Mapping section discusses the registers and lists all the registers in mapping tables, in address order. For Architecture details, refer to CY8C4Axx PSoC® 4100PS Architecture Technical Reference Manual (TRM).

## Register General Conventions

The register conventions specific to this section and the Register Reference chapter are listed in this table.

Convention	Description	Explanation
RW	Read/Write	These bits can be both read and written.
R	Read only	These bits can only be read. Writing has no effect on the bit value.
W	Write only	These bits can only be written. Reading the bit returns the reset value.
RW1C	Read/Write '1' to clear	These bits can be read as well as cleared by writing '1'. Writing '0' has no effect on the bit value.
RW0C	Read/Write '0' to clear	These bits can be read as well as cleared by writing '0'. Writing '1' has no effect on the bit value.
RW1S	Read/Write '1' to set	These bits can be read as well as set by writing '1'. Writing '0' has no effect on the bit value.
None / Reserved	Reserved bits	Keep these bits at the default value
'x' in a register /bit field name	Multiple instances	Multiple instances/address ranges of the same register/bit field

## Acronyms

This table lists the acronyms used in this document

Table 3-1. Acronyms

Symbol	Unit of Measure
ABUS	analog output bus
AC	alternating current
ADC	analog-to-digital converter
AHB	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus
API	application programming interface
APOR	analog power-on reset
BC	broadcast clock
BOM	bill of materials
BR	bit rate
BRA	bus request acknowledge
BRQ	bus request
CAN	controller area network
CI	carry in
CMP	compare
CO	carry out
CPU	central processing unit

Table 3-1. Acronyms

Symbol	Unit of Measure
CRC	cyclic redundancy check
CSD	CapSense sigma delta
CT	continuous time
CTBm	continuous time block-mini
DAC	digital-to-analog converter
DC	direct current
DI	digital or data input
DMA	direct memory access
DNL	differential nonlinearity
DO	digital or data output
DSI	digital signal interface
DSM	deep-sleep mode
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read only memory
EMIF	external memory interface
FB	feedback
FIFO	first in first out
FSR	full scale range
GPIO	general purpose I/O
HCI	host-controller interface
HFCLK	high-frequency clock
I <sup>2</sup> C	inter-integrated circuit
IDE	integrated development environment
ILO	internal low-speed oscillator
IMO	internal main oscillator
INL	integral nonlinearity
I/O	input/output
IOR	I/O read
IOW	I/O write
IRES	initial power on reset
IRA	interrupt request acknowledge
IRQ	interrupt request
ISR	interrupt service routine
IVR	interrupt vector read
L2CAP	logical link control and adaptation protocol
LPCOMP	low-power comparator
LRb	last received bit
LRB	last received byte
LSb	least significant bit
LSB	least significant byte
LUT	lookup table
MISO	master-in-slave-out
MMIO	memory mapped input/output
MOSI	master-out-slave-in

Table 3-1. Acronyms

Symbol	Unit of Measure
MSb	most significant bit
MSB	most significant byte
PC	program counter
PCH	program counter high
PCL	program counter low
PD	power down
PGA	programmable gain amplifier
PM	power management
PMA	PSoC memory arbiter
POR	power-on reset
PPOR	precision power-on reset
PRS	pseudo random sequence
PSoC®	Programmable System-on-Chip
PSRR	power supply rejection ratio
PSSDC	power system sleep duty cycle
PWM	pulse width modulator
RAM	random-access memory
RETI	return from interrupt
RF	radio frequency
ROM	read only memory
RW	read/write
SAR	successive approximation register
SC	switched capacitor
SCB	serial communication block
SIE	serial interface engine
SIO	special I/O
SE0	single-ended zero
SNR	signal-to-noise ratio
SOF	start of frame
SOI	start of instruction
SP	stack pointer
SPD	sequential phase detector
SPI	serial peripheral interconnect
SPIM	serial peripheral interconnect master
SPIS	serial peripheral interconnect slave
SRAM	static random-access memory
SRSS	system resources sub-system
SROM	supervisory read only memory
SSADC	single slope ADC
SSC	supervisory system call
SYSCLK	system clock
SWD	single wire debug
TC	terminal count
TD	transaction descriptors

Table 3-1. Acronyms

Symbol	Unit of Measure
UART	universal asynchronous receiver/transmitter
UDB	universal digital block
USB	universal serial bus
USBIO	USB I/O
WCO	watch crystal oscillator
WDT	watchdog timer
WDR	watchdog reset
XRES	external reset
XRES_N	external reset, active low

# 1 AROUTE Registers



This section discusses the AROUTE registers. It lists all the registers in mapping tables, in address order.

## 1.1 Register Details

Register Name	Address
ART_CTRL	0x40380000
ART_SARMUXVPLUS_SW	0x40380010
ART_SARMUXVPLUS_SW_CLR	0x40380014
ART_SARMUXVMINUS_SW	0x40380018
ART_SARMUXVMINUS_SW_CLR	0x4038001C
ART_SARMUXCOREIO0_SW	0x40380020
ART_SARMUXCOREIO0_SW_CLR	0x40380024
ART_SARMUXCOREIO1_SW	0x40380028
ART_SARMUXCOREIO1_SW_CLR	0x4038002C
ART_SARMUXCOREIO2_SW	0x40380030
ART_SARMUXCOREIO2_SW_CLR	0x40380034
ART_SARMUXCOREIO3_SW	0x40380038
ART_SARMUXCOREIO3_SW_CLR	0x4038003C
ART_SARAROUTEVREF_SW	0x40380040
ART_SARAROUTEVREF_SW_CLR	0x40380044
ART_SARAROUTEVDDA_SW	0x40380048
ART_SARAROUTEVDDA_SW_CLR	0x4038004C
ART_SARMUX_SW_HW_CTRL	0x40380060
ART_SARMUXVPLUS_SW_STATUS	0x40380064
ART_SARMUXVMINUS_SW_STATUS	0x40380068
ART_CTB0VREF_SW	0x40380140
ART_CTB0VREF_SW_CLR	0x40380144
ART_CTB1VREF_SW	0x403801C0
ART_CTB1VREF_SW_CLR	0x403801C4

## 1.1.1 ART\_CTRL

global AROUTE control

Address: 0x40380000

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	None					
HW Access	R	R	None					
Name	ENABLED	DEEPSLEEP_P_ON	None [29:24]					

Bits	Name	Description
31	ENABLED	- 0: AROUTE disabled (put analog in power down, open all switches) - 1: AROUTE enabled Default Value: 0
30	DEEPSLEEP_ON	- 0: AROUTE disabled off during DeepSleep power mode - 1: AROUTE remains enabled during DeepSleep power mode (if ENABLED=1) Default Value: 0

## 1.1.2 ART\_SARMUXVPLUS\_SW

sarmux\_vplus switch control

Address: 0x40380010

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	SMP_U1O1	SMP_U1O0	SMP_C1O1	SMP_C1O0	SMP_U0O1	SMP_U0O0	SMP_C0O1	SMP_C0O0

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None						RW1S	None
HW Access	None						RW1C	None
Name	None [23:18]						SMP_AU1	None

Bits	31	30	29	28	27	26	25	24
SW Access	None							RW1S
HW Access	None							RW1C
Name	None [31:25]							SMP_SRP

Bits	Name	Description
24	SMP_SRP	connect sarmux_vplus to sar_vplus Default Value: 0
17	SMP_AU1	connect sarmux_vplus to acore_u1 Default Value: 0
7	SMP_U1O1	connect sarmux_vplus to uab1_vout1 Default Value: 0
6	SMP_U1O0	connect sarmux_vplus to uab1_vout0 Default Value: 0
5	SMP_C1O1	connect sarmux_vplus to ctb1_vout1 Default Value: 0
4	SMP_C1O0	connect sarmux_vplus to ctb1_vout0 Default Value: 0
3	SMP_U0O1	connect sarmux_vplus to uab0_vout1 Default Value: 0
2	SMP_U0O0	connect sarmux_vplus to uab0_vout0 Default Value: 0

### 1.1.2 ART\_SARMUXVPLUS\_SW (continued)

1	SMP_C001	connect sarmux_vplus to ctb0_vout1 Default Value: 0
0	SMP_C000	connect sarmux_vplus to ctb0_vout0 Default Value: 0

### 1.1.3 ART\_SARMUXVPLUS\_SW\_CLR

sarmux\_vplus switch control clear

Address: 0x40380014

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	SMP_U1O1	SMP_U1O0	SMP_C1O1	SMP_C1O0	SMP_U0O1	SMP_U0O0	SMP_C0O1	SMP_C0O0

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None						RW1C	None
HW Access	None						A	None
Name	None [23:18]						SMP_AU1	None

Bits	31	30	29	28	27	26	25	24
SW Access	None							RW1C
HW Access	None							A
Name	None [31:25]							SMP_SRP

Bits	Name	Description
24	SMP_SRP	clear sarmux_vplus to sar_vplus Default Value: 0
17	SMP_AU1	clear sarmux_vplus to acore_u1 Default Value: 0
7	SMP_U1O1	clear sarmux_vplus to uab1_vout1 Default Value: 0
6	SMP_U1O0	clear sarmux_vplus to uab1_vout0 Default Value: 0
5	SMP_C1O1	clear sarmux_vplus to ctb1_vout1 Default Value: 0
4	SMP_C1O0	clear sarmux_vplus to ctb1_vout0 Default Value: 0
3	SMP_U0O1	clear sarmux_vplus to uab0_vout1 Default Value: 0
2	SMP_U0O0	clear sarmux_vplus to uab0_vout0 Default Value: 0

### 1.1.3 ART\_SARMUXVPLUS\_SW\_CLR (continued)

1	SMP_C001	clear sarmux_vplus to ctb0_vout1 Default Value: 0
0	SMP_C000	clear sarmux_vplus to ctb0_vout0 Default Value: 0

## 1.1.4 ART\_SARMUXVMINUS\_SW

sarmux\_vminus switch control

Address: 0x40380018

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	SMM_U1O1	SMM_U1O0	SMM_C1O1	SMM_C1O0	SMM_U0O1	SMM_U0O0	SMM_C0O1	SMM_C0O0

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None					RW1S	None	RW1S
HW Access	None					RW1C	None	RW1C
Name	None [23:19]					SMM_AU2	None	SMM_AU0

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW1S	None					RW1S	None
HW Access	RW1C	None					RW1C	None
Name	VSSA_SRM	None [30:26]					SMM_SRM	None

Bits	Name	Description
31	VSSA_SRM	connect vssa to sar_vminus Default Value: 0
25	SMM_SRM	connect sarmux_vminus to sar_vminus Default Value: 0
18	SMM_AU2	connect sarmux_vminus to acore_u2 Default Value: 0
16	SMM_AU0	connect sarmux_vminus to acore_u0 Default Value: 0
7	SMM_U1O1	connect sarmux_vminus to uab1_vout1 Default Value: 0
6	SMM_U1O0	connect sarmux_vminus to uab1_vout0 Default Value: 0
5	SMM_C1O1	connect sarmux_vminus to ctb1_vout1 Default Value: 0
4	SMM_C1O0	connect sarmux_vminus to ctb1_vout0 Default Value: 0

### 1.1.4 ART\_SARMUXVMINUS\_SW (continued)

3	SMM_U0O1	connect sarmux_vminus to uab0_vout1 Default Value: 0
2	SMM_U0O0	connect sarmux_vminus to uab0_vout0 Default Value: 0
1	SMM_C0O1	connect sarmux_vminus to ctb0_vout1 Default Value: 0
0	SMM_C0O0	connect sarmux_vminus to ctb0_vout0 Default Value: 0

## 1.1.5 ART\_SARMUXVMINUS\_SW\_CLR

sarmux\_vminus switch control clear

Address: 0x4038001C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	SMM_U1O1	SMM_U1O0	SMM_C1O1	SMM_C1O0	SMM_U0O1	SMM_U0O0	SMM_C0O1	SMM_C0O0

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None					RW1C	None	RW1C
HW Access	None					A	None	A
Name	None [23:19]					SMM_AU2	None	SMM_AU0

Bits	31	30	29	28	27	26	25	24
SW Access	RW1C	None					RW1C	None
HW Access	A	None					A	None
Name	VSSA_SRM	None [30:26]					SMM_SRM	None

Bits	Name	Description
31	VSSA_SRM	clear vssa to sar_vminus Default Value: 0
25	SMM_SRM	clear sarmux_vminus to sar_vminus Default Value: 0
18	SMM_AU2	clear sarmux_vminus to acore_u2 Default Value: 0
16	SMM_AU0	clear sarmux_vminus to acore_u0 Default Value: 0
7	SMM_U1O1	clear sarmux_vminus to uab1_vout1 Default Value: 0
6	SMM_U1O0	clear sarmux_vminus to uab1_vout0 Default Value: 0
5	SMM_C1O1	clear sarmux_vminus to ctb1_vout1 Default Value: 0
4	SMM_C1O0	clear sarmux_vminus to ctb1_vout0 Default Value: 0

### 1.1.5 ART\_SARMUXVMINUS\_SW\_CLR (continued)

3	SMM_U0O1	clear sarmux_vminus to uab0_vout1 Default Value: 0
2	SMM_U0O0	clear sarmux_vminus to uab0_vout0 Default Value: 0
1	SMM_C0O1	clear sarmux_vminus to ctb0_vout1 Default Value: 0
0	SMM_C0O0	clear sarmux_vminus to ctb0_vout0 Default Value: 0

## 1.1.6 ART\_SARMUXCOREIO0\_SW

sarmux\_coreio0 switch control

Address: 0x40380020

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW1S	None			RW1S
HW Access	None			RW1C	None			RW1C
Name	None [7:5]			SMC0_C1O 0	None [3:1]			SMC0_C0O 0

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None					RW1S	None	
HW Access	None					RW1C	None	
Name	None [23:19]					SMC0_AU2	None [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	None						RW1S	RW1S
HW Access	None						RW1C	RW1C
Name	None [31:26]						SMC0_SRM	SMC0_SRP

Bits	Name	Description
25	SMC0_SRM	connect sarmux_coreio0 to sar_vminus Default Value: 0
24	SMC0_SRP	connect sarmux_coreio0 to sar_vplus Default Value: 0
18	SMC0_AU2	connect sarmux_coreio0 to acore_u2 Default Value: 0
4	SMC0_C1O0	connect sarmux_coreio0 to ctb1_vout0 Default Value: 0
0	SMC0_C0O0	connect sarmux_coreio0 to ctb0_vout0 Default Value: 0

## 1.1.7 ART\_SARMUXCOREIO0\_SW\_CLR

sarmux\_coreio0 switch control clear

Address: 0x40380024

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW1C	None			RW1C
HW Access	None			A	None			A
Name	None [7:5]			SMC0_C1O 0	None [3:1]			SMC0_C0O 0

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None					RW1C	None	
HW Access	None					A	None	
Name	None [23:19]					SMC0_AU2	None [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	None						RW1C	RW1C
HW Access	None						A	A
Name	None [31:26]						SMC0_SRM	SMC0_SRP

Bits	Name	Description
25	SMC0_SRM	clear sarmux_coreio0 to sar_vminus Default Value: 0
24	SMC0_SRP	clear sarmux_coreio0 to sar_vplus Default Value: 0
18	SMC0_AU2	clear sarmux_coreio0 to acore_u2 Default Value: 0
4	SMC0_C1O0	clear sarmux_coreio0 to ctb1_vout0 Default Value: 0
0	SMC0_C0O0	clear sarmux_coreio0 to ctb0_vout0 Default Value: 0

## 1.1.8 ART\_SARMUXCOREIO1\_SW

sarmux\_coreio1 switch control

Address: 0x40380028

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW1S	None			RW1S	None
HW Access	None		RW1C	None			RW1C	None
Name	None [7:6]		SMC1_C1O 1	None [4:2]			SMC1_C0O 1	None

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None						RW1S	RW1S
HW Access	None						RW1C	RW1C
Name	None [31:26]						SMC1_SR M	SMC1_SRP

Bits	Name	Description
25	SMC1_SRM	connect sarmux_coreio1 to sar_vminus Default Value: 0
24	SMC1_SRP	connect sarmux_coreio1 to sar_vplus Default Value: 0
5	SMC1_C1O1	connect sarmux_coreio1 to ctb1_vout1 Default Value: 0
1	SMC1_C0O1	connect sarmux_coreio1 to ctb0_vout1 Default Value: 0

## 1.1.9 ART\_SARMUXCOREIO1\_SW\_CLR

sarmux\_coreio1 switch control clear

Address: 0x4038002C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW1C	None			RW1C	None
HW Access	None		A	None			A	None
Name	None [7:6]		SMC1_C1O 1	None [4:2]			SMC1_C0O 1	None

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None						RW1C	RW1C
HW Access	None						A	A
Name	None [31:26]						SMC1_SR M	SMC1_SRP

Bits	Name	Description
25	SMC1_SRM	clear sarmux_coreio1 to sar_vminus Default Value: 0
24	SMC1_SRP	clear sarmux_coreio1 to sar_vplus Default Value: 0
5	SMC1_C1O1	clear sarmux_coreio1 to ctb1_vout1 Default Value: 0
1	SMC1_C0O1	clear sarmux_coreio1 to ctb0_vout1 Default Value: 0

## 1.1.10 ART\_SARMUXCOREIO2\_SW

sarmux\_coreio2 switch control

Address: 0x40380030

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW1S	None			RW1S	None	
HW Access	None	RW1C	None			RW1C	None	
Name	None	SMC2_U1O0	None [5:3]			SMC2_U0O0	None [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							RW1S
HW Access	None							RW1C
Name	None [23:17]							SMC2_AU0

Bits	31	30	29	28	27	26	25	24
SW Access	None						RW1S	RW1S
HW Access	None						RW1C	RW1C
Name	None [31:26]						SMC2_SRM	SMC2_SRP

Bits	Name	Description
25	SMC2_SRM	connect sarmux_coreio2 to sar_vminus Default Value: 0
24	SMC2_SRP	connect sarmux_coreio2 to sar_vplus Default Value: 0
16	SMC2_AU0	connect sarmux_coreio2 to acore_u0 Default Value: 0
6	SMC2_U1O0	connect sarmux_coreio2 to uab1_vout0 Default Value: 0
2	SMC2_U0O0	connect sarmux_coreio2 to uab0_vout0 Default Value: 0

## 1.1.11 ART\_SARMUXCOREIO2\_SW\_CLR

sarmux\_coreio2 switch control clear

Address: 0x40380034

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW1C	None			RW1C	None	
HW Access	None	A	None			A	None	
Name	None	SMC2_U1O0	None [5:3]			SMC2_U0O0	None [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							RW1C
HW Access	None							A
Name	None [23:17]							SMC2_AU0

Bits	31	30	29	28	27	26	25	24
SW Access	None						RW1C	RW1C
HW Access	None						A	A
Name	None [31:26]						SMC2_SRM	SMC2_SRP

Bits	Name	Description
25	SMC2_SRM	clear sarmux_coreio2 to sar_vminus Default Value: 0
24	SMC2_SRP	clear sarmux_coreio2 to sar_vplus Default Value: 0
16	SMC2_AU0	clear sarmux_coreio2 to acore_u0 Default Value: 0
6	SMC2_U1O0	clear sarmux_coreio2 to uab1_vout0 Default Value: 0
2	SMC2_U0O0	clear sarmux_coreio2 to uab0_vout0 Default Value: 0

## 1.1.12 ART\_SARMUXCOREIO3\_SW

sarmux\_coreio3 switch control

Address: 0x40380038

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	None			RW1S	None		
HW Access	RW1C	None			RW1C	None		
Name	SMC3_U1O1	None [6:4]			SMC3_U0O1	None [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None						RW1S	None
HW Access	None						RW1C	None
Name	None [23:18]						SMC3_AU1	None

Bits	31	30	29	28	27	26	25	24
SW Access	None						RW1S	RW1S
HW Access	None						RW1C	RW1C
Name	None [31:26]						SMC3_SRM	SMC3_SRP

Bits	Name	Description
25	SMC3_SRM	connect sarmux_coreio3 to sar_vminus Default Value: 0
24	SMC3_SRP	connect sarmux_coreio3 to sar_vplus Default Value: 0
17	SMC3_AU1	connect sarmux_coreio3 to acore_u1 Default Value: 0
7	SMC3_U1O1	connect sarmux_coreio3 to uab1_vout1 Default Value: 0
3	SMC3_U0O1	connect sarmux_coreio3 to uab0_vout1 Default Value: 0

## 1.1.13 ART\_SARMUXCOREIO3\_SW\_CLR

sarmux\_coreio3 switch control clear

Address: 0x4038003C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	None			RW1C	None		
HW Access	A	None			A	None		
Name	SMC3_U1O1	None [6:4]			SMC3_U0O1	None [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None						RW1C	None
HW Access	None						A	None
Name	None [23:18]						SMC3_AU1	None

  

Bits	31	30	29	28	27	26	25	24
SW Access	None						RW1C	RW1C
HW Access	None						A	A
Name	None [31:26]						SMC3_SRM	SMC3_SRP

Bits	Name	Description
25	SMC3_SRM	clear sarmux_coreio3 to sar_vminus Default Value: 0
24	SMC3_SRP	clear sarmux_coreio3 to sar_vplus Default Value: 0
17	SMC3_AU1	clear sarmux_coreio3 to acore_u1 Default Value: 0
7	SMC3_U1O1	clear sarmux_coreio3 to uab1_vout1 Default Value: 0
3	SMC3_U0O1	clear sarmux_coreio3 to uab0_vout1 Default Value: 0

## 1.1.14 ART\_SARAROUTEVREF\_SW

sar\_aroute\_vref switch control

Address: 0x40380040

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None					RW1S	None	RW1S
HW Access	None					RW1C	None	RW1C
Name	None [23:19]					SRV_AU2	None	SRV_AU0

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
18	SRV_AU2	connect sar_aroute_vref to acore_u2 Default Value: 0
16	SRV_AU0	connect sar_aroute_vref to acore_u0 Default Value: 0

## 1.1.15 ART\_SARAROUTEVREF\_SW\_CLR

sar\_aroute\_vref switch control clear

Address: 0x40380044

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None					RW1C	None	RW1C
HW Access	None					A	None	A
Name	None [23:19]					SRV_AU2	None	SRV_AU0

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
18	SRV_AU2	clear sar_aroute_vref to acore_u2 Default Value: 0
16	SRV_AU0	clear sar_aroute_vref to acore_u0 Default Value: 0

## 1.1.16 ART\_SARAROUTEVDDA\_SW

sar\_aroute\_vdda switch control

Address: 0x40380048

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None						RW1S	RW1S
HW Access	None						RW1C	RW1C
Name	None [23:18]						VDA_AU1	VDA_AU0

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
17	VDA_AU1	connect sar_aroute_vdda to acore_u1 Default Value: 0
16	VDA_AU0	connect sar_aroute_vdda to acore_u0 Default Value: 0

## 1.1.17 ART\_SARAROUTEVDDA\_SW\_CLR

sar\_aroute\_vdda switch control clear

Address: 0x4038004C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None						RW1C	RW1C
HW Access	None						A	A
Name	None [23:18]						VDA_AU1	VDA_AU0

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
17	VDA_AU1	clear sar_aroute_vdda to acore_u1 Default Value: 0
16	VDA_AU0	clear sar_aroute_vdda to acore_u0 Default Value: 0

## 1.1.18 ART\_SARMUX\_SW\_HW\_CTRL

AROUTE SARMUX VPLUS/VMINUS hardware control

Address: 0x40380060

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	R	R	R	R	R	R	R	R
Name	SW_U1O1	SW_U1O0	SW_C1O1	SW_C1O0	SW_U0O1	SW_U0O0	SW_C0O1	SW_C0O0

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							RW
HW Access	None							R
Name	None [23:17]							SW_AU0

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	R	None						
Name	SW_VSSA	None [30:24]						

Bits	Name	Description
31	SW_VSSA	Default Value: 0
16	SW_AU0	Default Value: 0
7	SW_U1O1	Default Value: 0
6	SW_U1O0	Default Value: 0
5	SW_C1O1	Default Value: 0
4	SW_C1O0	Default Value: 0
3	SW_U0O1	Default Value: 0
2	SW_U0O0	Default Value: 0
1	SW_C0O1	Default Value: 0
0	SW_C0O0	Default Value: 0

## 1.1.19 ART\_SARMUXVPLUS\_SW\_STATUS

AROUTE SARMUX VPLUS switch control status

Address: 0x40380064

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	SW_U1O1	SW_U1O0	SW_C1O1	SW_C1O0	SW_U0O1	SW_U0O0	SW_C0O1	SW_C0O0

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None						R	None
HW Access	None						W	None
Name	None [23:18]						SW_AU1	None

Bits	31	30	29	28	27	26	25	24
SW Access	None							R
HW Access	None							W
Name	None [31:25]							SW_SRP

Bits	Name	Description
24	SW_SRP	connect sarmux_vplus to sar_vplus Default Value: 0
17	SW_AU1	connect sarmux_vplus to acore_u1 Default Value: 0
7	SW_U1O1	Default Value: 0
6	SW_U1O0	Default Value: 0
5	SW_C1O1	Default Value: 0
4	SW_C1O0	Default Value: 0
3	SW_U0O1	Default Value: 0
2	SW_U0O0	Default Value: 0
1	SW_C0O1	Default Value: 0
0	SW_C0O0	see corresponding bit in ART_SARVPLUS_SW Default Value: 0

## 1.1.20 ART\_SARMUXVMINUS\_SW\_STATUS

AROUTE SAR VMINUS switch control status

Address: 0x40380068

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	SW_U1O1	SW_U1O0	SW_C1O1	SW_C1O0	SW_U0O1	SW_U0O0	SW_C0O1	SW_C0O0

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None					R	None	R
HW Access	None					W	None	W
Name	None [23:19]					SW_AU2	None	SW_AU0

  

Bits	31	30	29	28	27	26	25	24
SW Access	R	None					R	None
HW Access	W	None					W	None
Name	SW_VSSA	None [30:26]					SW_SRM	None

Bits	Name	Description
31	SW_VSSA	Default Value: 0
25	SW_SRM	Default Value: 0
18	SW_AU2	Default Value: 0
16	SW_AU0	Default Value: 0
7	SW_U1O1	Default Value: 0
6	SW_U1O0	Default Value: 0
5	SW_C1O1	Default Value: 0
4	SW_C1O0	Default Value: 0
3	SW_U0O1	Default Value: 0
2	SW_U0O0	Default Value: 0
1	SW_C0O1	Default Value: 0
0	SW_C0O0	see corresponding bit in ART_SARVMINUS_SW Default Value: 0

## 1.1.21 ART\_CTB0VREF\_SW

ctb0\_vref0 switch control

Address: 0x40380140

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW1S	RW1S	RW1S	RW1S
HW Access	None				RW1C	RW1C	RW1C	RW1C
Name	None [7:4]				C0V0_V3	C0V0_V2	C0V0_V1	C0V0_V0

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None				RW1S	RW1S	RW1S	RW1S
HW Access	None				RW1C	RW1C	RW1C	RW1C
Name	None [23:20]				C0V1_V3	C0V1_V2	C0V1_V1	C0V1_V0

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19	C0V1_V3	connect ctb0_vref1 to vref3 Default Value: 0
18	C0V1_V2	connect ctb0_vref1 to vref2 Default Value: 0
17	C0V1_V1	connect ctb0_vref1 to vref1 Default Value: 0
16	C0V1_V0	connect ctb0_vref1 to vref0 Default Value: 0
3	C0V0_V3	connect ctb0_vref0 to vref3 Default Value: 0
2	C0V0_V2	connect ctb0_vref0 to vref2 Default Value: 0
1	C0V0_V1	connect ctb0_vref0 to vref1 Default Value: 0
0	C0V0_V0	connect ctb0_vref0 to vref0 Default Value: 0

## 1.1.22 ART\_CTB0VREF\_SW\_CLR

ctb0\_vref0 switch control clear

Address: 0x40380144

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW1C	RW1C	RW1C	RW1C
HW Access	None				A	A	A	A
Name	None [7:4]				C0V0_V3	C0V0_V2	C0V0_V1	C0V0_V0

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None				RW1C	RW1C	RW1C	RW1C
HW Access	None				A	A	A	A
Name	None [23:20]				C0V1_V3	C0V1_V2	C0V1_V1	C0V1_V0

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19	C0V1_V3	clear ctb0_vref1 to vref3 Default Value: 0
18	C0V1_V2	clear ctb0_vref1 to vref2 Default Value: 0
17	C0V1_V1	clear ctb0_vref1 to vref1 Default Value: 0
16	C0V1_V0	clear ctb0_vref1 to vref0 Default Value: 0
3	C0V0_V3	clear ctb0_vref0 to vref3 Default Value: 0
2	C0V0_V2	clear ctb0_vref0 to vref2 Default Value: 0
1	C0V0_V1	clear ctb0_vref0 to vref1 Default Value: 0
0	C0V0_V0	clear ctb0_vref0 to vref0 Default Value: 0

## 1.1.23 ART\_CTB1VREF\_SW

ctb1\_vref0 switch control

Address: 0x403801C0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW1S	RW1S	RW1S	RW1S
HW Access	None				RW1C	RW1C	RW1C	RW1C
Name	None [7:4]				C1V0_V3	C1V0_V2	C1V0_V1	C1V0_V0

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None				RW1S	RW1S	RW1S	RW1S
HW Access	None				RW1C	RW1C	RW1C	RW1C
Name	None [23:20]				C1V1_V3	C1V1_V2	C1V1_V1	C1V1_V0

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19	C1V1_V3	connect ctb1_vref1 to vref3 Default Value: 0
18	C1V1_V2	connect ctb1_vref1 to vref2 Default Value: 0
17	C1V1_V1	connect ctb1_vref1 to vref1 Default Value: 0
16	C1V1_V0	connect ctb1_vref1 to vref0 Default Value: 0
3	C1V0_V3	connect ctb1_vref0 to vref3 Default Value: 0
2	C1V0_V2	connect ctb1_vref0 to vref2 Default Value: 0
1	C1V0_V1	connect ctb1_vref0 to vref1 Default Value: 0
0	C1V0_V0	connect ctb1_vref0 to vref0 Default Value: 0

## 1.1.24 ART\_CTB1VREF\_SW\_CLR

ctb1\_vref0 switch control clear

Address: 0x403801C4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW1C	RW1C	RW1C	RW1C
HW Access	None				A	A	A	A
Name	None [7:4]				C1V0_V3	C1V0_V2	C1V0_V1	C1V0_V0

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None				RW1C	RW1C	RW1C	RW1C
HW Access	None				A	A	A	A
Name	None [23:20]				C1V1_V3	C1V1_V2	C1V1_V1	C1V1_V0

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19	C1V1_V3	clear ctb1_vref1 to vref3 Default Value: 0
18	C1V1_V2	clear ctb1_vref1 to vref2 Default Value: 0
17	C1V1_V1	clear ctb1_vref1 to vref1 Default Value: 0
16	C1V1_V0	clear ctb1_vref1 to vref0 Default Value: 0
3	C1V0_V3	clear ctb1_vref0 to vref3 Default Value: 0
2	C1V0_V2	clear ctb1_vref0 to vref2 Default Value: 0
1	C1V0_V1	clear ctb1_vref0 to vref1 Default Value: 0
0	C1V0_V0	clear ctb1_vref0 to vref0 Default Value: 0

## 2 Cortex M0+ (CM0+) Registers



This section discusses the CM0+ registers. It lists all the registers in mapping tables, in address order.

### 2.1 Register Details

Register Name	Address
CM0P_DWT_PID4	0xE0001FD0
CM0P_DWT_PID0	0xE0001FE0
CM0P_DWT_PID1	0xE0001FE4
CM0P_DWT_PID2	0xE0001FE8
CM0P_DWT_PID3	0xE0001FEC
CM0P_DWT_CID0	0xE0001FF0
CM0P_DWT_CID1	0xE0001FF4
CM0P_DWT_CID2	0xE0001FF8
CM0P_DWT_CID3	0xE0001FFC
CM0P_BP_PID4	0xE0002FD0
CM0P_BP_PID0	0xE0002FE0
CM0P_BP_PID1	0xE0002FE4
CM0P_BP_PID2	0xE0002FE8
CM0P_BP_PID3	0xE0002FEC
CM0P_BP_CID0	0xE0002FF0
CM0P_BP_CID1	0xE0002FF4
CM0P_BP_CID2	0xE0002FF8
CM0P_BP_CID3	0xE0002FFC
CM0P_SYST_CSR	0xE000E010
CM0P_SYST_RVR	0xE000E014
CM0P_SYST_CVR	0xE000E018
CM0P_SYST_CALIB	0xE000E01C
CM0P_ISER	0xE000E100
CM0P_ICER	0xE000E180
CM0P_ISPR	0xE000E200
CM0P_ICPR	0xE000E280
CM0P_IPR0	0xE000E400

Register Name	Address
CM0P_IPR1	0xE000E404
CM0P_IPR2	0xE000E408
CM0P_IPR3	0xE000E40C
CM0P_IPR4	0xE000E410
CM0P_IPR5	0xE000E414
CM0P_IPR6	0xE000E418
CM0P_IPR7	0xE000E41C
CM0P_CPUID	0xE000ED00
CM0P_ICSR	0xE000ED04
CM0P_AIRCR	0xE000ED0C
CM0P_SCR	0xE000ED10
CM0P_CCR	0xE000ED14
CM0P_SHPR2	0xE000ED1C
CM0P_SHPR3	0xE000ED20
CM0P_SHCSR	0xE000ED24
CM0P_SCS_PID4	0xE000EFD0
CM0P_SCS_PID0	0xE000EFE0
CM0P_SCS_PID1	0xE000EFE4
CM0P_SCS_PID2	0xE000EFE8
CM0P_SCS_PID3	0xE000EFEC
CM0P_SCS_CID0	0xE000EFF0
CM0P_SCS_CID1	0xE000EFF4
CM0P_SCS_CID2	0xE000EFF8
CM0P_SCS_CID3	0xE000EFFC
CM0P_ROM_SCS	0xE00FF000
CM0P_ROM_DWT	0xE00FF004
CM0P_ROM_BPU	0xE00FF008
CM0P_ROM_END	0xE00FF00C
CM0P_ROM_CSMT	0xE00FF0CC
CM0P_ROM_PID4	0xE00FFFD0
CM0P_ROM_PID0	0xE00FFFE0
CM0P_ROM_PID1	0xE00FFFE4
CM0P_ROM_PID2	0xE00FFFE8
CM0P_ROM_PID3	0xE00FF FEC
CM0P_ROM_CID0	0xE00FFFF0
CM0P_ROM_CID1	0xE00FFFF4
CM0P_ROM_CID2	0xE00FFFF8
CM0P_ROM_CID3	0xE00FFFFC

## 2.1.1 CM0P\_DWT\_PID4

Watchpoint Unit CoreSight ROM Table Peripheral ID #4

Address: 0xE0001FD0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Peripheral ID #4 Default Value: 4

## 2.1.2 CM0P\_DWT\_PID0

Watchpoint Unit CoreSight ROM Table Peripheral ID #0

Address: 0xE0001FE0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Peripheral ID #0 Default Value: 10

## 2.1.3 CM0P\_DWT\_PID1

Watchpoint Unit CoreSight ROM Table Peripheral ID #1

Address: 0xE0001FE4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Peripheral ID #1 Default Value: 176

## 2.1.4 CM0P\_DWT\_PID2

Watchpoint Unit CoreSight ROM Table Peripheral ID #2

Address: 0xE0001FE8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Peripheral ID #2 Default Value: 11

## 2.1.5 CM0P\_DWT\_PID3

Watchpoint Unit CoreSight ROM Table Peripheral ID #3

Address: 0xE0001FEC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Peripheral ID #3 Default Value: 0

## 2.1.6 CM0P\_DWT\_CID0

Watchpoint Unit CoreSight ROM Table Component ID #0

Address: 0xE0001FF0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Component ID #0 Default Value: 13

## 2.1.7 CM0P\_DWT\_CID1

Watchpoint Unit CoreSight ROM Table Component ID #1

Address: 0xE0001FF4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Component ID #1 Default Value: 224

## 2.1.8 CM0P\_DWT\_CID2

Watchpoint Unit CoreSight ROM Table Component ID #2

Address: 0xE0001FF8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Component ID #2 Default Value: 5

## 2.1.9 CM0P\_DWT\_CID3

Watchpoint Unit CoreSight ROM Table Component ID #3

Address: 0xE0001FFC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Component ID #3 Default Value: 177

## 2.1.10 CM0P\_BP\_PID4

Breakpoint Unit CoreSight ROM Table Peripheral ID #4

Address: 0xE0002FD0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Peripheral ID #4 Default Value: 4

## 2.1.11 CM0P\_BP\_PID0

Breakpoint Unit CoreSight ROM Table Peripheral ID #0

Address: 0xE0002FE0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Peripheral ID #0 Default Value: 11

## 2.1.12 CM0P\_BP\_PID1

Breakpoint Unit CoreSight ROM Table Peripheral ID #1

Address: 0xE0002FE4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Peripheral ID #1 Default Value: 176

## 2.1.13 CM0P\_BP\_PID2

Breakpoint Unit CoreSight ROM Table Peripheral ID #2

Address: 0xE0002FE8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Peripheral ID #2 Default Value: 11

## 2.1.14 CM0P\_BP\_PID3

Breakpoint Unit CoreSight ROM Table Peripheral ID #3

Address: 0xE0002FEC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Peripheral ID #3 Default Value: 0

## 2.1.15 CM0P\_BP\_CID0

Breakpoint Unit CoreSight ROM Table Component ID #0

Address: 0xE0002FF0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Component ID #0 Default Value: 13

## 2.1.16 CM0P\_BP\_CID1

Breakpoint Unit CoreSight ROM Table Component ID #1

Address: 0xE0002FF4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Component ID #1 Default Value: 224

## 2.1.17 CM0P\_BP\_CID2

Breakpoint Unit CoreSight ROM Table Component ID #2

Address: 0xE0002FF8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Component ID #2 Default Value: 5

## 2.1.18 CM0P\_BP\_CID3

Breakpoint Unit CoreSight ROM Table Component ID #3

Address: 0xE0002FFC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Component ID #3 Default Value: 177

## 2.1.19 CM0P\_SYST\_CSR

SysTick Control &amp; Status

Address: 0xE000E010

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None					RW	RW	RW
HW Access	None					R	R	R
Name	None [7:3]					CLK-SOURCE	TICKINT	ENABLE

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							R
HW Access	None							RW
Name	None [23:17]							COUNT-FLAG

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
16	COUNTFLAG	<p>Indicates whether the counter has counted to "0" since the last read of this register:            '0': counter has not counted to "0".            '1': counter has counted to "0".</p> <p>COUNTFLAG is set to '1' by a count transition from "1" to "0".            COUNTFLAG is cleared to '0' by a read of this register, and by any write to the SYST_CVR register.            Default Value: 0</p>
2	CLKSOURCE	<p>Indicates the SysTick counter clock source:            '0': SysTick uses the low frequency clock "clk_lf". For this mode to function, "clk_lf" should be less than half the frequency of "clk_sys". Note that "clk_lf" is generated by a low accuracy ILO (Internal Low power Oscillator).</p> <p>'1': SysTick uses the system/processor clock "clk_sys".            Default Value: 0</p>

## 2.1.19 CM0P\_SYST\_CSR (continued)

1	TICKINT	<p>Indicates whether counting to "0" causes the status of the SysTick exception to change to pending:</p> <p>'0': count to "0" does not affect the SysTick exception status.</p> <p>'1': count to "0" changes the SysTick exception status to pending.</p> <p>Changing the value of the counter to "0" by writing zero to the SYST_CVR register to "0" never changes the status of the SysTick exception.</p> <p>Default Value: 0</p>
0	ENABLE	<p>Indicates the enabled status of the SysTick counter:</p> <p>'0': counter is disabled.</p> <p>'1': counter is operating.</p> <p>Default Value: 0</p>

## 2.1.20 CM0P\_SYST\_RVR

SysTick Reload Value

Address: 0xE000E014

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	RELOAD [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	RELOAD [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	RELOAD [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 0	RELOAD	The value to load into the SYST_CVR register when the counter reaches 0. Default Value: X

## 2.1.21 CM0P\_SYST\_CVR

SysTick Current Value

Address: 0xE000E018

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	CURRENT [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	CURRENT [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	CURRENT [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 0	CURRENT	Current counter value. This is the value of the counter at the time it is sampled. Default Value: X

## 2.1.22 CM0P\_SYST\_CALIB

SysTick Calibration Value

Address: 0xE000E01C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	TENMS [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	TENMS [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	RW							
Name	TENMS [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	R	R	None					
HW Access	None	RW	None					
Name	NOREF	SKEW	None [29:24]					

Bits	Name	Description
31	NOREF	Indicates whether a implementation defined reference clock is provided: '0': the reference clock is provided. '1': the reference clock is not provided. When this bit is '1', the SYST_CSR.CLKSOURCE is forced to '1' and cannot be cleared to '0'. Default Value: 0
30	SKEW	Indicates whether the 10ms calibration value is exact: '0': 10ms calibration value is exact. '1': 10ms calibration value is inexact, because of the clock frequency.  If clk_lf is selected as the source of SysTick, this field contains '1' else '0'. Default Value: X
23 : 0	TENMS	Holds a reload value to be used for 10ms (100Hz) timing, subject to system clock skew errors.  If clk_lf is selected as the source for SysTick, reload value is 0x147 (327 decimal).  If clk_sys is selected as the source for SysTick, this field value is 0x00. Default Value: X

## 2.1.23 CM0P\_ISER

Interrupt Set-Enable Register

Address: 0xE000E100

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S							
HW Access	R							
Name	SETENA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW1S							
HW Access	R							
Name	SETENA [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW1S							
HW Access	R							
Name	SETENA [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW1S							
HW Access	R							
Name	SETENA [31:24]							

Bits	Name	Description
31 : 0	SETENA	Enables, or reads the enabled state of one or more interrupts. Each bit corresponds to the same numbered interrupt. Refer the Architecture Technical Reference Manual to know the interrupt source assigned to each of the interrupt line. Default Value: 0

## 2.1.24 CM0P\_ICER

Interrupt Clear Enable Register

Address: 0xE000E180

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C							
HW Access	R							
Name	CLRENA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW1C							
HW Access	R							
Name	CLRENA [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW1C							
HW Access	R							
Name	CLRENA [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW1C							
HW Access	R							
Name	CLRENA [31:24]							

Bits	Name	Description
31 : 0	CLRENA	Disables, or reads the enabled state of one or more interrupts. Each bit corresponds to the same numbered interrupt. Refer the Architecture Technical Reference Manual to know the interrupt source assigned to each of the interrupt line. Default Value: 0

## 2.1.25 CM0P\_ISPR

Interrupt Set-Pending Register

Address: 0xE000E200

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S							
HW Access	R							
Name	SETPEND [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW1S							
HW Access	R							
Name	SETPEND [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW1S							
HW Access	R							
Name	SETPEND [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW1S							
HW Access	R							
Name	SETPEND [31:24]							

Bits	Name	Description
31 : 0	SETPEND	Changes the state of one or more interrupts to pending. Each bit corresponds to the same numbered interrupt. Refer the Architecture Technical Reference Manual to know the interrupt source assigned to each of the interrupt line. Default Value: 0

## 2.1.26 CM0P\_ICPR

Interrupt Clear-Pending Register

Address: 0xE000E280

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C							
HW Access	R							
Name	CLRPEND [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW1C							
HW Access	R							
Name	CLRPEND [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	RW1C							
HW Access	R							
Name	CLRPEND [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW1C							
HW Access	R							
Name	CLRPEND [31:24]							

Bits	Name	Description
31 : 0	CLRPEND	Changes the state of one or more interrupts to not pending. Each bit corresponds to the same numbered interrupt. Refer the Architecture Technical Reference Manual to know the interrupt source assigned to each of the interrupt line. Default Value: 0

## 2.1.27 CM0P\_IPR0

Interrupt Priority Registers

Address: 0xE000E400

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N0 [7:6]		None [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N1 [15:14]		None [13:8]					

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N2 [23:22]		None [21:16]					

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N3 [31:30]		None [29:24]					

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7 : 6	PRI_N0	Priority of interrupt number N. Default Value: 0

## 2.1.28 CM0P\_IPR1

Interrupt Priority Registers

Address: 0xE000E404

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N0 [7:6]		None [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N1 [15:14]		None [13:8]					

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N2 [23:22]		None [21:16]					

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N3 [31:30]		None [29:24]					

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7 : 6	PRI_N0	Priority of interrupt number N. Default Value: 0

## 2.1.29 CM0P\_IPR2

Interrupt Priority Registers

Address: 0xE000E408

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N0 [7:6]		None [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N1 [15:14]		None [13:8]					

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N2 [23:22]		None [21:16]					

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N3 [31:30]		None [29:24]					

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7 : 6	PRI_N0	Priority of interrupt number N. Default Value: 0

## 2.1.30 CM0P\_IPR3

Interrupt Priority Registers

Address: 0xE000E40C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N0 [7:6]		None [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N1 [15:14]		None [13:8]					

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N2 [23:22]		None [21:16]					

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N3 [31:30]		None [29:24]					

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7 : 6	PRI_N0	Priority of interrupt number N. Default Value: 0

## 2.1.31 CM0P\_IPR4

Interrupt Priority Registers

Address: 0xE000E410

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N0 [7:6]		None [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N1 [15:14]		None [13:8]					

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N2 [23:22]		None [21:16]					

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N3 [31:30]		None [29:24]					

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7 : 6	PRI_N0	Priority of interrupt number N. Default Value: 0

## 2.1.32 CM0P\_IPR5

Interrupt Priority Registers

Address: 0xE000E414

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N0 [7:6]		None [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N1 [15:14]		None [13:8]					

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N2 [23:22]		None [21:16]					

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N3 [31:30]		None [29:24]					

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7 : 6	PRI_N0	Priority of interrupt number N. Default Value: 0

## 2.1.33 CM0P\_IPR6

Interrupt Priority Registers

Address: 0xE000E418

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N0 [7:6]		None [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N1 [15:14]		None [13:8]					

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N2 [23:22]		None [21:16]					

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N3 [31:30]		None [29:24]					

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7 : 6	PRI_N0	Priority of interrupt number N. Default Value: 0

## 2.1.34 CM0P\_IPR7

Interrupt Priority Registers

Address: 0xE000E41C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N0 [7:6]		None [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N1 [15:14]		None [13:8]					

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N2 [23:22]		None [21:16]					

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW		None					
HW Access	R		None					
Name	PRI_N3 [31:30]		None [29:24]					

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7 : 6	PRI_N0	Priority of interrupt number N. Default Value: 0

## 2.1.35 CM0P\_CPUID

CPUID Register

Address: 0xE00ED00

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R				R			
HW Access	None				None			
Name	PARTNO [7:4]				REVISION [3:0]			

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	PARTNO [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R				R			
HW Access	None				None			
Name	VARIANT [23:20]				CONSTANT [19:16]			

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	IMPLEMENTER [31:24]							

Bits	Name	Description
31 : 24	IMPLEMENTER	Implementer code for ARM. Default Value: 65
23 : 20	VARIANT	Indicates major revision Default Value: 0
19 : 16	CONSTANT	Indicates the architecture, ARMv6-M Default Value: 12
15 : 4	PARTNO	Indicates part number, Cortex-M0+ Default Value: 3168
3 : 0	REVISION	Indicates minor revision Default Value: 1

## 2.1.36 CM0P\_ICSR

Interrupt Control State Register

Address: 0xE000ED04

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	VECTACTIVE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R				None			R
HW Access	RW				None			RW
Name	VECTPENDING [15:12]				None [11:9]			VECTACTIVE

Bits	23	22	21	20	19	18	17	16
SW Access	R	R	None	R				
HW Access	RW	RW	None	RW				
Name	ISRPRE-EMPT	ISRPENDING	None	VECTPENDING [20:16]				

Bits	31	30	29	28	27	26	25	24
SW Access	RW1S	None		RW1S	RW1C	RW1S	RW1C	None
HW Access	RW	None		RW	R	RW	R	None
Name	NMIPEND-SET	None [30:29]		PENDSV-SET	PENDSV-CLR	PENDST-SETb	PENDST-CLR	None

Bits	Name	Description
31	NMIPENDSET	Activates an NMI exception or reads back the current state. Because NMI is the highest priority exception, it activates as soon as it is registered. Default Value: 0
28	PENDSVSET	Sets a pending PendSV interrupt or reads back the current state. Use this normally to request a context switch. Writing PENDSVSET and PENDSVCLR to '1' concurrently is UNPREDICTABLE. Default Value: 0
27	PENDSVCLR	Clears a pending PendSV interrupt. Default Value: 0
26	PENDSTSETb	Sets a pending SysTick or reads back the current state. Writing PENDSTSET and PENDSTCLR to '1' concurrently is UNPREDICTABLE. Default Value: 0
25	PENDSTCLR	Clears a pending SysTick, whether set here or by the timer hardware. Default Value: 0

## 2.1.36 CM0P\_ICSR (continued)

23	ISRPREEMPT	Indicates whether a pending exception will be serviced on exit from debug halt state. Default Value: 0
22	ISRPENDING	Indicates if an external configurable, NVIC generated, interrupt is pending. Default Value: 0
20 : 12	VECTPENDING	The exception number for the highest priority pending exception. 0= No pending exceptions. The pending state includes the effect of memory-mapped enable and mask registers. It does not include the PRIMASK special-purpose register qualifier. Default Value: 0
8 : 0	VECTACTIVE	The exception number for the current executing exception. 0= Thread mode. This is the same value as IPSR[8:0] Default Value: 0

## 2.1.37 CM0P\_AIRCR

Application Interrupt and Reset Control Register

Address: 0xE000ED0C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None					RW1S	RW1C	None
HW Access	None					R	R	None
Name	None [7:3]					SYSRESE- TREQ	VECTCL- RACTIVE	None

  

Bits	15	14	13	12	11	10	9	8
SW Access	R	None						
HW Access	None	None						
Name	ENDIAN- NESS	None [14:8]						

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	VECTKEY [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	VECTKEY [31:24]							

Bits	Name	Description
31 : 16	VECTKEY	Vector Key. The value 0x05FA must be written to this register, otherwise the register write is UNPREDICTABLE. Readback value is UNKNOWN. Default Value: X
15	ENDIANNESS	Indicates the memory system data endianness: 0 little endian 1 big endian. Default Value: 0
2	SYSRESETREQ	System Reset Request. Writing 1 to this bit asserts a signal to request a reset by the external system. This will cause a full system reset of the CPU and all other components in the device. Default Value: 0
1	VECTCLRACTIVE	Clears all active state information for fixed and configurable exceptions. The effect of writing a 1 to this bit if the processor is not halted in Debug state is UNPREDICTABLE. Default Value: 0

## 2.1.38 CM0P\_SCR

System Control Register

Address: 0xE000ED10

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW	None	RW	RW	None
HW Access	None			R	None	R	R	None
Name	None [7:5]			SEVON- PEND	None	SLEEP- DEEP	SLEEPON- EXIT	None

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4	SEVONPEND	Determines whether an interrupt transition from inactive state to pending state is a wakeup event: 0: transitions from inactive to pending are not wakeup events. 1: transitions from inactive to pending are wakeup events. Default Value: 0
2	SLEEPDEEP	An implementation can use this bit to select DeepSleep power mode upon execution of WFI/ WFE: 0: Select Sleep mode 1: Select DeepSleep Default Value: 0
1	SLEEPONEXIT	Determines whether, on an exit from an ISR that returns to the base level of execution priority, the processor enters a sleep state: 0 do not enter sleep state. 1 enter sleep state. Default Value: 0

## 2.1.39 CM0P\_CCR

Configuration and Control Register

Address: 0xE000ED14

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				R	None		
HW Access	None				None	None		
Name	None [7:4]				UNALIGN_ TRP	None [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None						R	None
HW Access	None						None	None
Name	None [15:10]						STKALIGN	None

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9	STKALIGN	1: On exception entry, the SP used prior to the exception is adjusted to be 8-byte aligned and the context to restore it is saved. The SP is restored on the associated exception return. Default Value: 1
3	UNALIGN_TRP	1: unaligned word and halfword accesses generate a HardFault exception. Default Value: 1

## 2.1.40 CM0P\_SHPR2

System Handler Priority Register 2

Address: 0xE000ED1C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW		None					
HW Access	R		None					
Name	PRI_11 [31:30]		None [29:24]					

Bits	Name	Description
31 : 30	PRI_11	Priority of system handler 11, SVCall Default Value: 0

## 2.1.41 CM0P\_SHPR3

System Handler Priority Register 3

Address: 0xE000ED20

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	RW		None					
HW Access	R		None					
Name	PRI_14 [23:22]		None [21:16]					
Bits	31	30	29	28	27	26	25	24
SW Access	RW		None					
HW Access	R		None					
Name	PRI_15 [31:30]		None [29:24]					

Bits	Name	Description
31 : 30	PRI_15	Priority of system handler 15, SysTick Default Value: 0
23 : 22	PRI_14	Priority of system handler 14, PendSV Default Value: 0

## 2.1.42 CM0P\_SHCSR

System Handler Control and State Register

Address: 0xE000ED24

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW	None						
HW Access	RW	None						
Name	SVCALL- PENDEDED	None [14:8]						
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15	SVCALLPENDEDED	0 SVCAll is not pending. 1 SVCAll is pending. This bit reflects the pending state on a read, and updates the pending state, to the value written, on a write. (Pending state bits are set to 1 when an exception occurs, and are cleared to 0 when an exception becomes active.) Default Value: 0

## 2.1.43 CM0P\_SCS\_PID4

System Control Space ROM Table Peripheral ID #4

Address: 0xE000EFD0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Peripheral ID #4 Default Value: 4

## 2.1.44 CM0P\_SCS\_PID0

System Control Space ROM Table Peripheral ID #0

Address: 0xE000EFE0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Peripheral ID #0 Default Value: 8

## 2.1.45 CM0P\_SCS\_PID1

System Control Space ROM Table Peripheral ID #1

Address: 0xE000EFE4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Peripheral ID #1 Default Value: 176

## 2.1.46 CM0P\_SCS\_PID2

System Control Space ROM Table Peripheral ID #2

Address: 0xE000EFE8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Peripheral ID #2 Default Value: 11

## 2.1.47 CM0P\_SCS\_PID3

System Control Space ROM Table Peripheral ID #3

Address: 0xE000EFEC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Peripheral ID #3 Default Value: 0

## 2.1.48 CM0P\_SCS\_CID0

System Control Space ROM Table Component ID #0

Address: 0xE000EFF0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Component ID #0 Default Value: 13

## 2.1.49 CM0P\_SCS\_CID1

System Control Space ROM Table Component ID #1

Address: 0xE000EFF4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Component ID #1 Default Value: 224

## 2.1.50 CM0P\_SCS\_CID2

System Control Space ROM Table Component ID #2

Address: 0xE000EFF8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Component ID #2 Default Value: 5

## 2.1.51 CM0P\_SCS\_CID3

System Control Space ROM Table Component ID #3

Address: 0xE000E0FC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Component ID #3 Default Value: 177

## 2.1.52 CM0P\_ROM\_SCS

CM0+ CoreSight ROM Table Peripheral #0

Address: 0xE00FF000

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Offset to SCS ROM Table Default Value: 4293980163

## 2.1.53 CM0P\_ROM\_DWT

CM0+ CoreSight ROM Table Peripheral #1

Address: 0xE00FF004

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Offset to DWT ROM Table Default Value: 4293926915

## 2.1.54 CM0P\_ROM\_BPU

CM0+ CoreSight ROM Table Peripheral #2

Address: 0xE00FF008

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Offset to BPU ROM Table Default Value: 4293931011

## 2.1.55 CM0P\_ROM\_END

CM0+ CoreSight ROM Table End Marker

Address: 0xE00FF00C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	End marker in peripheral list Default Value: 0

## 2.1.56 CM0P\_ROM\_CSMT

CM0+ CoreSight ROM Table Memory Type

Address: 0xE00FFFCC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Memory Type Default Value: 1

## 2.1.57 CM0P\_ROM\_PID4

CM0+ CoreSight ROM Table Peripheral ID #4

Address: 0xE00FFFD0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Peripheral ID #4 Default Value: 4

## 2.1.58 CM0P\_ROM\_PID0

CM0+ CoreSight ROM Table Peripheral ID #0

Address: 0xE00FFE0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Peripheral ID #0 Default Value: 192

## 2.1.59 CM0P\_ROM\_PID1

CM0+ CoreSight ROM Table Peripheral ID #1

Address: 0xE00FFE4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Peripheral ID #1 Default Value: 180

## 2.1.60 CM0P\_ROM\_PID2

CM0+ CoreSight ROM Table Peripheral ID #2

Address: 0xE00FFE8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Peripheral ID #2 Default Value: 11

## 2.1.61 CM0P\_ROM\_PID3

CM0+ CoreSight ROM Table Peripheral ID #3

Address: 0xE00FFEC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Peripheral ID #3 Default Value: 0

## 2.1.62 CM0P\_ROM\_CID0

CM0+ CoreSight ROM Table Component ID #0

Address: 0xE00FFF0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Component ID #0 Default Value: 13

## 2.1.63 CM0P\_ROM\_CID1

CM0+ CoreSight ROM Table Component ID #1

Address: 0xE00FFF4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Component ID #1 Default Value: 16

## 2.1.64 CM0P\_ROM\_CID2

CM0+ CoreSight ROM Table Component ID #2

Address: 0xE00FFF8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Component ID #2 Default Value: 5

## 2.1.65 CM0P\_ROM\_CID3

CM0+ CoreSight ROM Table Component ID #3

Address: 0xE00FFFC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Component ID #3 Default Value: 177

## 3 TCPWM - Individual Counter (CNT) Registers



This section discusses the CNT registers. It lists all the registers in mapping tables, in address order.

### 3.1 Register Details

Register Name	Address
TCPWM_CNT0_CTRL	0x40010100
TCPWM_CNT0_STATUS	0x40010104
TCPWM_CNT0_COUNTER	0x40010108
TCPWM_CNT0_CC	0x4001010C
TCPWM_CNT0_CC_BUFF	0x40010110
TCPWM_CNT0_PERIOD	0x40010114
TCPWM_CNT0_PERIOD_BUFF	0x40010118
TCPWM_CNT0_TR_CTRL0	0x40010120
TCPWM_CNT0_TR_CTRL1	0x40010124
TCPWM_CNT0_TR_CTRL2	0x40010128
TCPWM_CNT0_INTR	0x40010130
TCPWM_CNT0_INTR_SET	0x40010134
TCPWM_CNT0_INTR_MASK	0x40010138
TCPWM_CNT0_INTR_MASKED	0x4001013C
TCPWM_CNT1_CTRL	0x40010140
TCPWM_CNT1_STATUS	0x40010144
TCPWM_CNT1_COUNTER	0x40010148
TCPWM_CNT1_CC	0x4001014C
TCPWM_CNT1_CC_BUFF	0x40010150
TCPWM_CNT1_PERIOD	0x40010154
TCPWM_CNT1_PERIOD_BUFF	0x40010158
TCPWM_CNT1_TR_CTRL0	0x40010160
TCPWM_CNT1_TR_CTRL1	0x40010164
TCPWM_CNT1_TR_CTRL2	0x40010168
TCPWM_CNT1_INTR	0x40010170
TCPWM_CNT1_INTR_SET	0x40010174
TCPWM_CNT1_INTR_MASK	0x40010178

Register Name	Address
TCPWM_CNT1_INTR_MASKED	0x4001017C
TCPWM_CNT2_CTRL	0x40010180
TCPWM_CNT2_STATUS	0x40010184
TCPWM_CNT2_COUNTER	0x40010188
TCPWM_CNT2_CC	0x4001018C
TCPWM_CNT2_CC_BUFF	0x40010190
TCPWM_CNT2_PERIOD	0x40010194
TCPWM_CNT2_PERIOD_BUFF	0x40010198
TCPWM_CNT2_TR_CTRL0	0x400101A0
TCPWM_CNT2_TR_CTRL1	0x400101A4
TCPWM_CNT2_TR_CTRL2	0x400101A8
TCPWM_CNT2_INTR	0x400101B0
TCPWM_CNT2_INTR_SET	0x400101B4
TCPWM_CNT2_INTR_MASK	0x400101B8
TCPWM_CNT2_INTR_MASKED	0x400101BC
TCPWM_CNT3_CTRL	0x400101C0
TCPWM_CNT3_STATUS	0x400101C4
TCPWM_CNT3_COUNTER	0x400101C8
TCPWM_CNT3_CC	0x400101CC
TCPWM_CNT3_CC_BUFF	0x400101D0
TCPWM_CNT3_PERIOD	0x400101D4
TCPWM_CNT3_PERIOD_BUFF	0x400101D8
TCPWM_CNT3_TR_CTRL0	0x400101E0
TCPWM_CNT3_TR_CTRL1	0x400101E4
TCPWM_CNT3_TR_CTRL2	0x400101E8
TCPWM_CNT3_INTR	0x400101F0
TCPWM_CNT3_INTR_SET	0x400101F4
TCPWM_CNT3_INTR_MASK	0x400101F8
TCPWM_CNT3_INTR_MASKED	0x400101FC
TCPWM_CNT4_CTRL	0x40010200
TCPWM_CNT4_STATUS	0x40010204
TCPWM_CNT4_COUNTER	0x40010208
TCPWM_CNT4_CC	0x4001020C
TCPWM_CNT4_CC_BUFF	0x40010210
TCPWM_CNT4_PERIOD	0x40010214
TCPWM_CNT4_PERIOD_BUFF	0x40010218
TCPWM_CNT4_TR_CTRL0	0x40010220
TCPWM_CNT4_TR_CTRL1	0x40010224
TCPWM_CNT4_TR_CTRL2	0x40010228
TCPWM_CNT4_INTR	0x40010230
TCPWM_CNT4_INTR_SET	0x40010234
TCPWM_CNT4_INTR_MASK	0x40010238

Register Name	Address
TCPWM_CNT4_INTR_MASKED	0x4001023C
TCPWM_CNT5_CTRL	0x40010240
TCPWM_CNT5_STATUS	0x40010244
TCPWM_CNT5_COUNTER	0x40010248
TCPWM_CNT5_CC	0x4001024C
TCPWM_CNT5_CC_BUFF	0x40010250
TCPWM_CNT5_PERIOD	0x40010254
TCPWM_CNT5_PERIOD_BUFF	0x40010258
TCPWM_CNT5_TR_CTRL0	0x40010260
TCPWM_CNT5_TR_CTRL1	0x40010264
TCPWM_CNT5_TR_CTRL2	0x40010268
TCPWM_CNT5_INTR	0x40010270
TCPWM_CNT5_INTR_SET	0x40010274
TCPWM_CNT5_INTR_MASK	0x40010278
TCPWM_CNT5_INTR_MASKED	0x4001027C
TCPWM_CNT6_CTRL	0x40010280
TCPWM_CNT6_STATUS	0x40010284
TCPWM_CNT6_COUNTER	0x40010288
TCPWM_CNT6_CC	0x4001028C
TCPWM_CNT6_CC_BUFF	0x40010290
TCPWM_CNT6_PERIOD	0x40010294
TCPWM_CNT6_PERIOD_BUFF	0x40010298
TCPWM_CNT6_TR_CTRL0	0x400102A0
TCPWM_CNT6_TR_CTRL1	0x400102A4
TCPWM_CNT6_TR_CTRL2	0x400102A8
TCPWM_CNT6_INTR	0x400102B0
TCPWM_CNT6_INTR_SET	0x400102B4
TCPWM_CNT6_INTR_MASK	0x400102B8
TCPWM_CNT6_INTR_MASKED	0x400102BC
TCPWM_CNT7_CTRL	0x400102C0
TCPWM_CNT7_STATUS	0x400102C4
TCPWM_CNT7_COUNTER	0x400102C8
TCPWM_CNT7_CC	0x400102CC
TCPWM_CNT7_CC_BUFF	0x400102D0
TCPWM_CNT7_PERIOD	0x400102D4
TCPWM_CNT7_PERIOD_BUFF	0x400102D8
TCPWM_CNT7_TR_CTRL0	0x400102E0
TCPWM_CNT7_TR_CTRL1	0x400102E4
TCPWM_CNT7_TR_CTRL2	0x400102E8
TCPWM_CNT7_INTR	0x400102F0
TCPWM_CNT7_INTR_SET	0x400102F4
TCPWM_CNT7_INTR_MASK	0x400102F8

Register Name	Address
TCPWM_CNT7_INTR_MASKED	0x400102FC

  

Register Name	Address
TCPWM_CNT0_CTRL	0x40010100
TCPWM_CNT0_STATUS	0x40010104
TCPWM_CNT0_COUNTER	0x40010108
TCPWM_CNT0_CC	0x4001010C
TCPWM_CNT0_CC_BUFF	0x40010110
TCPWM_CNT0_PERIOD	0x40010114
TCPWM_CNT0_PERIOD_BUFF	0x40010118
TCPWM_CNT0_TR_CTRL0	0x40010120
TCPWM_CNT0_TR_CTRL1	0x40010124
TCPWM_CNT0_TR_CTRL2	0x40010128
TCPWM_CNT0_INTR	0x40010130
TCPWM_CNT0_INTR_SET	0x40010134
TCPWM_CNT0_INTR_MASK	0x40010138
TCPWM_CNT0_INTR_MASKED	0x4001013C
TCPWM_CNT1_CTRL	0x40010140
TCPWM_CNT1_STATUS	0x40010144
TCPWM_CNT1_COUNTER	0x40010148
TCPWM_CNT1_CC	0x4001014C
TCPWM_CNT1_CC_BUFF	0x40010150
TCPWM_CNT1_PERIOD	0x40010154
TCPWM_CNT1_PERIOD_BUFF	0x40010158
TCPWM_CNT1_TR_CTRL0	0x40010160
TCPWM_CNT1_TR_CTRL1	0x40010164
TCPWM_CNT1_TR_CTRL2	0x40010168
TCPWM_CNT1_INTR	0x40010170
TCPWM_CNT1_INTR_SET	0x40010174
TCPWM_CNT1_INTR_MASK	0x40010178
TCPWM_CNT1_INTR_MASKED	0x4001017C
TCPWM_CNT2_CTRL	0x40010180
TCPWM_CNT2_STATUS	0x40010184
TCPWM_CNT2_COUNTER	0x40010188
TCPWM_CNT2_CC	0x4001018C
TCPWM_CNT2_CC_BUFF	0x40010190
TCPWM_CNT2_PERIOD	0x40010194
TCPWM_CNT2_PERIOD_BUFF	0x40010198
TCPWM_CNT2_TR_CTRL0	0x400101A0
TCPWM_CNT2_TR_CTRL1	0x400101A4
TCPWM_CNT2_TR_CTRL2	0x400101A8
TCPWM_CNT2_INTR	0x400101B0
TCPWM_CNT2_INTR_SET	0x400101B4

Register Name	Address
TCPWM_CNT2_INTR_MASK	0x400101B8
TCPWM_CNT2_INTR_MASKED	0x400101BC
TCPWM_CNT3_CTRL	0x400101C0
TCPWM_CNT3_STATUS	0x400101C4
TCPWM_CNT3_COUNTER	0x400101C8
TCPWM_CNT3_CC	0x400101CC
TCPWM_CNT3_CC_BUFF	0x400101D0
TCPWM_CNT3_PERIOD	0x400101D4
TCPWM_CNT3_PERIOD_BUFF	0x400101D8
TCPWM_CNT3_TR_CTRL0	0x400101E0
TCPWM_CNT3_TR_CTRL1	0x400101E4
TCPWM_CNT3_TR_CTRL2	0x400101E8
TCPWM_CNT3_INTR	0x400101F0
TCPWM_CNT3_INTR_SET	0x400101F4
TCPWM_CNT3_INTR_MASK	0x400101F8
TCPWM_CNT3_INTR_MASKED	0x400101FC
TCPWM_CNT4_CTRL	0x40010200
TCPWM_CNT4_STATUS	0x40010204
TCPWM_CNT4_COUNTER	0x40010208
TCPWM_CNT4_CC	0x4001020C
TCPWM_CNT4_CC_BUFF	0x40010210
TCPWM_CNT4_PERIOD	0x40010214
TCPWM_CNT4_PERIOD_BUFF	0x40010218
TCPWM_CNT4_TR_CTRL0	0x40010220
TCPWM_CNT4_TR_CTRL1	0x40010224
TCPWM_CNT4_TR_CTRL2	0x40010228
TCPWM_CNT4_INTR	0x40010230
TCPWM_CNT4_INTR_SET	0x40010234
TCPWM_CNT4_INTR_MASK	0x40010238
TCPWM_CNT4_INTR_MASKED	0x4001023C
TCPWM_CNT5_CTRL	0x40010240
TCPWM_CNT5_STATUS	0x40010244
TCPWM_CNT5_COUNTER	0x40010248
TCPWM_CNT5_CC	0x4001024C
TCPWM_CNT5_CC_BUFF	0x40010250
TCPWM_CNT5_PERIOD	0x40010254
TCPWM_CNT5_PERIOD_BUFF	0x40010258
TCPWM_CNT5_TR_CTRL0	0x40010260
TCPWM_CNT5_TR_CTRL1	0x40010264
TCPWM_CNT5_TR_CTRL2	0x40010268
TCPWM_CNT5_INTR	0x40010270
TCPWM_CNT5_INTR_SET	0x40010274

Register Name	Address
TCPWM_CNT5_INTR_MASK	0x40010278
TCPWM_CNT5_INTR_MASKED	0x4001027C
TCPWM_CNT6_CTRL	0x40010280
TCPWM_CNT6_STATUS	0x40010284
TCPWM_CNT6_COUNTER	0x40010288
TCPWM_CNT6_CC	0x4001028C
TCPWM_CNT6_CC_BUFF	0x40010290
TCPWM_CNT6_PERIOD	0x40010294
TCPWM_CNT6_PERIOD_BUFF	0x40010298
TCPWM_CNT6_TR_CTRL0	0x400102A0
TCPWM_CNT6_TR_CTRL1	0x400102A4
TCPWM_CNT6_TR_CTRL2	0x400102A8
TCPWM_CNT6_INTR	0x400102B0
TCPWM_CNT6_INTR_SET	0x400102B4
TCPWM_CNT6_INTR_MASK	0x400102B8
TCPWM_CNT6_INTR_MASKED	0x400102BC
TCPWM_CNT7_CTRL	0x400102C0
TCPWM_CNT7_STATUS	0x400102C4
TCPWM_CNT7_COUNTER	0x400102C8
TCPWM_CNT7_CC	0x400102CC
TCPWM_CNT7_CC_BUFF	0x400102D0
TCPWM_CNT7_PERIOD	0x400102D4
TCPWM_CNT7_PERIOD_BUFF	0x400102D8
TCPWM_CNT7_TR_CTRL0	0x400102E0
TCPWM_CNT7_TR_CTRL1	0x400102E4
TCPWM_CNT7_TR_CTRL2	0x400102E8
TCPWM_CNT7_INTR	0x400102F0
TCPWM_CNT7_INTR_SET	0x400102F4
TCPWM_CNT7_INTR_MASK	0x400102F8
TCPWM_CNT7_INTR_MASKED	0x400102FC

### 3.1.1 TCPWM\_CNT0\_CTRL

Counter control register

Address: 0x40010100

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [7:4]				PWM_STO P_ON_KILL	PWM_SYN C_KILL	AUTO_REL OAD_PERI OD	AUTO_REL OAD_CC

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	GENERIC [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None		RW		None	RW	RW	
HW Access	None		R		None	R	R	
Name	None [23:22]		QUADRATURE_MODE [21:20]		None	ONE_SHOT	UP_DOWN_MODE [17:16]	

  

Bits	31	30	29	28	27	26	25	24
SW Access	None					RW		
HW Access	None					R		
Name	None [31:27]					MODE [26:24]		

Bits	Name	Description
26 : 24	MODE	Counter mode. Default Value: 0  <b>0x0: TIMER:</b> Timer mode  <b>0x2: CAPTURE:</b> Capture mode  <b>0x3: QUAD:</b> Quadrature encoding mode  <b>0x4: PWM:</b> Pulse width modulation (PWM) mode  <b>0x5: PWM_DT:</b> PWM with deadtime insertion mode  <b>0x6: PWM_PR:</b> Pseudo random pulse width modulation

### 3.1.1 TCPWM\_CNT0\_CTRL (continued)

21 : 20	QUADRATURE_MODE	<p>In QUAD mode selects quadrature encoding mode (X1/X2/X4).          In PWM, PWM_DT and PWM_PR modes, these two bits can be used to invert "dt_line_out" and "dt_line_compl_out". Inversion is the last step in generation of "dt_line_out" and "dt_line_compl_out"; i.e. a disabled output line "dt_line_out" has the value QUADRATURE_MODE[0] and a disabled output line "dt_line_compl_out" has the value QUADRATURE_MODE[1].          Default Value: 0</p> <p><b>0x0: X1:</b>          X1 encoding (QUAD mode)</p> <p><b>0x1: X2:</b>          X2 encoding (QUAD mode)</p> <p><b>0x1: INV_OUT:</b>          When bit 0 is '1', QUADRATURE_MODE[0] inverts "dt_line_out" (PWM/PWM_DT modes)</p> <p><b>0x2: X4:</b>          X4 encoding (QUAD mode)</p> <p><b>0x2: INV_COMPL_OUT:</b>          When bit 1 is '1', QUADRATURE_MODE[1] inverts "dt_line_compl_out" (PWM/PWM_DT modes)</p>
18	ONE_SHOT	<p>When '0', counter runs continuous. When '1', counter is turned off by hardware when a terminal count event is generated.          Default Value: 0</p>
17 : 16	UP_DOWN_MODE	<p>Determines counter direction.          Default Value: 0</p> <p><b>0x0: COUNT_UP:</b>          Count up (to PERIOD). An overflow event is generated when the counter reaches PERIOD. A terminal count event is generated when the counter reaches PERIOD.</p> <p><b>0x1: COUNT_DOWN:</b>          Count down (to "0"). An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".</p> <p><b>0x2: COUNT_UPDN1:</b>          Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".</p> <p><b>0x3: COUNT_UPDN2:</b>          Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0" AND when the counter reaches PERIOD (this counter direction can be used for PWM functionality with asymmetrical updates).</p>
15 : 8	GENERIC	<p>Generic 8-bit control field. In PWM_DT mode, this field is used to determine the dead time: amount of dead time cycles in the counter clock domain. In all other modes, the lower 3 bits of this field determine pre-scaling of the selected counter clock.          Default Value: 0</p> <p><b>0x0: DIVBY1:</b>          Divide by 1 (other-than-PWM_DT mode)</p> <p><b>0x1: DIVBY2:</b>          Divide by 2 (other-than-PWM_DT mode)</p> <p><b>0x2: DIVBY4:</b>          Divide by 4 (other-than-PWM_DT mode)</p>

### 3.1.1 TCPWM\_CNT0\_CTRL (continued)

		<b>0x3: DIVBY8:</b> Divide by 8 (other-than-PWM_DT mode)
		<b>0x4: DIVBY16:</b> Divide by 16 (other-than-PWM_DT mode)
		<b>0x5: DIVBY32:</b> Divide by 32 (other-than-PWM_DT mode)
		<b>0x6: DIVBY64:</b> Divide by 64 (other-than-PWM_DT mode)
		<b>0x7: DIVBY128:</b> Divide by 128 (other-than-PWM_DT mode)
3	PWM_STOP_ON_KILL	Specifies whether the counter stops on a kill events: '0': kill event does NOT stop counter. '1': kill event stops counter.  This field has a function in PWM, PWM_DT and PWM_PR modes only. Default Value: 0
2	PWM_SYNC_KILL	Specifies asynchronous/synchronous kill behavior: '1': synchronous kill mode: the kill event disables the "dt_line_out" and "dt_line_compl_out" signals till the next terminal count event (synchronous kill). In synchronous kill mode, STOP_EDGE should be RISING_EDGE. '0': asynchronous kill mode: the kill event only disables the "dt_line_out" and "dt_line_compl_out" signals when present. In asynchronous kill mode, STOP_EDGE should be NO_EDGE_DET.  This field has a function in PWM and PWM_DT modes only. This field is only used when PWM_STOP_ON_KILL is '0'. Default Value: 0
1	AUTO_RELOAD_PERIOD	Specifies switching of the PERIOD and buffered PERIOD values. This field has a function in PWM, PWM_DT and PWM_PR modes. '0': never switch. '1': switch on a terminal count event with and actively pending siwtch event. Default Value: 0
0	AUTO_RELOAD_CC	Specifies switching of the CC and buffered CC values. This field has a function in TIMER, PWM, PWM_DT and PWM_PR modes. Timer mode: '0': never switch. '1': switch on a compare match event. PWM, PWM_DT, PWM_PR modes: '0': never switch. '1': switch on a terminal count event with an actively pending switch event. Default Value: 0

### 3.1.2 TCPWM\_CNT0\_STATUS

Counter status register

Address: 0x40010104

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access	None							RW
Name	None [7:1]							DOWN

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	GENERIC [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	None						
HW Access	RW	None						
Name	RUNNING	None [30:24]						

Bits	Name	Description
31	RUNNING	When '0', the counter is NOT running. When '1', the counter is running. Default Value: 0
15 : 8	GENERIC	Generic 8-bit counter field. In PWM_DT mode, this counter is used for dead time insertion. In all other modes, this counter is used for pre-scaling the selected counter clock. PWM_DT mode can NOT use prescaled clock functionality. Default Value: 0
0	DOWN	When '0', counter is counting up. When '1', counter is counting down. In QUAD mode, this field indicates the direction of the latest counter change: '0' when last incremented and '1' when last decremented. Default Value: 0

### 3.1.3 TCPWM\_CNT0\_COUNTER

Counter count register

Address: 0x40010108

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	COUNTER [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	COUNTER [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	COUNTER	16-bit counter value. It is advised to not write to this field when the counter is running. Default Value: 0

### 3.1.4 TCPWM\_CNT0\_CC

Counter compare/capture register

Address: 0x4001010C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CC [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CC [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	CC	In CAPTURE mode, captures the counter value. In other modes, compared to counter value. Default Value: 65535

### 3.1.5 TCPWM\_CNT0\_CC\_BUFF

Counter buffered compare/capture register

Address: 0x40010110

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CC [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CC [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	CC	Additional buffer for counter CC register. Default Value: 65535

### 3.1.6 TCPWM\_CNT0\_PERIOD

Counter period register

Address: 0x40010114

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	PERIOD [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	PERIOD [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	PERIOD	Period value: upper value of the counter. When the counter should count for n cycles, this field should be set to n-1. Default Value: 65535

### 3.1.7 TCPWM\_CNT0\_PERIOD\_BUFF

Counter buffered period register

Address: 0x40010118

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	PERIOD [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	PERIOD [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	PERIOD	Additional buffer for counter PERIOD register. Default Value: 65535

### 3.1.8 TCPWM\_CNT0\_TR\_CTRL0

Counter trigger control register 0

Address: 0x40010120

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW				RW			
HW Access	R				R			
Name	COUNT_SEL [7:4]				CAPTURE_SEL [3:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	RW				RW			
HW Access	R				R			
Name	STOP_SEL [15:12]				RELOAD_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				START_SEL [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19 : 16	START_SEL	Selects one of the 16 input triggers as a start trigger. In QUAD mode, this is the second phase (phi B). Default Value: 0
15 : 12	STOP_SEL	Selects one of the 16 input triggers as a stop trigger. In PWM, PWM_DT and PWM_PR modes, this is the kill trigger. In these modes, the kill trigger is used to either temporarily block the PWM outputs (PWM_STOP_ON_KILL is '0') or stop the functionality (PWM_STOP_ON_KILL is '1'). For the PWM and PWM_DT modes, the blocking of the output signals can be asynchronous (STOP_EDGE should be NO_EDGE_DET) in which case the blocking is as long as the trigger is '1' or synchronous (STOP_EDGE should be RISING_EDGE) in which case it extends till the next terminal count event. Default Value: 0
11 : 8	RELOAD_SEL	Selects one of the 16 input triggers as a reload trigger. In QUAD mode, this is the index or revolution pulse. In this mode, it will update the counter with the value in the TCPWM_CNTn_PERIOD register. Default Value: 0
7 : 4	COUNT_SEL	Selects one of the 16 input triggers as a count trigger. In QUAD mode, this is the first phase (phi A). Default setting selects input trigger 1, which is always '1'. Default Value: 1

### 3.1.8 TCPWM\_CNT0\_TR\_CTRL0 (continued)

3 : 0	CAPTURE_SEL	Selects one of the 16 input triggers as a capture trigger. Input trigger 0 is always '0' and input trigger is always '1'. In the PWM, PWM_DT and PWM_PR modes this trigger is used to switch the values if the compare and period registers with their buffer counterparts. Default Value: 0
-------	-------------	---

### 3.1.9 TCPWM\_CNT0\_TR\_CTRL1

Counter trigger control register 1

Address: 0x40010124

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW		RW		RW	
HW Access	R		R		R		R	
Name	STOP_EDGE [7:6]		RELOAD_EDGE [5:4]		COUNT_EDGE [3:2]		CAPTURE_EDGE [1:0]	

  

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						START_EDGE [9:8]	

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9 : 8	START_EDGE	<p>A start event will start the counter; i.e. the counter will become running. Starting does NOT enable the counter. A start event will not initialize the counter whereas the reload event does. Default Value: 3</p> <p><b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.</p> <p><b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.</p> <p><b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.</p> <p><b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.</p>
7 : 6	STOP_EDGE	<p>A stop event, will stop the counter; i.e. it will no longer be running. Stopping will NOT disable the counter. Default Value: 3</p> <p><b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.</p>

### 3.1.9 TCPWM\_CNT0\_TR\_CTRL1 (continued)

		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
5 : 4	RELOAD_EDGE	A reload event will initialize the counter. When counting up, the counter is initialized to "0". When counting down, the counter is initialized with PERIOD. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
3 : 2	COUNT_EDGE	A counter event will increase or decrease the counter by '1'. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
1 : 0	CAPTURE_EDGE	A capture event will copy the counter value into the CC register. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.

### 3.1.10 TCPWM\_CNT0\_TR\_CTRL2

Counter trigger control register 2

Address: 0x40010128

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW		RW		RW	
HW Access	None		R		R		R	
Name	None [7:6]		UNDERFLOW_MODE [5:4]		OVERFLOW_MODE [3:2]		CC_MATCH_MODE [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 4	UNDERFLOW_MODE	Determines the effect of a counter underflow event (COUNTER reaches "0") on the "line_out" output signals. Default Value: 3  <b>0x0: SET:</b> Set to '1'  <b>0x1: CLEAR:</b> Set to '0'  <b>0x2: INVERT:</b> Invert  <b>0x3: NO_CHANGE:</b> No Change
3 : 2	OVERFLOW_MODE	Determines the effect of a counter overflow event (COUNTER reaches PERIOD) on the "line_out" output signals. Default Value: 3  <b>0x0: SET:</b> Set to '1'

### 3.1.10 TCPWM\_CNT0\_TR\_CTRL2 (continued)

		<b>0x1: CLEAR:</b> Set to '0'
		<b>0x2: INVERT:</b> Invert
		<b>0x3: NO_CHANGE:</b> No Change
1 : 0	CC_MATCH_MODE	<p>Determines the effect of a compare match event (COUNTER equals CC register) on the "line_out" output signals. Note that INVERT is especially useful for center aligned pulse width modulation.</p> <p>To generate a duty cycle of 0%, the counter CC register should be set to "0". For a 100% duty cycle, the counter CC register should be set to larger than the counter PERIOD register.</p> <p>Default Value: 3</p> <p><b>0x0: SET:</b> Set to '1'</p> <p><b>0x1: CLEAR:</b> Set to '0'</p> <p><b>0x2: INVERT:</b> Invert</p> <p><b>0x3: NO_CHANGE:</b> No Change</p>

### 3.1.11 TCPWM\_CNT0\_INTR

Interrupt request register.

Address: 0x40010130

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1C	RW1C
HW Access	None						RW1S	RW1S
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Counter matches CC register event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
0	TC	Terminal count event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0

### 3.1.12 TCPWM\_CNT0\_INTR\_SET

Interrupt set request register.

Address: 0x40010134

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1S	RW1S
HW Access	None						A	A
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	TC	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

### 3.1.13 TCPWM\_CNT0\_INTR\_MASK

Interrupt mask register.

Address: 0x40010138

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TC	Mask bit for corresponding bit in interrupt request register. Default Value: 0

### 3.1.14 TCPWM\_CNT0\_INTR\_MASKED

Interrupt masked request register

Address: 0x4001013C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						R	R
HW Access	None						W	W
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Logical and of corresponding request and mask bits. Default Value: 0
0	TC	Logical and of corresponding request and mask bits. Default Value: 0

### 3.1.15 TCPWM\_CNT1\_CTRL

Counter control register

Address: 0x40010140

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [7:4]				PWM_STO P_ON_KILL	PWM_SYN C_KILL	AUTO_REL OAD_PERI OD	AUTO_REL OAD_CC

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	GENERIC [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None		RW		None	RW	RW	
HW Access	None		R		None	R	R	
Name	None [23:22]		QUADRATURE_MODE [21:20]		None	ONE_SHOT	UP_DOWN_MODE [17:16]	

  

Bits	31	30	29	28	27	26	25	24
SW Access	None					RW		
HW Access	None					R		
Name	None [31:27]					MODE [26:24]		

Bits	Name	Description
26 : 24	MODE	Counter mode. Default Value: 0  <b>0x0: TIMER:</b> Timer mode  <b>0x2: CAPTURE:</b> Capture mode  <b>0x3: QUAD:</b> Quadrature encoding mode  <b>0x4: PWM:</b> Pulse width modulation (PWM) mode  <b>0x5: PWM_DT:</b> PWM with deadtime insertion mode  <b>0x6: PWM_PR:</b> Pseudo random pulse width modulation

### 3.1.15 TCPWM\_CNT1\_CTRL (continued)

21 : 20	QUADRATURE_MODE	<p>In QUAD mode selects quadrature encoding mode (X1/X2/X4).          In PWM, PWM_DT and PWM_PR modes, these two bits can be used to invert "dt_line_out" and "dt_line_compl_out". Inversion is the last step in generation of "dt_line_out" and "dt_line_compl_out"; i.e. a disabled output line "dt_line_out" has the value QUADRATURE_MODE[0] and a disabled output line "dt_line_compl_out" has the value QUADRATURE_MODE[1].          Default Value: 0</p> <p><b>0x0: X1:</b>          X1 encoding (QUAD mode)</p> <p><b>0x1: X2:</b>          X2 encoding (QUAD mode)</p> <p><b>0x1: INV_OUT:</b>          When bit 0 is '1', QUADRATURE_MODE[0] inverts "dt_line_out" (PWM/PWM_DT modes)</p> <p><b>0x2: X4:</b>          X4 encoding (QUAD mode)</p> <p><b>0x2: INV_COMPL_OUT:</b>          When bit 1 is '1', QUADRATURE_MODE[1] inverts "dt_line_compl_out" (PWM/PWM_DT modes)</p>
18	ONE_SHOT	<p>When '0', counter runs continuous. When '1', counter is turned off by hardware when a terminal count event is generated.          Default Value: 0</p>
17 : 16	UP_DOWN_MODE	<p>Determines counter direction.          Default Value: 0</p> <p><b>0x0: COUNT_UP:</b>          Count up (to PERIOD). An overflow event is generated when the counter reaches PERIOD. A terminal count event is generated when the counter reaches PERIOD.</p> <p><b>0x1: COUNT_DOWN:</b>          Count down (to "0"). An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".</p> <p><b>0x2: COUNT_UPDN1:</b>          Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".</p> <p><b>0x3: COUNT_UPDN2:</b>          Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0" AND when the counter reaches PERIOD (this counter direction can be used for PWM functionality with asymmetrical updates).</p>
15 : 8	GENERIC	<p>Generic 8-bit control field. In PWM_DT mode, this field is used to determine the dead time: amount of dead time cycles in the counter clock domain. In all other modes, the lower 3 bits of this field determine pre-scaling of the selected counter clock.          Default Value: 0</p> <p><b>0x0: DIVBY1:</b>          Divide by 1 (other-than-PWM_DT mode)</p> <p><b>0x1: DIVBY2:</b>          Divide by 2 (other-than-PWM_DT mode)</p> <p><b>0x2: DIVBY4:</b>          Divide by 4 (other-than-PWM_DT mode)</p>

### 3.1.15 TCPWM\_CNT1\_CTRL (continued)

		<b>0x3: DIVBY8:</b> Divide by 8 (other-than-PWM_DT mode)
		<b>0x4: DIVBY16:</b> Divide by 16 (other-than-PWM_DT mode)
		<b>0x5: DIVBY32:</b> Divide by 32 (other-than-PWM_DT mode)
		<b>0x6: DIVBY64:</b> Divide by 64 (other-than-PWM_DT mode)
		<b>0x7: DIVBY128:</b> Divide by 128 (other-than-PWM_DT mode)
3	PWM_STOP_ON_KILL	Specifies whether the counter stops on a kill events: '0': kill event does NOT stop counter. '1': kill event stops counter.  This field has a function in PWM, PWM_DT and PWM_PR modes only. Default Value: 0
2	PWM_SYNC_KILL	Specifies asynchronous/synchronous kill behavior: '1': synchronous kill mode: the kill event disables the "dt_line_out" and "dt_line_compl_out" signals till the next terminal count event (synchronous kill). In synchronous kill mode, STOP_EDGE should be RISING_EDGE. '0': asynchronous kill mode: the kill event only disables the "dt_line_out" and "dt_line_compl_out" signals when present. In asynchronous kill mode, STOP_EDGE should be NO_EDGE_DET.  This field has a function in PWM and PWM_DT modes only. This field is only used when PWM_STOP_ON_KILL is '0'. Default Value: 0
1	AUTO_RELOAD_PERIOD	Specifies switching of the PERIOD and buffered PERIOD values. This field has a function in PWM, PWM_DT and PWM_PR modes. '0': never switch. '1': switch on a terminal count event with and actively pending siwtch event. Default Value: 0
0	AUTO_RELOAD_CC	Specifies switching of the CC and buffered CC values. This field has a function in TIMER, PWM, PWM_DT and PWM_PR modes. Timer mode: '0': never switch. '1': switch on a compare match event. PWM, PWM_DT, PWM_PR modes: '0': never switch. '1': switch on a terminal count event with an actively pending switch event. Default Value: 0

### 3.1.16 TCPWM\_CNT1\_STATUS

Counter status register

Address: 0x40010144

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access	None							RW
Name	None [7:1]							DOWN

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	GENERIC [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	None						
HW Access	RW	None						
Name	RUNNING	None [30:24]						

Bits	Name	Description
31	RUNNING	When '0', the counter is NOT running. When '1', the counter is running. Default Value: 0
15 : 8	GENERIC	Generic 8-bit counter field. In PWM_DT mode, this counter is used for dead time insertion. In all other modes, this counter is used for pre-scaling the selected counter clock. PWM_DT mode can NOT use prescaled clock functionality. Default Value: 0
0	DOWN	When '0', counter is counting up. When '1', counter is counting down. In QUAD mode, this field indicates the direction of the latest counter change: '0' when last incremented and '1' when last decremented. Default Value: 0

### 3.1.17 TCPWM\_CNT1\_COUNTER

Counter count register

Address: 0x40010148

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	COUNTER [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	COUNTER [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	COUNTER	16-bit counter value. It is advised to not write to this field when the counter is running. Default Value: 0

### 3.1.18 TCPWM\_CNT1\_CC

Counter compare/capture register

Address: 0x4001014C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CC [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CC [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	CC	In CAPTURE mode, captures the counter value. In other modes, compared to counter value. Default Value: 65535

### 3.1.19 TCPWM\_CNT1\_CC\_BUFF

Counter buffered compare/capture register

Address: 0x40010150

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CC [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CC [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	CC	Additional buffer for counter CC register. Default Value: 65535

### 3.1.20 TCPWM\_CNT1\_PERIOD

Counter period register

Address: 0x40010154

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	PERIOD [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	PERIOD [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	PERIOD	Period value: upper value of the counter. When the counter should count for n cycles, this field should be set to n-1. Default Value: 65535

### 3.1.21 TCPWM\_CNT1\_PERIOD\_BUFF

Counter buffered period register

Address: 0x40010158

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	PERIOD [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	PERIOD [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	PERIOD	Additional buffer for counter PERIOD register. Default Value: 65535

### 3.1.22 TCPWM\_CNT1\_TR\_CTRL0

Counter trigger control register 0

Address: 0x40010160

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW				RW			
HW Access	R				R			
Name	COUNT_SEL [7:4]				CAPTURE_SEL [3:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	RW				RW			
HW Access	R				R			
Name	STOP_SEL [15:12]				RELOAD_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				START_SEL [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19 : 16	START_SEL	Selects one of the 16 input triggers as a start trigger. In QUAD mode, this is the second phase (phi B). Default Value: 0
15 : 12	STOP_SEL	Selects one of the 16 input triggers as a stop trigger. In PWM, PWM_DT and PWM_PR modes, this is the kill trigger. In these modes, the kill trigger is used to either temporarily block the PWM outputs (PWM_STOP_ON_KILL is '0') or stop the functionality (PWM_STOP_ON_KILL is '1'). For the PWM and PWM_DT modes, the blocking of the output signals can be asynchronous (STOP_EDGE should be NO_EDGE_DET) in which case the blocking is as long as the trigger is '1' or synchronous (STOP_EDGE should be RISING_EDGE) in which case it extends till the next terminal count event. Default Value: 0
11 : 8	RELOAD_SEL	Selects one of the 16 input triggers as a reload trigger. In QUAD mode, this is the index or revolution pulse. In this mode, it will update the counter with the value in the TCPWM_CNTn_PERIOD register. Default Value: 0
7 : 4	COUNT_SEL	Selects one of the 16 input triggers as a count trigger. In QUAD mode, this is the first phase (phi A). Default setting selects input trigger 1, which is always '1'. Default Value: 1

### 3.1.22 TCPWM\_CNT1\_TR\_CTRL0 (continued)

3 : 0	CAPTURE_SEL	Selects one of the 16 input triggers as a capture trigger. Input trigger 0 is always '0' and input trigger is always '1'. In the PWM, PWM_DT and PWM_PR modes this trigger is used to switch the values if the compare and period registers with their buffer counterparts. Default Value: 0
-------	-------------	---

### 3.1.23 TCPWM\_CNT1\_TR\_CTRL1

Counter trigger control register 1

Address: 0x40010164

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW		RW		RW	
HW Access	R		R		R		R	
Name	STOP_EDGE [7:6]		RELOAD_EDGE [5:4]		COUNT_EDGE [3:2]		CAPTURE_EDGE [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						START_EDGE [9:8]	

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9 : 8	START_EDGE	<p>A start event will start the counter; i.e. the counter will become running. Starting does NOT enable the counter. A start event will not initialize the counter whereas the reload event does. Default Value: 3</p> <p><b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.</p> <p><b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.</p> <p><b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.</p> <p><b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.</p>
7 : 6	STOP_EDGE	<p>A stop event, will stop the counter; i.e. it will no longer be running. Stopping will NOT disable the counter. Default Value: 3</p> <p><b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.</p>

### 3.1.23 TCPWM\_CNT1\_TR\_CTRL1 (continued)

		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
5 : 4	RELOAD_EDGE	A reload event will initialize the counter. When counting up, the counter is initialized to "0". When counting down, the counter is initialized with PERIOD. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
3 : 2	COUNT_EDGE	A counter event will increase or decrease the counter by '1'. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
1 : 0	CAPTURE_EDGE	A capture event will copy the counter value into the CC register. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.

### 3.1.24 TCPWM\_CNT1\_TR\_CTRL2

Counter trigger control register 2

Address: 0x40010168

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW		RW		RW	
HW Access	None		R		R		R	
Name	None [7:6]		UNDERFLOW_MODE [5:4]		OVERFLOW_MODE [3:2]		CC_MATCH_MODE [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 4	UNDERFLOW_MODE	Determines the effect of a counter underflow event (COUNTER reaches "0") on the "line_out" output signals. Default Value: 3  <b>0x0: SET:</b> Set to '1'  <b>0x1: CLEAR:</b> Set to '0'  <b>0x2: INVERT:</b> Invert  <b>0x3: NO_CHANGE:</b> No Change
3 : 2	OVERFLOW_MODE	Determines the effect of a counter overflow event (COUNTER reaches PERIOD) on the "line_out" output signals. Default Value: 3  <b>0x0: SET:</b> Set to '1'

### 3.1.24 TCPWM\_CNT1\_TR\_CTRL2 (continued)

		<b>0x1: CLEAR:</b> Set to '0'
		<b>0x2: INVERT:</b> Invert
		<b>0x3: NO_CHANGE:</b> No Change
1 : 0	CC_MATCH_MODE	<p>Determines the effect of a compare match event (COUNTER equals CC register) on the "line_out" output signals. Note that INVERT is especially useful for center aligned pulse width modulation.</p> <p>To generate a duty cycle of 0%, the counter CC register should be set to "0". For a 100% duty cycle, the counter CC register should be set to larger than the counter PERIOD register.</p> <p>Default Value: 3</p> <p><b>0x0: SET:</b> Set to '1'</p> <p><b>0x1: CLEAR:</b> Set to '0'</p> <p><b>0x2: INVERT:</b> Invert</p> <p><b>0x3: NO_CHANGE:</b> No Change</p>

### 3.1.25 TCPWM\_CNT1\_INTR

Interrupt request register.

Address: 0x40010170

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1C	RW1C
HW Access	None						RW1S	RW1S
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Counter matches CC register event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
0	TC	Terminal count event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0

### 3.1.26 TCPWM\_CNT1\_INTR\_SET

Interrupt set request register.

Address: 0x40010174

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1S	RW1S
HW Access	None						A	A
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	TC	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

### 3.1.27 TCPWM\_CNT1\_INTR\_MASK

Interrupt mask register.

Address: 0x40010178

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TC	Mask bit for corresponding bit in interrupt request register. Default Value: 0

### 3.1.28 TCPWM\_CNT1\_INTR\_MASKED

Interrupt masked request register

Address: 0x4001017C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						R	R
HW Access	None						W	W
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Logical and of corresponding request and mask bits. Default Value: 0
0	TC	Logical and of corresponding request and mask bits. Default Value: 0

### 3.1.29 TCPWM\_CNT2\_CTRL

Counter control register

Address: 0x40010180

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [7:4]				PWM_STO P_ON_KILL	PWM_SYN C_KILL	AUTO_REL OAD_PERI OD	AUTO_REL OAD_CC

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	GENERIC [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None		RW		None	RW	RW	
HW Access	None		R		None	R	R	
Name	None [23:22]		QUADRATURE_MODE [21:20]		None	ONE_SHOT	UP_DOWN_MODE [17:16]	

  

Bits	31	30	29	28	27	26	25	24
SW Access	None					RW		
HW Access	None					R		
Name	None [31:27]					MODE [26:24]		

Bits	Name	Description
26 : 24	MODE	Counter mode. Default Value: 0  <b>0x0: TIMER:</b> Timer mode  <b>0x2: CAPTURE:</b> Capture mode  <b>0x3: QUAD:</b> Quadrature encoding mode  <b>0x4: PWM:</b> Pulse width modulation (PWM) mode  <b>0x5: PWM_DT:</b> PWM with deadtime insertion mode  <b>0x6: PWM_PR:</b> Pseudo random pulse width modulation

### 3.1.29 TCPWM\_CNT2\_CTRL (continued)

21 : 20	QUADRATURE_MODE	<p>In QUAD mode selects quadrature encoding mode (X1/X2/X4).          In PWM, PWM_DT and PWM_PR modes, these two bits can be used to invert "dt_line_out" and "dt_line_compl_out". Inversion is the last step in generation of "dt_line_out" and "dt_line_compl_out"; i.e. a disabled output line "dt_line_out" has the value QUADRATURE_MODE[0] and a disabled output line "dt_line_compl_out" has the value QUADRATURE_MODE[1].          Default Value: 0</p> <p><b>0x0: X1:</b>          X1 encoding (QUAD mode)</p> <p><b>0x1: X2:</b>          X2 encoding (QUAD mode)</p> <p><b>0x1: INV_OUT:</b>          When bit 0 is '1', QUADRATURE_MODE[0] inverts "dt_line_out" (PWM/PWM_DT modes)</p> <p><b>0x2: X4:</b>          X4 encoding (QUAD mode)</p> <p><b>0x2: INV_COMPL_OUT:</b>          When bit 1 is '1', QUADRATURE_MODE[1] inverts "dt_line_compl_out" (PWM/PWM_DT modes)</p>
18	ONE_SHOT	<p>When '0', counter runs continuous. When '1', counter is turned off by hardware when a terminal count event is generated.          Default Value: 0</p>
17 : 16	UP_DOWN_MODE	<p>Determines counter direction.          Default Value: 0</p> <p><b>0x0: COUNT_UP:</b>          Count up (to PERIOD). An overflow event is generated when the counter reaches PERIOD. A terminal count event is generated when the counter reaches PERIOD.</p> <p><b>0x1: COUNT_DOWN:</b>          Count down (to "0"). An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".</p> <p><b>0x2: COUNT_UPDN1:</b>          Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".</p> <p><b>0x3: COUNT_UPDN2:</b>          Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0" AND when the counter reaches PERIOD (this counter direction can be used for PWM functionality with asymmetrical updates).</p>
15 : 8	GENERIC	<p>Generic 8-bit control field. In PWM_DT mode, this field is used to determine the dead time: amount of dead time cycles in the counter clock domain. In all other modes, the lower 3 bits of this field determine pre-scaling of the selected counter clock.          Default Value: 0</p> <p><b>0x0: DIVBY1:</b>          Divide by 1 (other-than-PWM_DT mode)</p> <p><b>0x1: DIVBY2:</b>          Divide by 2 (other-than-PWM_DT mode)</p> <p><b>0x2: DIVBY4:</b>          Divide by 4 (other-than-PWM_DT mode)</p>

### 3.1.29 TCPWM\_CNT2\_CTRL (continued)

		<b>0x3: DIVBY8:</b> Divide by 8 (other-than-PWM_DT mode)
		<b>0x4: DIVBY16:</b> Divide by 16 (other-than-PWM_DT mode)
		<b>0x5: DIVBY32:</b> Divide by 32 (other-than-PWM_DT mode)
		<b>0x6: DIVBY64:</b> Divide by 64 (other-than-PWM_DT mode)
		<b>0x7: DIVBY128:</b> Divide by 128 (other-than-PWM_DT mode)
3	PWM_STOP_ON_KILL	Specifies whether the counter stops on a kill events: '0': kill event does NOT stop counter. '1': kill event stops counter.  This field has a function in PWM, PWM_DT and PWM_PR modes only. Default Value: 0
2	PWM_SYNC_KILL	Specifies asynchronous/synchronous kill behavior: '1': synchronous kill mode: the kill event disables the "dt_line_out" and "dt_line_compl_out" signals till the next terminal count event (synchronous kill). In synchronous kill mode, STOP_EDGE should be RISING_EDGE. '0': asynchronous kill mode: the kill event only disables the "dt_line_out" and "dt_line_compl_out" signals when present. In asynchronous kill mode, STOP_EDGE should be NO_EDGE_DET.  This field has a function in PWM and PWM_DT modes only. This field is only used when PWM_STOP_ON_KILL is '0'. Default Value: 0
1	AUTO_RELOAD_PERIOD	Specifies switching of the PERIOD and buffered PERIOD values. This field has a function in PWM, PWM_DT and PWM_PR modes. '0': never switch. '1': switch on a terminal count event with and actively pending siwtch event. Default Value: 0
0	AUTO_RELOAD_CC	Specifies switching of the CC and buffered CC values. This field has a function in TIMER, PWM, PWM_DT and PWM_PR modes. Timer mode: '0': never switch. '1': switch on a compare match event. PWM, PWM_DT, PWM_PR modes: '0': never switch. '1': switch on a terminal count event with an actively pending switch event. Default Value: 0

### 3.1.30 TCPWM\_CNT2\_STATUS

Counter status register

Address: 0x40010184

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access	None							RW
Name	None [7:1]							DOWN

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	GENERIC [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	None						
HW Access	RW	None						
Name	RUNNING	None [30:24]						

Bits	Name	Description
31	RUNNING	When '0', the counter is NOT running. When '1', the counter is running. Default Value: 0
15 : 8	GENERIC	Generic 8-bit counter field. In PWM_DT mode, this counter is used for dead time insertion. In all other modes, this counter is used for pre-scaling the selected counter clock. PWM_DT mode can NOT use prescaled clock functionality. Default Value: 0
0	DOWN	When '0', counter is counting up. When '1', counter is counting down. In QUAD mode, this field indicates the direction of the latest counter change: '0' when last incremented and '1' when last decremented. Default Value: 0

### 3.1.31 TCPWM\_CNT2\_COUNTER

Counter count register

Address: 0x40010188

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	COUNTER [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	COUNTER [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	COUNTER	16-bit counter value. It is advised to not write to this field when the counter is running. Default Value: 0

### 3.1.32 TCPWM\_CNT2\_CC

Counter compare/capture register

Address: 0x4001018C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CC [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CC [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	CC	In CAPTURE mode, captures the counter value. In other modes, compared to counter value. Default Value: 65535

### 3.1.33 TCPWM\_CNT2\_CC\_BUFF

Counter buffered compare/capture register

Address: 0x40010190

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CC [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CC [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	CC	Additional buffer for counter CC register. Default Value: 65535

### 3.1.34 TCPWM\_CNT2\_PERIOD

Counter period register

Address: 0x40010194

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	PERIOD [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	PERIOD [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	PERIOD	Period value: upper value of the counter. When the counter should count for n cycles, this field should be set to n-1. Default Value: 65535

### 3.1.35 TCPWM\_CNT2\_PERIOD\_BUFF

Counter buffered period register

Address: 0x40010198

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	PERIOD [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	PERIOD [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	PERIOD	Additional buffer for counter PERIOD register. Default Value: 65535

### 3.1.36 TCPWM\_CNT2\_TR\_CTRL0

Counter trigger control register 0

Address: 0x400101A0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW				RW			
HW Access	R				R			
Name	COUNT_SEL [7:4]				CAPTURE_SEL [3:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	RW				RW			
HW Access	R				R			
Name	STOP_SEL [15:12]				RELOAD_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				START_SEL [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19 : 16	START_SEL	Selects one of the 16 input triggers as a start trigger. In QUAD mode, this is the second phase (phi B). Default Value: 0
15 : 12	STOP_SEL	Selects one of the 16 input triggers as a stop trigger. In PWM, PWM_DT and PWM_PR modes, this is the kill trigger. In these modes, the kill trigger is used to either temporarily block the PWM outputs (PWM_STOP_ON_KILL is '0') or stop the functionality (PWM_STOP_ON_KILL is '1'). For the PWM and PWM_DT modes, the blocking of the output signals can be asynchronous (STOP_EDGE should be NO_EDGE_DET) in which case the blocking is as long as the trigger is '1' or synchronous (STOP_EDGE should be RISING_EDGE) in which case it extends till the next terminal count event. Default Value: 0
11 : 8	RELOAD_SEL	Selects one of the 16 input triggers as a reload trigger. In QUAD mode, this is the index or revolution pulse. In this mode, it will update the counter with the value in the TCPWM_CNTn_PERIOD register. Default Value: 0
7 : 4	COUNT_SEL	Selects one of the 16 input triggers as a count trigger. In QUAD mode, this is the first phase (phi A). Default setting selects input trigger 1, which is always '1'. Default Value: 1

### 3.1.36 TCPWM\_CNT2\_TR\_CTRL0 (continued)

3 : 0	CAPTURE_SEL	Selects one of the 16 input triggers as a capture trigger. Input trigger 0 is always '0' and input trigger is always '1'. In the PWM, PWM_DT and PWM_PR modes this trigger is used to switch the values if the compare and period registers with their buffer counterparts. Default Value: 0
-------	-------------	---

### 3.1.37 TCPWM\_CNT2\_TR\_CTRL1

Counter trigger control register 1

Address: 0x400101A4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW		RW		RW	
HW Access	R		R		R		R	
Name	STOP_EDGE [7:6]		RELOAD_EDGE [5:4]		COUNT_EDGE [3:2]		CAPTURE_EDGE [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						START_EDGE [9:8]	

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9 : 8	START_EDGE	<p>A start event will start the counter; i.e. the counter will become running. Starting does NOT enable the counter. A start event will not initialize the counter whereas the reload event does. Default Value: 3</p> <p><b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.</p> <p><b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.</p> <p><b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.</p> <p><b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.</p>
7 : 6	STOP_EDGE	<p>A stop event, will stop the counter; i.e. it will no longer be running. Stopping will NOT disable the counter. Default Value: 3</p> <p><b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.</p>

### 3.1.37 TCPWM\_CNT2\_TR\_CTRL1 (continued)

		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
5 : 4	RELOAD_EDGE	A reload event will initialize the counter. When counting up, the counter is initialized to "0". When counting down, the counter is initialized with PERIOD. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
3 : 2	COUNT_EDGE	A counter event will increase or decrease the counter by '1'. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
1 : 0	CAPTURE_EDGE	A capture event will copy the counter value into the CC register. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.

### 3.1.38 TCPWM\_CNT2\_TR\_CTRL2

Counter trigger control register 2

Address: 0x400101A8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW		RW		RW	
HW Access	None		R		R		R	
Name	None [7:6]		UNDERFLOW_MODE [5:4]		OVERFLOW_MODE [3:2]		CC_MATCH_MODE [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 4	UNDERFLOW_MODE	Determines the effect of a counter underflow event (COUNTER reaches "0") on the "line_out" output signals. Default Value: 3  <b>0x0: SET:</b> Set to '1'  <b>0x1: CLEAR:</b> Set to '0'  <b>0x2: INVERT:</b> Invert  <b>0x3: NO_CHANGE:</b> No Change
3 : 2	OVERFLOW_MODE	Determines the effect of a counter overflow event (COUNTER reaches PERIOD) on the "line_out" output signals. Default Value: 3  <b>0x0: SET:</b> Set to '1'

### 3.1.38 TCPWM\_CNT2\_TR\_CTRL2 (continued)

		<b>0x1: CLEAR:</b> Set to '0'
		<b>0x2: INVERT:</b> Invert
		<b>0x3: NO_CHANGE:</b> No Change
1 : 0	CC_MATCH_MODE	<p>Determines the effect of a compare match event (COUNTER equals CC register) on the "line_out" output signals. Note that INVERT is especially useful for center aligned pulse width modulation.</p> <p>To generate a duty cycle of 0%, the counter CC register should be set to "0". For a 100% duty cycle, the counter CC register should be set to larger than the counter PERIOD register.</p> <p>Default Value: 3</p> <p><b>0x0: SET:</b> Set to '1'</p> <p><b>0x1: CLEAR:</b> Set to '0'</p> <p><b>0x2: INVERT:</b> Invert</p> <p><b>0x3: NO_CHANGE:</b> No Change</p>

### 3.1.39 TCPWM\_CNT2\_INTR

Interrupt request register.

Address: 0x400101B0

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1C	RW1C
HW Access	None						RW1S	RW1S
Name	None [7:2]						CC_MATCH	TC

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Counter matches CC register event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
0	TC	Terminal count event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0

### 3.1.40 TCPWM\_CNT2\_INTR\_SET

Interrupt set request register.

Address: 0x400101B4

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1S	RW1S
HW Access	None						A	A
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	TC	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

### 3.1.41 TCPWM\_CNT2\_INTR\_MASK

Interrupt mask register.

Address: 0x400101B8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TC	Mask bit for corresponding bit in interrupt request register. Default Value: 0

### 3.1.42 TCPWM\_CNT2\_INTR\_MASKED

Interrupt masked request register

Address: 0x400101BC

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						R	R
HW Access	None						W	W
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Logical and of corresponding request and mask bits. Default Value: 0
0	TC	Logical and of corresponding request and mask bits. Default Value: 0

### 3.1.43 TCPWM\_CNT3\_CTRL

Counter control register

Address: 0x400101C0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [7:4]				PWM_STO P_ON_KILL	PWM_SYN C_KILL	AUTO_REL OAD_PERI OD	AUTO_REL OAD_CC

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	GENERIC [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None		RW		None	RW	RW	
HW Access	None		R		None	R	R	
Name	None [23:22]		QUADRATURE_MODE [21:20]		None	ONE_SHOT	UP_DOWN_MODE [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	None					RW		
HW Access	None					R		
Name	None [31:27]					MODE [26:24]		

Bits	Name	Description
26 : 24	MODE	Counter mode. Default Value: 0  <b>0x0: TIMER:</b> Timer mode  <b>0x2: CAPTURE:</b> Capture mode  <b>0x3: QUAD:</b> Quadrature encoding mode  <b>0x4: PWM:</b> Pulse width modulation (PWM) mode  <b>0x5: PWM_DT:</b> PWM with deadtime insertion mode  <b>0x6: PWM_PR:</b> Pseudo random pulse width modulation

### 3.1.43 TCPWM\_CNT3\_CTRL (continued)

21 : 20	QUADRATURE_MODE	<p>In QUAD mode selects quadrature encoding mode (X1/X2/X4).          In PWM, PWM_DT and PWM_PR modes, these two bits can be used to invert "dt_line_out" and "dt_line_compl_out". Inversion is the last step in generation of "dt_line_out" and "dt_line_compl_out"; i.e. a disabled output line "dt_line_out" has the value QUADRATURE_MODE[0] and a disabled output line "dt_line_compl_out" has the value QUADRATURE_MODE[1].          Default Value: 0</p> <p><b>0x0: X1:</b>          X1 encoding (QUAD mode)</p> <p><b>0x1: X2:</b>          X2 encoding (QUAD mode)</p> <p><b>0x1: INV_OUT:</b>          When bit 0 is '1', QUADRATURE_MODE[0] inverts "dt_line_out" (PWM/PWM_DT modes)</p> <p><b>0x2: X4:</b>          X4 encoding (QUAD mode)</p> <p><b>0x2: INV_COMPL_OUT:</b>          When bit 1 is '1', QUADRATURE_MODE[1] inverts "dt_line_compl_out" (PWM/PWM_DT modes)</p>
18	ONE_SHOT	<p>When '0', counter runs continuous. When '1', counter is turned off by hardware when a terminal count event is generated.          Default Value: 0</p>
17 : 16	UP_DOWN_MODE	<p>Determines counter direction.          Default Value: 0</p> <p><b>0x0: COUNT_UP:</b>          Count up (to PERIOD). An overflow event is generated when the counter reaches PERIOD. A terminal count event is generated when the counter reaches PERIOD.</p> <p><b>0x1: COUNT_DOWN:</b>          Count down (to "0"). An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".</p> <p><b>0x2: COUNT_UPDN1:</b>          Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".</p> <p><b>0x3: COUNT_UPDN2:</b>          Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0" AND when the counter reaches PERIOD (this counter direction can be used for PWM functionality with asymmetrical updates).</p>
15 : 8	GENERIC	<p>Generic 8-bit control field. In PWM_DT mode, this field is used to determine the dead time: amount of dead time cycles in the counter clock domain. In all other modes, the lower 3 bits of this field determine pre-scaling of the selected counter clock.          Default Value: 0</p> <p><b>0x0: DIVBY1:</b>          Divide by 1 (other-than-PWM_DT mode)</p> <p><b>0x1: DIVBY2:</b>          Divide by 2 (other-than-PWM_DT mode)</p> <p><b>0x2: DIVBY4:</b>          Divide by 4 (other-than-PWM_DT mode)</p>

### 3.1.43 TCPWM\_CNT3\_CTRL (continued)

		<b>0x3: DIVBY8:</b> Divide by 8 (other-than-PWM_DT mode)
		<b>0x4: DIVBY16:</b> Divide by 16 (other-than-PWM_DT mode)
		<b>0x5: DIVBY32:</b> Divide by 32 (other-than-PWM_DT mode)
		<b>0x6: DIVBY64:</b> Divide by 64 (other-than-PWM_DT mode)
		<b>0x7: DIVBY128:</b> Divide by 128 (other-than-PWM_DT mode)
3	PWM_STOP_ON_KILL	Specifies whether the counter stops on a kill events: '0': kill event does NOT stop counter. '1': kill event stops counter.  This field has a function in PWM, PWM_DT and PWM_PR modes only. Default Value: 0
2	PWM_SYNC_KILL	Specifies asynchronous/synchronous kill behavior: '1': synchronous kill mode: the kill event disables the "dt_line_out" and "dt_line_compl_out" signals till the next terminal count event (synchronous kill). In synchronous kill mode, STOP_EDGE should be RISING_EDGE. '0': asynchronous kill mode: the kill event only disables the "dt_line_out" and "dt_line_compl_out" signals when present. In asynchronous kill mode, STOP_EDGE should be NO_EDGE_DET.  This field has a function in PWM and PWM_DT modes only. This field is only used when PWM_STOP_ON_KILL is '0'. Default Value: 0
1	AUTO_RELOAD_PERIOD	Specifies switching of the PERIOD and buffered PERIOD values. This field has a function in PWM, PWM_DT and PWM_PR modes. '0': never switch. '1': switch on a terminal count event with and actively pending siwtch event. Default Value: 0
0	AUTO_RELOAD_CC	Specifies switching of the CC and buffered CC values. This field has a function in TIMER, PWM, PWM_DT and PWM_PR modes. Timer mode: '0': never switch. '1': switch on a compare match event. PWM, PWM_DT, PWM_PR modes: '0': never switch. '1': switch on a terminal count event with an actively pending switch event. Default Value: 0

### 3.1.44 TCPWM\_CNT3\_STATUS

Counter status register

Address: 0x400101C4

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access	None							RW
Name	None [7:1]							DOWN

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	GENERIC [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	None						
HW Access	RW	None						
Name	RUNNING	None [30:24]						

Bits	Name	Description
31	RUNNING	When '0', the counter is NOT running. When '1', the counter is running. Default Value: 0
15 : 8	GENERIC	Generic 8-bit counter field. In PWM_DT mode, this counter is used for dead time insertion. In all other modes, this counter is used for pre-scaling the selected counter clock. PWM_DT mode can NOT use prescaled clock functionality. Default Value: 0
0	DOWN	When '0', counter is counting up. When '1', counter is counting down. In QUAD mode, this field indicates the direction of the latest counter change: '0' when last incremented and '1' when last decremented. Default Value: 0

### 3.1.45 TCPWM\_CNT3\_COUNTER

Counter count register

Address: 0x400101C8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	COUNTER [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	COUNTER [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	COUNTER	16-bit counter value. It is advised to not write to this field when the counter is running. Default Value: 0

### 3.1.46 TCPWM\_CNT3\_CC

Counter compare/capture register

Address: 0x400101CC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CC [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CC [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	CC	In CAPTURE mode, captures the counter value. In other modes, compared to counter value. Default Value: 65535

### 3.1.47 TCPWM\_CNT3\_CC\_BUFF

Counter buffered compare/capture register

Address: 0x400101D0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CC [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CC [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	CC	Additional buffer for counter CC register. Default Value: 65535

### 3.1.48 TCPWM\_CNT3\_PERIOD

Counter period register

Address: 0x400101D4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	PERIOD [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	PERIOD [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	PERIOD	Period value: upper value of the counter. When the counter should count for n cycles, this field should be set to n-1. Default Value: 65535

### 3.1.49 TCPWM\_CNT3\_PERIOD\_BUFF

Counter buffered period register

Address: 0x400101D8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	PERIOD [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	PERIOD [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	PERIOD	Additional buffer for counter PERIOD register. Default Value: 65535

### 3.1.50 TCPWM\_CNT3\_TR\_CTRL0

Counter trigger control register 0

Address: 0x400101E0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW				RW			
HW Access	R				R			
Name	COUNT_SEL [7:4]				CAPTURE_SEL [3:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	RW				RW			
HW Access	R				R			
Name	STOP_SEL [15:12]				RELOAD_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				START_SEL [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19 : 16	START_SEL	Selects one of the 16 input triggers as a start trigger. In QUAD mode, this is the second phase (phi B). Default Value: 0
15 : 12	STOP_SEL	Selects one of the 16 input triggers as a stop trigger. In PWM, PWM_DT and PWM_PR modes, this is the kill trigger. In these modes, the kill trigger is used to either temporarily block the PWM outputs (PWM_STOP_ON_KILL is '0') or stop the functionality (PWM_STOP_ON_KILL is '1'). For the PWM and PWM_DT modes, the blocking of the output signals can be asynchronous (STOP_EDGE should be NO_EDGE_DET) in which case the blocking is as long as the trigger is '1' or synchronous (STOP_EDGE should be RISING_EDGE) in which case it extends till the next terminal count event. Default Value: 0
11 : 8	RELOAD_SEL	Selects one of the 16 input triggers as a reload trigger. In QUAD mode, this is the index or revolution pulse. In this mode, it will update the counter with the value in the TCPWM_CNTn_PERIOD register. Default Value: 0
7 : 4	COUNT_SEL	Selects one of the 16 input triggers as a count trigger. In QUAD mode, this is the first phase (phi A). Default setting selects input trigger 1, which is always '1'. Default Value: 1

### 3.1.50 TCPWM\_CNT3\_TR\_CTRL0 (continued)

3 : 0	CAPTURE_SEL	<p>Selects one of the 16 input triggers as a capture trigger. Input trigger 0 is always '0' and input trigger is always '1'. In the PWM, PWM_DT and PWM_PR modes this trigger is used to switch the values if the compare and period registers with their buffer counterparts.</p> <p>Default Value: 0</p>
-------	-------------	--

### 3.1.51 TCPWM\_CNT3\_TR\_CTRL1

Counter trigger control register 1

Address: 0x400101E4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW		RW		RW	
HW Access	R		R		R		R	
Name	STOP_EDGE [7:6]		RELOAD_EDGE [5:4]		COUNT_EDGE [3:2]		CAPTURE_EDGE [1:0]	

  

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						START_EDGE [9:8]	

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9 : 8	START_EDGE	<p>A start event will start the counter; i.e. the counter will become running. Starting does NOT enable the counter. A start event will not initialize the counter whereas the reload event does. Default Value: 3</p> <p><b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.</p> <p><b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.</p> <p><b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.</p> <p><b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.</p>
7 : 6	STOP_EDGE	<p>A stop event, will stop the counter; i.e. it will no longer be running. Stopping will NOT disable the counter. Default Value: 3</p> <p><b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.</p>

### 3.1.51 TCPWM\_CNT3\_TR\_CTRL1 (continued)

		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
5 : 4	RELOAD_EDGE	A reload event will initialize the counter. When counting up, the counter is initialized to "0". When counting down, the counter is initialized with PERIOD. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
3 : 2	COUNT_EDGE	A counter event will increase or decrease the counter by '1'. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
1 : 0	CAPTURE_EDGE	A capture event will copy the counter value into the CC register. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.

### 3.1.52 TCPWM\_CNT3\_TR\_CTRL2

Counter trigger control register 2

Address: 0x400101E8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW		RW		RW	
HW Access	None		R		R		R	
Name	None [7:6]		UNDERFLOW_MODE [5:4]		OVERFLOW_MODE [3:2]		CC_MATCH_MODE [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 4	UNDERFLOW_MODE	Determines the effect of a counter underflow event (COUNTER reaches "0") on the "line_out" output signals. Default Value: 3  <b>0x0: SET:</b> Set to '1'  <b>0x1: CLEAR:</b> Set to '0'  <b>0x2: INVERT:</b> Invert  <b>0x3: NO_CHANGE:</b> No Change
3 : 2	OVERFLOW_MODE	Determines the effect of a counter overflow event (COUNTER reaches PERIOD) on the "line_out" output signals. Default Value: 3  <b>0x0: SET:</b> Set to '1'

### 3.1.52 TCPWM\_CNT3\_TR\_CTRL2 (continued)

		<b>0x1: CLEAR:</b> Set to '0'
		<b>0x2: INVERT:</b> Invert
		<b>0x3: NO_CHANGE:</b> No Change
1 : 0	CC_MATCH_MODE	<p>Determines the effect of a compare match event (COUNTER equals CC register) on the "line_out" output signals. Note that INVERT is especially useful for center aligned pulse width modulation.</p> <p>To generate a duty cycle of 0%, the counter CC register should be set to "0". For a 100% duty cycle, the counter CC register should be set to larger than the counter PERIOD register.</p> <p>Default Value: 3</p> <p><b>0x0: SET:</b> Set to '1'</p> <p><b>0x1: CLEAR:</b> Set to '0'</p> <p><b>0x2: INVERT:</b> Invert</p> <p><b>0x3: NO_CHANGE:</b> No Change</p>

### 3.1.53 TCPWM\_CNT3\_INTR

Interrupt request register.

Address: 0x400101F0

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1C	RW1C
HW Access	None						RW1S	RW1S
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Counter matches CC register event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
0	TC	Terminal count event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0

### 3.1.54 TCPWM\_CNT3\_INTR\_SET

Interrupt set request register.

Address: 0x400101F4

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1S	RW1S
HW Access	None						A	A
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	TC	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

### 3.1.55 TCPWM\_CNT3\_INTR\_MASK

Interrupt mask register.

Address: 0x400101F8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TC	Mask bit for corresponding bit in interrupt request register. Default Value: 0

### 3.1.56 TCPWM\_CNT3\_INTR\_MASKED

Interrupt masked request register

Address: 0x400101FC

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						R	R
HW Access	None						W	W
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Logical and of corresponding request and mask bits. Default Value: 0
0	TC	Logical and of corresponding request and mask bits. Default Value: 0

### 3.1.57 TCPWM\_CNT4\_CTRL

Counter control register

Address: 0x40010200

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [7:4]				PWM_STO P_ON_KILL	PWM_SYN C_KILL	AUTO_REL OAD_PERI OD	AUTO_REL OAD_CC

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	GENERIC [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None		RW		None	RW	RW	
HW Access	None		R		None	R	R	
Name	None [23:22]		QUADRATURE_MODE [21:20]		None	ONE_SHOT	UP_DOWN_MODE [17:16]	

  

Bits	31	30	29	28	27	26	25	24
SW Access	None					RW		
HW Access	None					R		
Name	None [31:27]					MODE [26:24]		

Bits	Name	Description
26 : 24	MODE	Counter mode. Default Value: 0  <b>0x0: TIMER:</b> Timer mode  <b>0x2: CAPTURE:</b> Capture mode  <b>0x3: QUAD:</b> Quadrature encoding mode  <b>0x4: PWM:</b> Pulse width modulation (PWM) mode  <b>0x5: PWM_DT:</b> PWM with deadtime insertion mode  <b>0x6: PWM_PR:</b> Pseudo random pulse width modulation

### 3.1.57 TCPWM\_CNT4\_CTRL (continued)

21 : 20	QUADRATURE_MODE	<p>In QUAD mode selects quadrature encoding mode (X1/X2/X4).          In PWM, PWM_DT and PWM_PR modes, these two bits can be used to invert "dt_line_out" and "dt_line_compl_out". Inversion is the last step in generation of "dt_line_out" and "dt_line_compl_out"; i.e. a disabled output line "dt_line_out" has the value QUADRATURE_MODE[0] and a disabled output line "dt_line_compl_out" has the value QUADRATURE_MODE[1].          Default Value: 0</p> <p><b>0x0: X1:</b>          X1 encoding (QUAD mode)</p> <p><b>0x1: X2:</b>          X2 encoding (QUAD mode)</p> <p><b>0x1: INV_OUT:</b>          When bit 0 is '1', QUADRATURE_MODE[0] inverts "dt_line_out" (PWM/PWM_DT modes)</p> <p><b>0x2: X4:</b>          X4 encoding (QUAD mode)</p> <p><b>0x2: INV_COMPL_OUT:</b>          When bit 1 is '1', QUADRATURE_MODE[1] inverts "dt_line_compl_out" (PWM/PWM_DT modes)</p>
18	ONE_SHOT	<p>When '0', counter runs continuous. When '1', counter is turned off by hardware when a terminal count event is generated.          Default Value: 0</p>
17 : 16	UP_DOWN_MODE	<p>Determines counter direction.          Default Value: 0</p> <p><b>0x0: COUNT_UP:</b>          Count up (to PERIOD). An overflow event is generated when the counter reaches PERIOD. A terminal count event is generated when the counter reaches PERIOD.</p> <p><b>0x1: COUNT_DOWN:</b>          Count down (to "0"). An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".</p> <p><b>0x2: COUNT_UPDN1:</b>          Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".</p> <p><b>0x3: COUNT_UPDN2:</b>          Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0" AND when the counter reaches PERIOD (this counter direction can be used for PWM functionality with asymmetrical updates).</p>
15 : 8	GENERIC	<p>Generic 8-bit control field. In PWM_DT mode, this field is used to determine the dead time: amount of dead time cycles in the counter clock domain. In all other modes, the lower 3 bits of this field determine pre-scaling of the selected counter clock.          Default Value: 0</p> <p><b>0x0: DIVBY1:</b>          Divide by 1 (other-than-PWM_DT mode)</p> <p><b>0x1: DIVBY2:</b>          Divide by 2 (other-than-PWM_DT mode)</p> <p><b>0x2: DIVBY4:</b>          Divide by 4 (other-than-PWM_DT mode)</p>

### 3.1.57 TCPWM\_CNT4\_CTRL (continued)

		<b>0x3: DIVBY8:</b> Divide by 8 (other-than-PWM_DT mode)
		<b>0x4: DIVBY16:</b> Divide by 16 (other-than-PWM_DT mode)
		<b>0x5: DIVBY32:</b> Divide by 32 (other-than-PWM_DT mode)
		<b>0x6: DIVBY64:</b> Divide by 64 (other-than-PWM_DT mode)
		<b>0x7: DIVBY128:</b> Divide by 128 (other-than-PWM_DT mode)
3	PWM_STOP_ON_KILL	Specifies whether the counter stops on a kill events: '0': kill event does NOT stop counter. '1': kill event stops counter.  This field has a function in PWM, PWM_DT and PWM_PR modes only. Default Value: 0
2	PWM_SYNC_KILL	Specifies asynchronous/synchronous kill behavior: '1': synchronous kill mode: the kill event disables the "dt_line_out" and "dt_line_compl_out" signals till the next terminal count event (synchronous kill). In synchronous kill mode, STOP_EDGE should be RISING_EDGE. '0': asynchronous kill mode: the kill event only disables the "dt_line_out" and "dt_line_compl_out" signals when present. In asynchronous kill mode, STOP_EDGE should be NO_EDGE_DET.  This field has a function in PWM and PWM_DT modes only. This field is only used when PWM_STOP_ON_KILL is '0'. Default Value: 0
1	AUTO_RELOAD_PERIOD	Specifies switching of the PERIOD and buffered PERIOD values. This field has a function in PWM, PWM_DT and PWM_PR modes. '0': never switch. '1': switch on a terminal count event with and actively pending siwtch event. Default Value: 0
0	AUTO_RELOAD_CC	Specifies switching of the CC and buffered CC values. This field has a function in TIMER, PWM, PWM_DT and PWM_PR modes. Timer mode: '0': never switch. '1': switch on a compare match event. PWM, PWM_DT, PWM_PR modes: '0': never switch. '1': switch on a terminal count event with an actively pending switch event. Default Value: 0

### 3.1.58 TCPWM\_CNT4\_STATUS

Counter status register

Address: 0x40010204

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access	None							RW
Name	None [7:1]							DOWN

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	GENERIC [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	None						
HW Access	RW	None						
Name	RUNNING	None [30:24]						

Bits	Name	Description
31	RUNNING	When '0', the counter is NOT running. When '1', the counter is running. Default Value: 0
15 : 8	GENERIC	Generic 8-bit counter field. In PWM_DT mode, this counter is used for dead time insertion. In all other modes, this counter is used for pre-scaling the selected counter clock. PWM_DT mode can NOT use prescaled clock functionality. Default Value: 0
0	DOWN	When '0', counter is counting up. When '1', counter is counting down. In QUAD mode, this field indicates the direction of the latest counter change: '0' when last incremented and '1' when last decremented. Default Value: 0

### 3.1.59 TCPWM\_CNT4\_COUNTER

Counter count register

Address: 0x40010208

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	COUNTER [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	COUNTER [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	COUNTER	16-bit counter value. It is advised to not write to this field when the counter is running. Default Value: 0

### 3.1.60 TCPWM\_CNT4\_CC

Counter compare/capture register

Address: 0x4001020C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CC [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CC [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	CC	In CAPTURE mode, captures the counter value. In other modes, compared to counter value. Default Value: 65535

### 3.1.61 TCPWM\_CNT4\_CC\_BUFF

Counter buffered compare/capture register

Address: 0x40010210

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CC [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CC [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	CC	Additional buffer for counter CC register. Default Value: 65535

### 3.1.62 TCPWM\_CNT4\_PERIOD

Counter period register

Address: 0x40010214

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	PERIOD [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	PERIOD [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	PERIOD	Period value: upper value of the counter. When the counter should count for n cycles, this field should be set to n-1. Default Value: 65535

### 3.1.63 TCPWM\_CNT4\_PERIOD\_BUFF

Counter buffered period register

Address: 0x40010218

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	PERIOD [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	PERIOD [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	PERIOD	Additional buffer for counter PERIOD register. Default Value: 65535

### 3.1.64 TCPWM\_CNT4\_TR\_CTRL0

Counter trigger control register 0

Address: 0x40010220

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW				RW			
HW Access	R				R			
Name	COUNT_SEL [7:4]				CAPTURE_SEL [3:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	RW				RW			
HW Access	R				R			
Name	STOP_SEL [15:12]				RELOAD_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				START_SEL [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19 : 16	START_SEL	Selects one of the 16 input triggers as a start trigger. In QUAD mode, this is the second phase (phi B). Default Value: 0
15 : 12	STOP_SEL	Selects one of the 16 input triggers as a stop trigger. In PWM, PWM_DT and PWM_PR modes, this is the kill trigger. In these modes, the kill trigger is used to either temporarily block the PWM outputs (PWM_STOP_ON_KILL is '0') or stop the functionality (PWM_STOP_ON_KILL is '1'). For the PWM and PWM_DT modes, the blocking of the output signals can be asynchronous (STOP_EDGE should be NO_EDGE_DET) in which case the blocking is as long as the trigger is '1' or synchronous (STOP_EDGE should be RISING_EDGE) in which case it extends till the next terminal count event. Default Value: 0
11 : 8	RELOAD_SEL	Selects one of the 16 input triggers as a reload trigger. In QUAD mode, this is the index or revolution pulse. In this mode, it will update the counter with the value in the TCPWM_CNTn_PERIOD register. Default Value: 0
7 : 4	COUNT_SEL	Selects one of the 16 input triggers as a count trigger. In QUAD mode, this is the first phase (phi A). Default setting selects input trigger 1, which is always '1'. Default Value: 1

### 3.1.64 TCPWM\_CNT4\_TR\_CTRL0 (continued)

3 : 0	CAPTURE_SEL	<p>Selects one of the 16 input triggers as a capture trigger. Input trigger 0 is always '0' and input trigger is always '1'. In the PWM, PWM_DT and PWM_PR modes this trigger is used to switch the values if the compare and period registers with their buffer counterparts.</p> <p>Default Value: 0</p>
-------	-------------	--

### 3.1.65 TCPWM\_CNT4\_TR\_CTRL1

Counter trigger control register 1

Address: 0x40010224

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW		RW		RW	
HW Access	R		R		R		R	
Name	STOP_EDGE [7:6]		RELOAD_EDGE [5:4]		COUNT_EDGE [3:2]		CAPTURE_EDGE [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						START_EDGE [9:8]	

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9 : 8	START_EDGE	<p>A start event will start the counter; i.e. the counter will become running. Starting does NOT enable the counter. A start event will not initialize the counter whereas the reload event does. Default Value: 3</p> <p><b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.</p> <p><b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.</p> <p><b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.</p> <p><b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.</p>
7 : 6	STOP_EDGE	<p>A stop event, will stop the counter; i.e. it will no longer be running. Stopping will NOT disable the counter. Default Value: 3</p> <p><b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.</p>

### 3.1.65 TCPWM\_CNT4\_TR\_CTRL1 (continued)

		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
5 : 4	RELOAD_EDGE	A reload event will initialize the counter. When counting up, the counter is initialized to "0". When counting down, the counter is initialized with PERIOD. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
3 : 2	COUNT_EDGE	A counter event will increase or decrease the counter by '1'. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
1 : 0	CAPTURE_EDGE	A capture event will copy the counter value into the CC register. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.

### 3.1.66 TCPWM\_CNT4\_TR\_CTRL2

Counter trigger control register 2

Address: 0x40010228

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW		RW		RW	
HW Access	None		R		R		R	
Name	None [7:6]		UNDERFLOW_MODE [5:4]		OVERFLOW_MODE [3:2]		CC_MATCH_MODE [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 4	UNDERFLOW_MODE	Determines the effect of a counter underflow event (COUNTER reaches "0") on the "line_out" output signals. Default Value: 3  <b>0x0: SET:</b> Set to '1'  <b>0x1: CLEAR:</b> Set to '0'  <b>0x2: INVERT:</b> Invert  <b>0x3: NO_CHANGE:</b> No Change
3 : 2	OVERFLOW_MODE	Determines the effect of a counter overflow event (COUNTER reaches PERIOD) on the "line_out" output signals. Default Value: 3  <b>0x0: SET:</b> Set to '1'

### 3.1.66 TCPWM\_CNT4\_TR\_CTRL2 (continued)

		<b>0x1: CLEAR:</b> Set to '0'
		<b>0x2: INVERT:</b> Invert
		<b>0x3: NO_CHANGE:</b> No Change
1 : 0	CC_MATCH_MODE	Determines the effect of a compare match event (COUNTER equals CC register) on the "line_out" output signals. Note that INVERT is especially useful for center aligned pulse width modulation. To generate a duty cycle of 0%, the counter CC register should be set to "0". For a 100% duty cycle, the counter CC register should be set to larger than the counter PERIOD register. Default Value: 3
		<b>0x0: SET:</b> Set to '1'
		<b>0x1: CLEAR:</b> Set to '0'
		<b>0x2: INVERT:</b> Invert
		<b>0x3: NO_CHANGE:</b> No Change

### 3.1.67 TCPWM\_CNT4\_INTR

Interrupt request register.

Address: 0x40010230

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1C	RW1C
HW Access	None						RW1S	RW1S
Name	None [7:2]						CC_MATCH	TC

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Counter matches CC register event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
0	TC	Terminal count event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0

### 3.1.68 TCPWM\_CNT4\_INTR\_SET

Interrupt set request register.

Address: 0x40010234

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1S	RW1S
HW Access	None						A	A
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	TC	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

### 3.1.69 TCPWM\_CNT4\_INTR\_MASK

Interrupt mask register.

Address: 0x40010238

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TC	Mask bit for corresponding bit in interrupt request register. Default Value: 0

### 3.1.70 TCPWM\_CNT4\_INTR\_MASKED

Interrupt masked request register

Address: 0x4001023C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						R	R
HW Access	None						W	W
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Logical and of corresponding request and mask bits. Default Value: 0
0	TC	Logical and of corresponding request and mask bits. Default Value: 0

### 3.1.71 TCPWM\_CNT5\_CTRL

Counter control register

Address: 0x40010240

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [7:4]				PWM_STO P_ON_KILL	PWM_SYN C_KILL	AUTO_REL OAD_PERI OD	AUTO_REL OAD_CC

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	GENERIC [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None		RW		None	RW	RW	
HW Access	None		R		None	R	R	
Name	None [23:22]		QUADRATURE_MODE [21:20]		None	ONE_SHOT	UP_DOWN_MODE [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	None					RW		
HW Access	None					R		
Name	None [31:27]					MODE [26:24]		

Bits	Name	Description
26 : 24	MODE	Counter mode. Default Value: 0  <b>0x0: TIMER:</b> Timer mode  <b>0x2: CAPTURE:</b> Capture mode  <b>0x3: QUAD:</b> Quadrature encoding mode  <b>0x4: PWM:</b> Pulse width modulation (PWM) mode  <b>0x5: PWM_DT:</b> PWM with deadtime insertion mode  <b>0x6: PWM_PR:</b> Pseudo random pulse width modulation

### 3.1.71 TCPWM\_CNT5\_CTRL (continued)

21 : 20	QUADRATURE_MODE	<p>In QUAD mode selects quadrature encoding mode (X1/X2/X4).          In PWM, PWM_DT and PWM_PR modes, these two bits can be used to invert "dt_line_out" and "dt_line_compl_out". Inversion is the last step in generation of "dt_line_out" and "dt_line_compl_out"; i.e. a disabled output line "dt_line_out" has the value QUADRATURE_MODE[0] and a disabled output line "dt_line_compl_out" has the value QUADRATURE_MODE[1].          Default Value: 0</p> <p><b>0x0: X1:</b>          X1 encoding (QUAD mode)</p> <p><b>0x1: X2:</b>          X2 encoding (QUAD mode)</p> <p><b>0x1: INV_OUT:</b>          When bit 0 is '1', QUADRATURE_MODE[0] inverts "dt_line_out" (PWM/PWM_DT modes)</p> <p><b>0x2: X4:</b>          X4 encoding (QUAD mode)</p> <p><b>0x2: INV_COMPL_OUT:</b>          When bit 1 is '1', QUADRATURE_MODE[1] inverts "dt_line_compl_out" (PWM/PWM_DT modes)</p>
18	ONE_SHOT	<p>When '0', counter runs continuous. When '1', counter is turned off by hardware when a terminal count event is generated.          Default Value: 0</p>
17 : 16	UP_DOWN_MODE	<p>Determines counter direction.          Default Value: 0</p> <p><b>0x0: COUNT_UP:</b>          Count up (to PERIOD). An overflow event is generated when the counter reaches PERIOD. A terminal count event is generated when the counter reaches PERIOD.</p> <p><b>0x1: COUNT_DOWN:</b>          Count down (to "0"). An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".</p> <p><b>0x2: COUNT_UPDN1:</b>          Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".</p> <p><b>0x3: COUNT_UPDN2:</b>          Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0" AND when the counter reaches PERIOD (this counter direction can be used for PWM functionality with asymmetrical updates).</p>
15 : 8	GENERIC	<p>Generic 8-bit control field. In PWM_DT mode, this field is used to determine the dead time: amount of dead time cycles in the counter clock domain. In all other modes, the lower 3 bits of this field determine pre-scaling of the selected counter clock.          Default Value: 0</p> <p><b>0x0: DIVBY1:</b>          Divide by 1 (other-than-PWM_DT mode)</p> <p><b>0x1: DIVBY2:</b>          Divide by 2 (other-than-PWM_DT mode)</p> <p><b>0x2: DIVBY4:</b>          Divide by 4 (other-than-PWM_DT mode)</p>

### 3.1.71 TCPWM\_CNT5\_CTRL (continued)

		<b>0x3: DIVBY8:</b> Divide by 8 (other-than-PWM_DT mode)
		<b>0x4: DIVBY16:</b> Divide by 16 (other-than-PWM_DT mode)
		<b>0x5: DIVBY32:</b> Divide by 32 (other-than-PWM_DT mode)
		<b>0x6: DIVBY64:</b> Divide by 64 (other-than-PWM_DT mode)
		<b>0x7: DIVBY128:</b> Divide by 128 (other-than-PWM_DT mode)
3	PWM_STOP_ON_KILL	Specifies whether the counter stops on a kill events: '0': kill event does NOT stop counter. '1': kill event stops counter.  This field has a function in PWM, PWM_DT and PWM_PR modes only. Default Value: 0
2	PWM_SYNC_KILL	Specifies asynchronous/synchronous kill behavior: '1': synchronous kill mode: the kill event disables the "dt_line_out" and "dt_line_compl_out" signals till the next terminal count event (synchronous kill). In synchronous kill mode, STOP_EDGE should be RISING_EDGE. '0': asynchronous kill mode: the kill event only disables the "dt_line_out" and "dt_line_compl_out" signals when present. In asynchronous kill mode, STOP_EDGE should be NO_EDGE_DET.  This field has a function in PWM and PWM_DT modes only. This field is only used when PWM_STOP_ON_KILL is '0'. Default Value: 0
1	AUTO_RELOAD_PERIOD	Specifies switching of the PERIOD and buffered PERIOD values. This field has a function in PWM, PWM_DT and PWM_PR modes. '0': never switch. '1': switch on a terminal count event with and actively pending siwtch event. Default Value: 0
0	AUTO_RELOAD_CC	Specifies switching of the CC and buffered CC values. This field has a function in TIMER, PWM, PWM_DT and PWM_PR modes. Timer mode: '0': never switch. '1': switch on a compare match event. PWM, PWM_DT, PWM_PR modes: '0': never switch. '1': switch on a terminal count event with an actively pending switch event. Default Value: 0

### 3.1.72 TCPWM\_CNT5\_STATUS

Counter status register

Address: 0x40010244

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access	None							RW
Name	None [7:1]							DOWN

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	GENERIC [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	None						
HW Access	RW	None						
Name	RUNNING	None [30:24]						

Bits	Name	Description
31	RUNNING	When '0', the counter is NOT running. When '1', the counter is running. Default Value: 0
15 : 8	GENERIC	Generic 8-bit counter field. In PWM_DT mode, this counter is used for dead time insertion. In all other modes, this counter is used for pre-scaling the selected counter clock. PWM_DT mode can NOT use prescaled clock functionality. Default Value: 0
0	DOWN	When '0', counter is counting up. When '1', counter is counting down. In QUAD mode, this field indicates the direction of the latest counter change: '0' when last incremented and '1' when last decremented. Default Value: 0

### 3.1.73 TCPWM\_CNT5\_COUNTER

Counter count register

Address: 0x40010248

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	COUNTER [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	COUNTER [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	COUNTER	16-bit counter value. It is advised to not write to this field when the counter is running. Default Value: 0

### 3.1.74 TCPWM\_CNT5\_CC

Counter compare/capture register

Address: 0x4001024C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CC [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CC [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	CC	In CAPTURE mode, captures the counter value. In other modes, compared to counter value. Default Value: 65535

### 3.1.75 TCPWM\_CNT5\_CC\_BUFF

Counter buffered compare/capture register

Address: 0x40010250

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CC [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CC [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	CC	Additional buffer for counter CC register. Default Value: 65535

### 3.1.76 TCPWM\_CNT5\_PERIOD

Counter period register

Address: 0x40010254

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	PERIOD [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	PERIOD [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	PERIOD	Period value: upper value of the counter. When the counter should count for n cycles, this field should be set to n-1. Default Value: 65535

### 3.1.77 TCPWM\_CNT5\_PERIOD\_BUFF

Counter buffered period register

Address: 0x40010258

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	PERIOD [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	PERIOD [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	PERIOD	Additional buffer for counter PERIOD register. Default Value: 65535

### 3.1.78 TCPWM\_CNT5\_TR\_CTRL0

Counter trigger control register 0

Address: 0x40010260

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW				RW			
HW Access	R				R			
Name	COUNT_SEL [7:4]				CAPTURE_SEL [3:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	RW				RW			
HW Access	R				R			
Name	STOP_SEL [15:12]				RELOAD_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				START_SEL [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19 : 16	START_SEL	Selects one of the 16 input triggers as a start trigger. In QUAD mode, this is the second phase (phi B). Default Value: 0
15 : 12	STOP_SEL	Selects one of the 16 input triggers as a stop trigger. In PWM, PWM_DT and PWM_PR modes, this is the kill trigger. In these modes, the kill trigger is used to either temporarily block the PWM outputs (PWM_STOP_ON_KILL is '0') or stop the functionality (PWM_STOP_ON_KILL is '1'). For the PWM and PWM_DT modes, the blocking of the output signals can be asynchronous (STOP_EDGE should be NO_EDGE_DET) in which case the blocking is as long as the trigger is '1' or synchronous (STOP_EDGE should be RISING_EDGE) in which case it extends till the next terminal count event. Default Value: 0
11 : 8	RELOAD_SEL	Selects one of the 16 input triggers as a reload trigger. In QUAD mode, this is the index or revolution pulse. In this mode, it will update the counter with the value in the TCPWM_CNTn_PERIOD register. Default Value: 0
7 : 4	COUNT_SEL	Selects one of the 16 input triggers as a count trigger. In QUAD mode, this is the first phase (phi A). Default setting selects input trigger 1, which is always '1'. Default Value: 1

### 3.1.78 TCPWM\_CNT5\_TR\_CTRL0 (continued)

3 : 0	CAPTURE_SEL	Selects one of the 16 input triggers as a capture trigger. Input trigger 0 is always '0' and input trigger is always '1'. In the PWM, PWM_DT and PWM_PR modes this trigger is used to switch the values if the compare and period registers with their buffer counterparts. Default Value: 0
-------	-------------	---

### 3.1.79 TCPWM\_CNT5\_TR\_CTRL1

Counter trigger control register 1

Address: 0x40010264

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW		RW		RW	
HW Access	R		R		R		R	
Name	STOP_EDGE [7:6]		RELOAD_EDGE [5:4]		COUNT_EDGE [3:2]		CAPTURE_EDGE [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						START_EDGE [9:8]	

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9 : 8	START_EDGE	<p>A start event will start the counter; i.e. the counter will become running. Starting does NOT enable the counter. A start event will not initialize the counter whereas the reload event does. Default Value: 3</p> <p><b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.</p> <p><b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.</p> <p><b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.</p> <p><b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.</p>
7 : 6	STOP_EDGE	<p>A stop event, will stop the counter; i.e. it will no longer be running. Stopping will NOT disable the counter. Default Value: 3</p> <p><b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.</p>

### 3.1.79 TCPWM\_CNT5\_TR\_CTRL1 (continued)

		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
5 : 4	RELOAD_EDGE	A reload event will initialize the counter. When counting up, the counter is initialized to "0". When counting down, the counter is initialized with PERIOD. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
3 : 2	COUNT_EDGE	A counter event will increase or decrease the counter by '1'. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
1 : 0	CAPTURE_EDGE	A capture event will copy the counter value into the CC register. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.

### 3.1.80 TCPWM\_CNT5\_TR\_CTRL2

Counter trigger control register 2

Address: 0x40010268

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW		RW		RW	
HW Access	None		R		R		R	
Name	None [7:6]		UNDERFLOW_MODE [5:4]		OVERFLOW_MODE [3:2]		CC_MATCH_MODE [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 4	UNDERFLOW_MODE	Determines the effect of a counter underflow event (COUNTER reaches "0") on the "line_out" output signals. Default Value: 3  <b>0x0: SET:</b> Set to '1'  <b>0x1: CLEAR:</b> Set to '0'  <b>0x2: INVERT:</b> Invert  <b>0x3: NO_CHANGE:</b> No Change
3 : 2	OVERFLOW_MODE	Determines the effect of a counter overflow event (COUNTER reaches PERIOD) on the "line_out" output signals. Default Value: 3  <b>0x0: SET:</b> Set to '1'

### 3.1.80 TCPWM\_CNT5\_TR\_CTRL2 (continued)

		<b>0x1: CLEAR:</b> Set to '0'
		<b>0x2: INVERT:</b> Invert
		<b>0x3: NO_CHANGE:</b> No Change
1 : 0	CC_MATCH_MODE	Determines the effect of a compare match event (COUNTER equals CC register) on the "line_out" output signals. Note that INVERT is especially useful for center aligned pulse width modulation. To generate a duty cycle of 0%, the counter CC register should be set to "0". For a 100% duty cycle, the counter CC register should be set to larger than the counter PERIOD register. Default Value: 3
		<b>0x0: SET:</b> Set to '1'
		<b>0x1: CLEAR:</b> Set to '0'
		<b>0x2: INVERT:</b> Invert
		<b>0x3: NO_CHANGE:</b> No Change

### 3.1.81 TCPWM\_CNT5\_INTR

Interrupt request register.

Address: 0x40010270

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1C	RW1C
HW Access	None						RW1S	RW1S
Name	None [7:2]						CC_MATCH	TC

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Counter matches CC register event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
0	TC	Terminal count event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0

### 3.1.82 TCPWM\_CNT5\_INTR\_SET

Interrupt set request register.

Address: 0x40010274

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1S	RW1S
HW Access	None						A	A
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	TC	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

### 3.1.83 TCPWM\_CNT5\_INTR\_MASK

Interrupt mask register.

Address: 0x40010278

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TC	Mask bit for corresponding bit in interrupt request register. Default Value: 0

### 3.1.84 TCPWM\_CNT5\_INTR\_MASKED

Interrupt masked request register

Address: 0x4001027C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						R	R
HW Access	None						W	W
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Logical and of corresponding request and mask bits. Default Value: 0
0	TC	Logical and of corresponding request and mask bits. Default Value: 0

### 3.1.85 TCPWM\_CNT6\_CTRL

Counter control register

Address: 0x40010280

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [7:4]				PWM_STO P_ON_KILL	PWM_SYN C_KILL	AUTO_REL OAD_PERI OD	AUTO_REL OAD_CC

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	GENERIC [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None		RW		None	RW	RW	
HW Access	None		R		None	R	R	
Name	None [23:22]		QUADRATURE_MODE [21:20]		None	ONE_SHOT	UP_DOWN_MODE [17:16]	

  

Bits	31	30	29	28	27	26	25	24
SW Access	None					RW		
HW Access	None					R		
Name	None [31:27]					MODE [26:24]		

Bits	Name	Description
26 : 24	MODE	Counter mode. Default Value: 0  <b>0x0: TIMER:</b> Timer mode  <b>0x2: CAPTURE:</b> Capture mode  <b>0x3: QUAD:</b> Quadrature encoding mode  <b>0x4: PWM:</b> Pulse width modulation (PWM) mode  <b>0x5: PWM_DT:</b> PWM with deadtime insertion mode  <b>0x6: PWM_PR:</b> Pseudo random pulse width modulation

### 3.1.85 TCPWM\_CNT6\_CTRL (continued)

21 : 20	QUADRATURE_MODE	<p>In QUAD mode selects quadrature encoding mode (X1/X2/X4).          In PWM, PWM_DT and PWM_PR modes, these two bits can be used to invert "dt_line_out" and "dt_line_compl_out". Inversion is the last step in generation of "dt_line_out" and "dt_line_compl_out"; i.e. a disabled output line "dt_line_out" has the value QUADRATURE_MODE[0] and a disabled output line "dt_line_compl_out" has the value QUADRATURE_MODE[1].          Default Value: 0</p> <p><b>0x0: X1:</b>          X1 encoding (QUAD mode)</p> <p><b>0x1: X2:</b>          X2 encoding (QUAD mode)</p> <p><b>0x1: INV_OUT:</b>          When bit 0 is '1', QUADRATURE_MODE[0] inverts "dt_line_out" (PWM/PWM_DT modes)</p> <p><b>0x2: X4:</b>          X4 encoding (QUAD mode)</p> <p><b>0x2: INV_COMPL_OUT:</b>          When bit 1 is '1', QUADRATURE_MODE[1] inverts "dt_line_compl_out" (PWM/PWM_DT modes)</p>
18	ONE_SHOT	<p>When '0', counter runs continuous. When '1', counter is turned off by hardware when a terminal count event is generated.          Default Value: 0</p>
17 : 16	UP_DOWN_MODE	<p>Determines counter direction.          Default Value: 0</p> <p><b>0x0: COUNT_UP:</b>          Count up (to PERIOD). An overflow event is generated when the counter reaches PERIOD. A terminal count event is generated when the counter reaches PERIOD.</p> <p><b>0x1: COUNT_DOWN:</b>          Count down (to "0"). An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".</p> <p><b>0x2: COUNT_UPDN1:</b>          Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".</p> <p><b>0x3: COUNT_UPDN2:</b>          Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0" AND when the counter reaches PERIOD (this counter direction can be used for PWM functionality with asymmetrical updates).</p>
15 : 8	GENERIC	<p>Generic 8-bit control field. In PWM_DT mode, this field is used to determine the dead time: amount of dead time cycles in the counter clock domain. In all other modes, the lower 3 bits of this field determine pre-scaling of the selected counter clock.          Default Value: 0</p> <p><b>0x0: DIVBY1:</b>          Divide by 1 (other-than-PWM_DT mode)</p> <p><b>0x1: DIVBY2:</b>          Divide by 2 (other-than-PWM_DT mode)</p> <p><b>0x2: DIVBY4:</b>          Divide by 4 (other-than-PWM_DT mode)</p>

### 3.1.85 TCPWM\_CNT6\_CTRL (continued)

		<b>0x3: DIVBY8:</b> Divide by 8 (other-than-PWM_DT mode)
		<b>0x4: DIVBY16:</b> Divide by 16 (other-than-PWM_DT mode)
		<b>0x5: DIVBY32:</b> Divide by 32 (other-than-PWM_DT mode)
		<b>0x6: DIVBY64:</b> Divide by 64 (other-than-PWM_DT mode)
		<b>0x7: DIVBY128:</b> Divide by 128 (other-than-PWM_DT mode)
3	PWM_STOP_ON_KILL	Specifies whether the counter stops on a kill events: '0': kill event does NOT stop counter. '1': kill event stops counter.  This field has a function in PWM, PWM_DT and PWM_PR modes only. Default Value: 0
2	PWM_SYNC_KILL	Specifies asynchronous/synchronous kill behavior: '1': synchronous kill mode: the kill event disables the "dt_line_out" and "dt_line_compl_out" signals till the next terminal count event (synchronous kill). In synchronous kill mode, STOP_EDGE should be RISING_EDGE. '0': asynchronous kill mode: the kill event only disables the "dt_line_out" and "dt_line_compl_out" signals when present. In asynchronous kill mode, STOP_EDGE should be NO_EDGE_DET.  This field has a function in PWM and PWM_DT modes only. This field is only used when PWM_STOP_ON_KILL is '0'. Default Value: 0
1	AUTO_RELOAD_PERIOD	Specifies switching of the PERIOD and buffered PERIOD values. This field has a function in PWM, PWM_DT and PWM_PR modes. '0': never switch. '1': switch on a terminal count event with and actively pending siwtch event. Default Value: 0
0	AUTO_RELOAD_CC	Specifies switching of the CC and buffered CC values. This field has a function in TIMER, PWM, PWM_DT and PWM_PR modes. Timer mode: '0': never switch. '1': switch on a compare match event. PWM, PWM_DT, PWM_PR modes: '0': never switch. '1': switch on a terminal count event with an actively pending switch event. Default Value: 0

### 3.1.86 TCPWM\_CNT6\_STATUS

Counter status register

Address: 0x40010284

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access	None							RW
Name	None [7:1]							DOWN

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	GENERIC [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	None						
HW Access	RW	None						
Name	RUNNING	None [30:24]						

Bits	Name	Description
31	RUNNING	When '0', the counter is NOT running. When '1', the counter is running. Default Value: 0
15 : 8	GENERIC	Generic 8-bit counter field. In PWM_DT mode, this counter is used for dead time insertion. In all other modes, this counter is used for pre-scaling the selected counter clock. PWM_DT mode can NOT use prescaled clock functionality. Default Value: 0
0	DOWN	When '0', counter is counting up. When '1', counter is counting down. In QUAD mode, this field indicates the direction of the latest counter change: '0' when last incremented and '1' when last decremented. Default Value: 0

### 3.1.87 TCPWM\_CNT6\_COUNTER

Counter count register

Address: 0x40010288

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	COUNTER [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	COUNTER [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	COUNTER	16-bit counter value. It is advised to not write to this field when the counter is running. Default Value: 0

### 3.1.88 TCPWM\_CNT6\_CC

Counter compare/capture register

Address: 0x4001028C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CC [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CC [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	CC	In CAPTURE mode, captures the counter value. In other modes, compared to counter value. Default Value: 65535

### 3.1.89 TCPWM\_CNT6\_CC\_BUFF

Counter buffered compare/capture register

Address: 0x40010290

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CC [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CC [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	CC	Additional buffer for counter CC register. Default Value: 65535

### 3.1.90 TCPWM\_CNT6\_PERIOD

Counter period register

Address: 0x40010294

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	PERIOD [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	PERIOD [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	PERIOD	Period value: upper value of the counter. When the counter should count for n cycles, this field should be set to n-1. Default Value: 65535

### 3.1.91 TCPWM\_CNT6\_PERIOD\_BUFF

Counter buffered period register

Address: 0x40010298

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	PERIOD [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	PERIOD [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	PERIOD	Additional buffer for counter PERIOD register. Default Value: 65535

### 3.1.92 TCPWM\_CNT6\_TR\_CTRL0

Counter trigger control register 0

Address: 0x400102A0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW				RW			
HW Access	R				R			
Name	COUNT_SEL [7:4]				CAPTURE_SEL [3:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	RW				RW			
HW Access	R				R			
Name	STOP_SEL [15:12]				RELOAD_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				START_SEL [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19 : 16	START_SEL	Selects one of the 16 input triggers as a start trigger. In QUAD mode, this is the second phase (phi B). Default Value: 0
15 : 12	STOP_SEL	Selects one of the 16 input triggers as a stop trigger. In PWM, PWM_DT and PWM_PR modes, this is the kill trigger. In these modes, the kill trigger is used to either temporarily block the PWM outputs (PWM_STOP_ON_KILL is '0') or stop the functionality (PWM_STOP_ON_KILL is '1'). For the PWM and PWM_DT modes, the blocking of the output signals can be asynchronous (STOP_EDGE should be NO_EDGE_DET) in which case the blocking is as long as the trigger is '1' or synchronous (STOP_EDGE should be RISING_EDGE) in which case it extends till the next terminal count event. Default Value: 0
11 : 8	RELOAD_SEL	Selects one of the 16 input triggers as a reload trigger. In QUAD mode, this is the index or revolution pulse. In this mode, it will update the counter with the value in the TCPWM_CNTn_PERIOD register. Default Value: 0
7 : 4	COUNT_SEL	Selects one of the 16 input triggers as a count trigger. In QUAD mode, this is the first phase (phi A). Default setting selects input trigger 1, which is always '1'. Default Value: 1

### 3.1.92 TCPWM\_CNT6\_TR\_CTRL0 (continued)

3 : 0	CAPTURE_SEL	Selects one of the 16 input triggers as a capture trigger. Input trigger 0 is always '0' and input trigger is always '1'. In the PWM, PWM_DT and PWM_PR modes this trigger is used to switch the values if the compare and period registers with their buffer counterparts. Default Value: 0
-------	-------------	---

### 3.1.93 TCPWM\_CNT6\_TR\_CTRL1

Counter trigger control register 1

Address: 0x400102A4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW		RW		RW	
HW Access	R		R		R		R	
Name	STOP_EDGE [7:6]		RELOAD_EDGE [5:4]		COUNT_EDGE [3:2]		CAPTURE_EDGE [1:0]	

  

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						START_EDGE [9:8]	

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9 : 8	START_EDGE	<p>A start event will start the counter; i.e. the counter will become running. Starting does NOT enable the counter. A start event will not initialize the counter whereas the reload event does. Default Value: 3</p> <p><b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.</p> <p><b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.</p> <p><b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.</p> <p><b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.</p>
7 : 6	STOP_EDGE	<p>A stop event, will stop the counter; i.e. it will no longer be running. Stopping will NOT disable the counter. Default Value: 3</p> <p><b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.</p>

### 3.1.93 TCPWM\_CNT6\_TR\_CTRL1 (continued)

		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
5 : 4	RELOAD_EDGE	A reload event will initialize the counter. When counting up, the counter is initialized to "0". When counting down, the counter is initialized with PERIOD. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
3 : 2	COUNT_EDGE	A counter event will increase or decrease the counter by '1'. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
1 : 0	CAPTURE_EDGE	A capture event will copy the counter value into the CC register. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.

### 3.1.94 TCPWM\_CNT6\_TR\_CTRL2

Counter trigger control register 2

Address: 0x400102A8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW		RW		RW	
HW Access	None		R		R		R	
Name	None [7:6]		UNDERFLOW_MODE [5:4]		OVERFLOW_MODE [3:2]		CC_MATCH_MODE [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 4	UNDERFLOW_MODE	Determines the effect of a counter underflow event (COUNTER reaches "0") on the "line_out" output signals. Default Value: 3  <b>0x0: SET:</b> Set to '1'  <b>0x1: CLEAR:</b> Set to '0'  <b>0x2: INVERT:</b> Invert  <b>0x3: NO_CHANGE:</b> No Change
3 : 2	OVERFLOW_MODE	Determines the effect of a counter overflow event (COUNTER reaches PERIOD) on the "line_out" output signals. Default Value: 3  <b>0x0: SET:</b> Set to '1'

### 3.1.94 TCPWM\_CNT6\_TR\_CTRL2 (continued)

		<b>0x1: CLEAR:</b> Set to '0'
		<b>0x2: INVERT:</b> Invert
		<b>0x3: NO_CHANGE:</b> No Change
1 : 0	CC_MATCH_MODE	<p>Determines the effect of a compare match event (COUNTER equals CC register) on the "line_out" output signals. Note that INVERT is especially useful for center aligned pulse width modulation.</p> <p>To generate a duty cycle of 0%, the counter CC register should be set to "0". For a 100% duty cycle, the counter CC register should be set to larger than the counter PERIOD register.</p> <p>Default Value: 3</p> <p><b>0x0: SET:</b> Set to '1'</p> <p><b>0x1: CLEAR:</b> Set to '0'</p> <p><b>0x2: INVERT:</b> Invert</p> <p><b>0x3: NO_CHANGE:</b> No Change</p>

### 3.1.95 TCPWM\_CNT6\_INTR

Interrupt request register.

Address: 0x400102B0

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1C	RW1C
HW Access	None						RW1S	RW1S
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Counter matches CC register event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
0	TC	Terminal count event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0

### 3.1.96 TCPWM\_CNT6\_INTR\_SET

Interrupt set request register.

Address: 0x400102B4

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1S	RW1S
HW Access	None						A	A
Name	None [7:2]						CC_MATCH	TC

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	TC	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

### 3.1.97 TCPWM\_CNT6\_INTR\_MASK

Interrupt mask register.

Address: 0x400102B8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TC	Mask bit for corresponding bit in interrupt request register. Default Value: 0

### 3.1.98 TCPWM\_CNT6\_INTR\_MASKED

Interrupt masked request register

Address: 0x400102BC

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						R	R
HW Access	None						W	W
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Logical and of corresponding request and mask bits. Default Value: 0
0	TC	Logical and of corresponding request and mask bits. Default Value: 0

### 3.1.99 TCPWM\_CNT7\_CTRL

Counter control register

Address: 0x400102C0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [7:4]				PWM_STO P_ON_KILL	PWM_SYN C_KILL	AUTO_REL OAD_PERI OD	AUTO_REL OAD_CC

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	GENERIC [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None		RW		None	RW	RW	
HW Access	None		R		None	R	R	
Name	None [23:22]		QUADRATURE_MODE [21:20]		None	ONE_SHOT	UP_DOWN_MODE [17:16]	

  

Bits	31	30	29	28	27	26	25	24
SW Access	None					RW		
HW Access	None					R		
Name	None [31:27]					MODE [26:24]		

Bits	Name	Description
26 : 24	MODE	Counter mode. Default Value: 0  <b>0x0: TIMER:</b> Timer mode  <b>0x2: CAPTURE:</b> Capture mode  <b>0x3: QUAD:</b> Quadrature encoding mode  <b>0x4: PWM:</b> Pulse width modulation (PWM) mode  <b>0x5: PWM_DT:</b> PWM with deadtime insertion mode  <b>0x6: PWM_PR:</b> Pseudo random pulse width modulation

### 3.1.99 TCPWM\_CNT7\_CTRL (continued)

21 : 20	QUADRATURE_MODE	<p>In QUAD mode selects quadrature encoding mode (X1/X2/X4).          In PWM, PWM_DT and PWM_PR modes, these two bits can be used to invert "dt_line_out" and "dt_line_compl_out". Inversion is the last step in generation of "dt_line_out" and "dt_line_compl_out"; i.e. a disabled output line "dt_line_out" has the value QUADRATURE_MODE[0] and a disabled output line "dt_line_compl_out" has the value QUADRATURE_MODE[1].          Default Value: 0</p> <p><b>0x0: X1:</b>          X1 encoding (QUAD mode)</p> <p><b>0x1: X2:</b>          X2 encoding (QUAD mode)</p> <p><b>0x1: INV_OUT:</b>          When bit 0 is '1', QUADRATURE_MODE[0] inverts "dt_line_out" (PWM/PWM_DT modes)</p> <p><b>0x2: X4:</b>          X4 encoding (QUAD mode)</p> <p><b>0x2: INV_COMPL_OUT:</b>          When bit 1 is '1', QUADRATURE_MODE[1] inverts "dt_line_compl_out" (PWM/PWM_DT modes)</p>
18	ONE_SHOT	<p>When '0', counter runs continuous. When '1', counter is turned off by hardware when a terminal count event is generated.          Default Value: 0</p>
17 : 16	UP_DOWN_MODE	<p>Determines counter direction.          Default Value: 0</p> <p><b>0x0: COUNT_UP:</b>          Count up (to PERIOD). An overflow event is generated when the counter reaches PERIOD. A terminal count event is generated when the counter reaches PERIOD.</p> <p><b>0x1: COUNT_DOWN:</b>          Count down (to "0"). An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".</p> <p><b>0x2: COUNT_UPDN1:</b>          Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".</p> <p><b>0x3: COUNT_UPDN2:</b>          Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0" AND when the counter reaches PERIOD (this counter direction can be used for PWM functionality with asymmetrical updates).</p>
15 : 8	GENERIC	<p>Generic 8-bit control field. In PWM_DT mode, this field is used to determine the dead time: amount of dead time cycles in the counter clock domain. In all other modes, the lower 3 bits of this field determine pre-scaling of the selected counter clock.          Default Value: 0</p> <p><b>0x0: DIVBY1:</b>          Divide by 1 (other-than-PWM_DT mode)</p> <p><b>0x1: DIVBY2:</b>          Divide by 2 (other-than-PWM_DT mode)</p> <p><b>0x2: DIVBY4:</b>          Divide by 4 (other-than-PWM_DT mode)</p>

### 3.1.99 TCPWM\_CNT7\_CTRL (continued)

		<b>0x3: DIVBY8:</b> Divide by 8 (other-than-PWM_DT mode)
		<b>0x4: DIVBY16:</b> Divide by 16 (other-than-PWM_DT mode)
		<b>0x5: DIVBY32:</b> Divide by 32 (other-than-PWM_DT mode)
		<b>0x6: DIVBY64:</b> Divide by 64 (other-than-PWM_DT mode)
		<b>0x7: DIVBY128:</b> Divide by 128 (other-than-PWM_DT mode)
3	PWM_STOP_ON_KILL	Specifies whether the counter stops on a kill events: '0': kill event does NOT stop counter. '1': kill event stops counter.  This field has a function in PWM, PWM_DT and PWM_PR modes only. Default Value: 0
2	PWM_SYNC_KILL	Specifies asynchronous/synchronous kill behavior: '1': synchronous kill mode: the kill event disables the "dt_line_out" and "dt_line_compl_out" signals till the next terminal count event (synchronous kill). In synchronous kill mode, STOP_EDGE should be RISING_EDGE. '0': asynchronous kill mode: the kill event only disables the "dt_line_out" and "dt_line_compl_out" signals when present. In asynchronous kill mode, STOP_EDGE should be NO_EDGE_DET.  This field has a function in PWM and PWM_DT modes only. This field is only used when PWM_STOP_ON_KILL is '0'. Default Value: 0
1	AUTO_RELOAD_PERIOD	Specifies switching of the PERIOD and buffered PERIOD values. This field has a function in PWM, PWM_DT and PWM_PR modes. '0': never switch. '1': switch on a terminal count event with and actively pending siwtch event. Default Value: 0
0	AUTO_RELOAD_CC	Specifies switching of the CC and buffered CC values. This field has a function in TIMER, PWM, PWM_DT and PWM_PR modes. Timer mode: '0': never switch. '1': switch on a compare match event. PWM, PWM_DT, PWM_PR modes: '0': never switch. '1': switch on a terminal count event with an actively pending switch event. Default Value: 0

### 3.1.100 TCPWM\_CNT7\_STATUS

Counter status register

Address: 0x400102C4

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access	None							RW
Name	None [7:1]							DOWN

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	GENERIC [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	None						
HW Access	RW	None						
Name	RUNNING	None [30:24]						

Bits	Name	Description
31	RUNNING	When '0', the counter is NOT running. When '1', the counter is running. Default Value: 0
15 : 8	GENERIC	Generic 8-bit counter field. In PWM_DT mode, this counter is used for dead time insertion. In all other modes, this counter is used for pre-scaling the selected counter clock. PWM_DT mode can NOT use prescaled clock functionality. Default Value: 0
0	DOWN	When '0', counter is counting up. When '1', counter is counting down. In QUAD mode, this field indicates the direction of the latest counter change: '0' when last incremented and '1' when last decremented. Default Value: 0

### 3.1.101 TCPWM\_CNT7\_COUNTER

Counter count register

Address: 0x400102C8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	COUNTER [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	COUNTER [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	COUNTER	16-bit counter value. It is advised to not write to this field when the counter is running. Default Value: 0

### 3.1.102 TCPWM\_CNT7\_CC

Counter compare/capture register

Address: 0x400102CC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CC [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CC [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	CC	In CAPTURE mode, captures the counter value. In other modes, compared to counter value. Default Value: 65535

### 3.1.103 TCPWM\_CNT7\_CC\_BUFF

Counter buffered compare/capture register

Address: 0x400102D0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CC [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CC [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	CC	Additional buffer for counter CC register. Default Value: 65535

### 3.1.104 TCPWM\_CNT7\_PERIOD

Counter period register

Address: 0x400102D4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	PERIOD [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	PERIOD [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	PERIOD	Period value: upper value of the counter. When the counter should count for n cycles, this field should be set to n-1. Default Value: 65535

### 3.1.105 TCPWM\_CNT7\_PERIOD\_BUFF

Counter buffered period register

Address: 0x400102D8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	PERIOD [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	PERIOD [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	PERIOD	Additional buffer for counter PERIOD register. Default Value: 65535

### 3.1.106 TCPWM\_CNT7\_TR\_CTRL0

Counter trigger control register 0

Address: 0x400102E0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW				RW			
HW Access	R				R			
Name	COUNT_SEL [7:4]				CAPTURE_SEL [3:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	RW				RW			
HW Access	R				R			
Name	STOP_SEL [15:12]				RELOAD_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				START_SEL [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19 : 16	START_SEL	Selects one of the 16 input triggers as a start trigger. In QUAD mode, this is the second phase (phi B). Default Value: 0
15 : 12	STOP_SEL	Selects one of the 16 input triggers as a stop trigger. In PWM, PWM_DT and PWM_PR modes, this is the kill trigger. In these modes, the kill trigger is used to either temporarily block the PWM outputs (PWM_STOP_ON_KILL is '0') or stop the functionality (PWM_STOP_ON_KILL is '1'). For the PWM and PWM_DT modes, the blocking of the output signals can be asynchronous (STOP_EDGE should be NO_EDGE_DET) in which case the blocking is as long as the trigger is '1' or synchronous (STOP_EDGE should be RISING_EDGE) in which case it extends till the next terminal count event. Default Value: 0
11 : 8	RELOAD_SEL	Selects one of the 16 input triggers as a reload trigger. In QUAD mode, this is the index or revolution pulse. In this mode, it will update the counter with the value in the TCPWM_CNTn_PERIOD register. Default Value: 0
7 : 4	COUNT_SEL	Selects one of the 16 input triggers as a count trigger. In QUAD mode, this is the first phase (phi A). Default setting selects input trigger 1, which is always '1'. Default Value: 1

### 3.1.106 TCPWM\_CNT7\_TR\_CTRL0 (continued)

3 : 0	CAPTURE_SEL	Selects one of the 16 input triggers as a capture trigger. Input trigger 0 is always '0' and input trigger is always '1'. In the PWM, PWM_DT and PWM_PR modes this trigger is used to switch the values if the compare and period registers with their buffer counterparts. Default Value: 0
-------	-------------	---

### 3.1.107 TCPWM\_CNT7\_TR\_CTRL1

Counter trigger control register 1

Address: 0x400102E4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW		RW		RW	
HW Access	R		R		R		R	
Name	STOP_EDGE [7:6]		RELOAD_EDGE [5:4]		COUNT_EDGE [3:2]		CAPTURE_EDGE [1:0]	

  

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						START_EDGE [9:8]	

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9 : 8	START_EDGE	<p>A start event will start the counter; i.e. the counter will become running. Starting does NOT enable the counter. A start event will not initialize the counter whereas the reload event does. Default Value: 3</p> <p><b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.</p> <p><b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.</p> <p><b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.</p> <p><b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.</p>
7 : 6	STOP_EDGE	<p>A stop event, will stop the counter; i.e. it will no longer be running. Stopping will NOT disable the counter. Default Value: 3</p> <p><b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.</p>

### 3.1.107 TCPWM\_CNT7\_TR\_CTRL1 (continued)

		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
5 : 4	RELOAD_EDGE	A reload event will initialize the counter. When counting up, the counter is initialized to "0". When counting down, the counter is initialized with PERIOD. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
3 : 2	COUNT_EDGE	A counter event will increase or decrease the counter by '1'. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.
1 : 0	CAPTURE_EDGE	A capture event will copy the counter value into the CC register. Default Value: 3
		<b>0x0: RISING_EDGE:</b> Rising edge. Any rising edge generates an event.
		<b>0x1: FALLING_EDGE:</b> Falling edge. Any falling edge generates an event.
		<b>0x2: BOTH_EDGES:</b> Rising AND falling edge. Any odd amount of edges generates an event.
		<b>0x3: NO_EDGE_DET:</b> No edge detection, use trigger as is.

### 3.1.108 TCPWM\_CNT7\_TR\_CTRL2

Counter trigger control register 2

Address: 0x400102E8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW		RW		RW	
HW Access	None		R		R		R	
Name	None [7:6]		UNDERFLOW_MODE [5:4]		OVERFLOW_MODE [3:2]		CC_MATCH_MODE [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 4	UNDERFLOW_MODE	Determines the effect of a counter underflow event (COUNTER reaches "0") on the "line_out" output signals. Default Value: 3  <b>0x0: SET:</b> Set to '1'  <b>0x1: CLEAR:</b> Set to '0'  <b>0x2: INVERT:</b> Invert  <b>0x3: NO_CHANGE:</b> No Change
3 : 2	OVERFLOW_MODE	Determines the effect of a counter overflow event (COUNTER reaches PERIOD) on the "line_out" output signals. Default Value: 3  <b>0x0: SET:</b> Set to '1'

### 3.1.108 TCPWM\_CNT7\_TR\_CTRL2 (continued)

		<b>0x1: CLEAR:</b> Set to '0'
		<b>0x2: INVERT:</b> Invert
		<b>0x3: NO_CHANGE:</b> No Change
1 : 0	CC_MATCH_MODE	<p>Determines the effect of a compare match event (COUNTER equals CC register) on the "line_out" output signals. Note that INVERT is especially useful for center aligned pulse width modulation.</p> <p>To generate a duty cycle of 0%, the counter CC register should be set to "0". For a 100% duty cycle, the counter CC register should be set to larger than the counter PERIOD register.</p> <p>Default Value: 3</p> <p><b>0x0: SET:</b> Set to '1'</p> <p><b>0x1: CLEAR:</b> Set to '0'</p> <p><b>0x2: INVERT:</b> Invert</p> <p><b>0x3: NO_CHANGE:</b> No Change</p>

### 3.1.109 TCPWM\_CNT7\_INTR

Interrupt request register.

Address: 0x400102F0

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1C	RW1C
HW Access	None						RW1S	RW1S
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Counter matches CC register event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
0	TC	Terminal count event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0

### 3.1.110 TCPWM\_CNT7\_INTR\_SET

Interrupt set request register.

Address: 0x400102F4

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1S	RW1S
HW Access	None						A	A
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	TC	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

### 3.1.111 TCPWM\_CNT7\_INTR\_MASK

Interrupt mask register.

Address: 0x400102F8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TC	Mask bit for corresponding bit in interrupt request register. Default Value: 0

### 3.1.112 TCPWM\_CNT7\_INTR\_MASKED

Interrupt masked request register

Address: 0x400102FC

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						R	R
HW Access	None						W	W
Name	None [7:2]						CC_MATCH	TC

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Logical and of corresponding request and mask bits. Default Value: 0
0	TC	Logical and of corresponding request and mask bits. Default Value: 0

## 4 CPU Sub System (CPUSS) Registers



This section discusses the CPUSS registers. It lists all the registers in mapping tables, in address order.

### 4.1 Register Details

Register Name	Address
CPUSS_SYSREQ	0x40100004
CPUSS_SYSARG	0x40100008
CPUSS_FLASH_CTL	0x40100030
CPUSS_ROM_CTL	0x40100034
CPUSS_RAM_CTL	0x40100038
CPUSS_DMAC_CTL	0x4010003C
CPUSS_SL_CTL0	0x40100100
CPUSS_SL_CTL1	0x40100104

## 4.1.1 CPUSS\_SYSREQ

SYSCALL control register

Address: 0x40100004

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	SYSCALL_COMMAND [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	SYSCALL_COMMAND [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW	R	R	RW	RW	None		
HW Access	R	A	RW	A	R	None		
Name	SYSCALL_REQ	HMASTER_0	ROM_ACCESS_EN	PRIVILEGED	DIS_RESET_VECT_REL	None [26:24]		

Bits	Name	Description
31	SYSCALL_REQ	CPU/DAP writes a '1' to this field to request a SystemCall. The HMASTER_0 field indicates the source of the write access. Setting this field to '1' immediate results in a NMI. The SystemCall NMI interrupt handler sets this field to '0' after servicing the request. Default Value: 0
30	HMASTER_0	Indicates the source of the write access to the SYSREQ register. '0': CPU write access. '1': DAP write access. HW sets this field when the SYSREQ register is written to and SYSCALL_REQ is '0' (the last time it is set is when SW sets SYSCALL_REQ from '0' to '1'). Default Value: 0
29	ROM_ACCESS_EN	Indicates that executing from Boot ROM is enabled. HW sets this field to '1', on reset or when the SystemCall NMI vector is fetched from Boot ROM. HW sets this field to '0', when the CPU is NOT executing from either Boot or System ROM. This bit is used for debug purposes only. Default Value: 1

### 4.1.1 CPUSS\_SYSREQ (continued)

28	PRIVILEGED	Indicates whether the system is in privileged ('1') or user mode ('0'). Only CPU SW executing from ROM can set this field to '1' when ROM_ACCESS_EN is '1' (the CPU is executing a SystemCall NMI interrupt handler). Any other write to this field sets it to '0'. Default Value: 1
27	DIS_RESET_VECT_REL	Disable Reset Vector fetch relocation: '0': CPU accesses to locations 0x0000:0000 - 0x0000:0007 are redirected to ROM. '1': CPU accesses to locations 0x0000:0000 - 0x0000:0007 are made to flash. Note that this field defaults to '0' on reset, ensuring actual reset vector fetches are always made to ROM. Note that this field does not affect DAP accesses. Default Value: 0
15 : 0	SYSCALL_COMMAND	Opcode of the system call being requested. Default Value: 0

## 4.1.2 CPUSS\_SYSARG

SYSARG control register

Address: 0x40100008

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	SYSCALL_ARG [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	SYSCALL_ARG [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	SYSCALL_ARG [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	None							
Name	SYSCALL_ARG [31:24]							

Bits	Name	Description
31 : 0	SYSCALL_ARG	Argument to System Call specified in SYSREQ. Semantics of argument depends on system call made. Typically a pointer to a parameter block. Default Value: 0

### 4.1.3 CPUSS\_FLASH\_CTL

FLASH control register

Address: 0x40100030

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW	None		RW	
HW Access	None			R	None		R	
Name	None [7:5]			PREF_EN	None [3:2]		FLASH_WS [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None							RW
HW Access	None							RW1C
Name	None [15:9]							FLASH_INV ALIDATE

Bits	23	22	21	20	19	18	17	16
SW Access	None						RW	
HW Access	None						R	
Name	None [23:18]						ARB [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
17 : 16	ARB	Arbitration policy: "0": CPU has priority "1": DW/DMA has priority "2": Roundrobin "3": Roundrobin - sticky Default Value: 0
8	FLASH_INVALIDATE	1': Invalidates the content of the flash controller's buffers. Default Value: 0
4	PREF_EN	Prefetch enable: '0': disabled. This is a desirable setting when FLASH_WS is "0" or when predictable execution behavior is required. '1': enabled. Default Value: 0

### 4.1.3 CPUSS\_FLASH\_CTL (continued)

1 : 0	FLASH_WS	<p>Amount of ROM wait states:</p> <p>"0": 0 wait states (fast flash: [0, 24] MHz system frequency, slow flash: [0, 16] MHz system frequency)</p> <p>"1": 1 wait state (fast flash: [24, 48] MHz system frequency, slow flash: [16, 32] MHz system frequency)</p> <p>"2": 2 wait states (slow flash: [32, 48] MHz system frequency)</p> <p>"3": undefined</p> <p>Default Value: 0</p>
-------	----------	--

## 4.1.4 CPUSS\_ROM\_CTL

ROM control register

Address: 0x40100034

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							RW
HW Access	None							R
Name	None [7:1]							ROM_WS

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
0	ROM_WS	Amount of ROM wait states: '0': 0 wait state '1': 1 wait state Default Value: 0

## 4.1.5 CPUSS\_RAM\_CTL

RAM control register

Address: 0x40100038

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None						RW	
HW Access	None						R	
Name	None [23:18]						ARB [17:16]	
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
17 : 16	ARB	Arbitration policy: "0": CPU has priority "1": DW/DMA has priority "2": Roundrobin "3": Roundrobin - sticky Default Value: 0

## 4.1.6 CPOSS\_DMAC\_CTL

DMA controller register

Address: 0x4010003C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None						RW	
HW Access	None						R	
Name	None [23:18]						ARB [17:16]	
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
17 : 16	ARB	Arbitration policy: "0": CPU has priority "1": DW/DMA has priority "2": Roundrobin "3": Roundrobin - sticky Default Value: 0

## 4.1.7 CPUSS\_SL\_CTL0

Slave control register

Address: 0x40100100

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None						RW	
HW Access	None						R	
Name	None [23:18]						ARB [17:16]	
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
17 : 16	ARB	Arbitration policy: "0": CPU priority "1": DMA priority "2": Roundrobin "3": Roundrobin - sticky Default Value: 0

## 4.1.8 CPOUSS\_SL\_CTL1

Slave control register

Address: 0x40100104

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None						RW	
HW Access	None						R	
Name	None [23:18]						ARB [17:16]	
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
17 : 16	ARB	Arbitration policy: "0": CPU priority "1": DMA priority "2": Roundrobin "3": Roundrobin - sticky Default Value: 0

## 5 CTB Registers



This section discusses the CTB registers. It lists all the registers in mapping tables, in address order.

### 5.1 Register Details

Register Name	Address
CTB0_CTB_CTRL	0x40300000
CTB0_OA_RES0_CTRL	0x40300004
CTB0_OA_RES1_CTRL	0x40300008
CTB0_COMP_STAT	0x4030000C
CTB0_INTR	0x40300020
CTB0_INTR_SET	0x40300024
CTB0_INTR_MASK	0x40300028
CTB0_INTR_MASKED	0x4030002C
CTB0_OA0_SW	0x40300080
CTB0_OA0_SW_CLEAR	0x40300084
CTB0_OA1_SW	0x40300088
CTB0_OA1_SW_CLEAR	0x4030008C
CTB0_CTBBUS_SW	0x40300090
CTB0_CTBBUS_SW_CLEAR	0x40300094
CTB0_CTB_SW_HW_CTRL	0x403000C0
CTB0_CTB_SW_STATUS	0x403000C4
CTB0_OA0_OFFSET_TRIM	0x40300F00
CTB0_OA0_SLOPE_OFFSET_TRIM	0x40300F04
CTB0_OA0_COMP_TRIM	0x40300F08
CTB0_OA1_OFFSET_TRIM	0x40300F0C
CTB0_OA1_SLOPE_OFFSET_TRIM	0x40300F10
CTB0_OA1_COMP_TRIM	0x40300F14
CTB0_RMP_TRIM	0x40300F18
CTB1_CTB_CTRL	0x40310000
CTB1_OA_RES0_CTRL	0x40310004
CTB1_OA_RES1_CTRL	0x40310008
CTB1_COMP_STAT	0x4031000C

Register Name	Address
CTB1_INTR	0x40310020
CTB1_INTR_SET	0x40310024
CTB1_INTR_MASK	0x40310028
CTB1_INTR_MASKED	0x4031002C
CTB1_OA0_SW	0x40310080
CTB1_OA0_SW_CLEAR	0x40310084
CTB1_OA1_SW	0x40310088
CTB1_OA1_SW_CLEAR	0x4031008C
CTB1_CTBBUS_SW	0x40310090
CTB1_CTBBUS_SW_CLEAR	0x40310094
CTB1_CTB_SW_HW_CTRL	0x403100C0
CTB1_CTB_SW_STATUS	0x403100C4
CTB1_OA0_OFFSET_TRIM	0x40310F00
CTB1_OA0_SLOPE_OFFSET_TRIM	0x40310F04
CTB1_OA0_COMP_TRIM	0x40310F08
CTB1_OA1_OFFSET_TRIM	0x40310F0C
CTB1_OA1_SLOPE_OFFSET_TRIM	0x40310F10
CTB1_OA1_COMP_TRIM	0x40310F14
CTB1_RMP_TRIM	0x40310F18

## 5.1.1 CTB0\_CTB\_CTRL

global CTB and power control

Address: 0x40300000

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				SPARE [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	None					
HW Access	R	R	None					
Name	ENABLED	DEEPSLEEP P_ON	None [29:24]					

Bits	Name	Description
31	ENABLED	- 0: CTB disabled (put analog in power down, open all switches) - 1: CTB enabled Default Value: 0
30	DEEPSLEEP_ON	- 0: CTB disabled off during DeepSleep power mode - 1: CTB remains enabled during DeepSleep power mode (if ENABLED=1) Default Value: 0
19 : 16	SPARE	Reserved bit Default Value: 0

## 5.1.2 CTB0\_OA\_RES0\_CTRL

Opamp0 and resistor0 control

Address: 0x40300004

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	None	RW	RW	
HW Access	R	R	R	R	None	R	R	
Name	OA0_DSI_L EVEL	OA0_DSI_B YPASS	OA0_HYST _EN	OA0_COM P_EN	None	OA0_DRIV E_STR_SE L	OA0_PWR_MODE [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW	None	RW	
HW Access	None				R	None	R	
Name	None [15:12]				OA0_PUMP _EN	None	OA0_COMPINT [9:8]	

Bits	23	22	21	20	19	18	17	16
SW Access	None		RW	RW	RW			
HW Access	None		R	R	R			
Name	None [23:22]		RES0_TAP _OVR	RES0_SWA P	RES0_TAP [19:16]			

Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW			RW			
HW Access	R	R			R			
Name	VALID_SEL 0_EN	VALID_SEL0 [30:28]			C0_FB [27:24]			

Bits	Name	Description
31	VALID_SEL0_EN	Enable UAB Valid selection (UAB mode), otherwise ignore UAB Valid. Note that enabling UAB Valid selection also disables DeepSleep comparator operation. Default Value: 0
30 : 28	VALID_SEL0	Select which UAB Valid to use to sample the comparator output. This should match the UAB analog output connected to this comparator. The comparator output gets sampled at the negative edge of the selected UAB Valid signal. 0=UAB0 half 0 Valid output 1=UAB0 half 1 Valid output Default Value: 0
27 : 24	C0_FB	Feed back Cap value Default Value: 0
21	RES0_TAP_OVR	1 - Override the control from hardware and close the switch connecting the resistor ladder tap point to the bottom of the ladder Default Value: 0

### 5.1.2 CTB0\_OA\_RES0\_CTRL (continued)

20	RES0_SWAP	Swap Top and Bottom resistor value Default Value: 0
19 : 16	RES0_TAP	PGA gain (resistor tap point): 0= gain 1.0 (disconnects resistor) 1= gain 1.42 2= gain 2.0 3= gain 2.78 4= gain 4.0 5= gain 5.82 6= gain 8.0 7= gain 10.67 8= gain 16.0 9= gain 21.33 10= gain 32.0 Default Value: 0
11	OA0_PUMP_EN	Opamp0 pump enable Default Value: 0
9 : 8	OA0_COMPINT	Opamp0 comparator edge detect for output and interrupt Default Value: 0  <b>0x0: DISABLE:</b> Disabled, no interrupts will be detected  <b>0x1: RISING:</b> Rising edge  <b>0x2: FALLING:</b> Falling edge  <b>0x3: BOTH:</b> Both rising and falling edges
7	OA0_DSI_LEVEL	Opamp0 comparator output : 0=pulse, 1=level Default Value: 0
6	OA0_DSI_BYPASS	Opamp0 bypass comparator output synchronization: 0=synchronize (level or pulse), 1=bypass (output async) Default Value: 0
5	OA0_HYST_EN	Opamp0 hysteresis enable (10mV) Default Value: 0
4	OA0_COMP_EN	Opamp0 comparator enable Default Value: 0
2	OA0_DRIVE_STR_SEL	Opamp0 output strength select 0=1x, 1=10x Default Value: 0
1 : 0	OA0_PWR_MODE	Opamp0 power level: 0: OFF 1: Low Power 2: Medium Power 3: High Power Default Value: 0

### 5.1.3 CTB0\_OA\_RES1\_CTRL

Opamp1 and resistor1 control

Address: 0x40300008

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	None	RW	RW	
HW Access	R	R	R	R	None	R	R	
Name	OA1_DSI_L EVEL	OA1_DSI_B YPASS	OA1_HYST _EN	OA1_COM P_EN	None	OA1_DRIV E_STR_SE L	OA1_PWR_MODE [1:0]	

  

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW	None	RW	
HW Access	None				R	None	R	
Name	None [15:12]				OA1_PUMP _EN	None	OA1_COMPINT [9:8]	

  

Bits	23	22	21	20	19	18	17	16
SW Access	None		RW	RW	RW			
HW Access	None		R	R	R			
Name	None [23:22]		RES1_TAP _OVR	RES1_SWA P	RES1_TAP [19:16]			

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW			RW			
HW Access	R	R			R			
Name	VALID_SEL 1_EN	VALID_SEL1 [30:28]			C1_FB [27:24]			

Bits	Name	Description
31	VALID_SEL1_EN	Enable UAB Valid selection (UAB mode), otherwise ignore UAB Valid. Note that enabling UAB Valid selection also disables DeepSleep comparator operation. Default Value: 0
30 : 28	VALID_SEL1	Select which UAB Valid to use to sample the comparator output. This should match the UAB analog output connected to this comparator. The comparator output gets sampled at the negative edge of the selected UAB Valid signal. 0=UAB0 half 0 Valid output 1=UAB0 half 1 Valid output Default Value: 0
27 : 24	C1_FB	Feed back Cap value Default Value: 0
21	RES1_TAP_OVR	1 - Override the control from hardware and close the switch connecting the resistor ladder tap point to the bottom of the ladder Default Value: 0

### 5.1.3 CTB0\_OA\_RES1\_CTRL (continued)

20	RES1_SWAP	Swap Top and Bottom resistor value Default Value: 0
19 : 16	RES1_TAP	PGA gain (resistor tap point): 0= gain 1.0 (disconnects resistor) 1= gain 1.42 2= gain 2.0 3= gain 2.78 4= gain 4.0 5= gain 5.82 6= gain 8.0 7= gain 10.67 8= gain 16.0 9= gain 21.33 10= gain 32.0 Default Value: 0
11	OA1_PUMP_EN	Opamp1 pump enable Default Value: 0
9 : 8	OA1_COMPINT	Opamp1 comparator edge detect for output and interrupt Default Value: 0  <b>0x0: DISABLE:</b> Disabled, no interrupts will be detected  <b>0x1: RISING:</b> Rising edge  <b>0x2: FALLING:</b> Falling edge  <b>0x3: BOTH:</b> Both rising and falling edges
7	OA1_DSI_LEVEL	Opamp1 comparator output : 0=pulse, 1=level Default Value: 0
6	OA1_DSI_BYPASS	Opamp1 bypass comparator output synchronization: 0=synchronize (level or pulse), 1=bypass (output async) Default Value: 0
5	OA1_HYST_EN	Opamp1 hysteresis enable (10mV) Default Value: 0
4	OA1_COMP_EN	Opamp1 comparator enable Default Value: 0
2	OA1_DRIVE_STR_SEL	Opamp1 output strength select 0=1x, 1=10x Default Value: 0
1 : 0	OA1_PWR_MODE	Opamp1 power level: 0: OFF 1: Low Power 2: Medium Power 3: High Power Default Value: 0

## 5.1.4 CTB0\_COMP\_STAT

Comparator status

Address: 0x4030000C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access	None							W
Name	None [7:1]							OA0_COMP

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							R
HW Access	None							W
Name	None [23:17]							OA1_COMP

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
16	OA1_COMP	Opamp1 current comparator status Default Value: 0
0	OA0_COMP	Opamp0 current comparator status Default Value: 0

## 5.1.5 CTB0\_INTR

Interrupt request register

Address: 0x40300020

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1C	RW1C
HW Access	None						RW1S	RW1S
Name	None [7:2]						COMP1	COMP0

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	COMP1	Comparator 1 Interrupt: hardware sets this interrupt when comparator 1 triggers. Write with '1' to clear bit. Default Value: 0
0	COMP0	Comparator 0 Interrupt: hardware sets this interrupt when comparator 0 triggers. Write with '1' to clear bit. Default Value: 0

## 5.1.6 CTB0\_INTR\_SET

Interrupt request set register

Address: 0x40300024

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1S	RW1S
HW Access	None						A	A
Name	None [7:2]						COMP1_SET	COMP0_SET

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	COMP1_SET	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	COMP0_SET	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

## 5.1.7 CTB0\_INTR\_MASK

Interrupt request mask

Address: 0x40300028

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [7:2]						COMP1_MASK	COMP0_MASK

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	COMP1_MASK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	COMP0_MASK	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 5.1.8 CTB0\_INTR\_MASKED

Interrupt request masked

Address: 0x4030002C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						R	R
HW Access	None						W	W
Name	None [7:2]						COMP1_M ASKED	COMP0_M ASKED

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	COMP1_MASKED	Logical and of corresponding request and mask bits. Default Value: 0
0	COMP0_MASKED	Logical and of corresponding request and mask bits. Default Value: 0

## 5.1.9 CTB0\_OA0\_SW

Opamp0 switch control

Address: 0x40300080

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	OA0P_A70	OA0P_A60	OA0P_A50	OA0P_A40	OA0P_A30	OA0P_A20	OA0P_A10	OA0P_A00

Bits	15	14	13	12	11	10	9	8
SW Access	RW1S	RW1S	RW1S	None	RW1S	None	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	None	RW1C	None	RW1C	RW1C
Name	OA0M_A51	OA0M_A41	OA0M_A31	None	OA0M_A11	None	OA0P_A90	OA0P_A80

Bits	23	22	21	20	19	18	17	16
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	OA0O_D81	OA0O_D71	OA0O_D51	OA0O_D31	OA0M_A91	OA0M_A81	OA0M_A71	OA0M_A61

Bits	31	30	29	28	27	26	25	24
SW Access	None	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	None	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	None	RES0_R81	RES0_R71	RES0_R61	RES0_R41	RES0_R31	RES0_R11	RES0_R01

Bits	Name	Description
30	RES0_R81	Resistor0 tap to Opamp0 positive terminal Default Value: 0
29	RES0_R71	Resistor0 tap to Opamp0 negative terminal Default Value: 0
28	RES0_R61	Resistor0 bottom to VSSA Default Value: 0
27	RES0_R41	Resistor0 bottom to Opamp1 negative terminal Default Value: 0
26	RES0_R31	Resistor0 bottom to Opamp0 negative terminal Default Value: 0
25	RES0_R11	Resistor0 bottom to Opamp1 output Default Value: 0
24	RES0_R01	Resistor0 bottom to Pin P1 Default Value: 0
23	OA0O_D81	Opamp0 output switch to short 1x with 10x drive Default Value: 0

### 5.1.9 CTB0\_OA0\_SW (continued)

22	OA0O_D71	Opamp0 output to vref0 Default Value: 0
21	OA0O_D51	Opamp0 output to ctbbus2 Default Value: 0
20	OA0O_D31	Opamp0 output to ctbbus0 Default Value: 0
19	OA0M_A91	Opamp0 negative terminal to pin P2 Default Value: 0
18	OA0M_A81	Opamp0 negative terminal to Opamp0 bottom Default Value: 0
17	OA0M_A71	Opamp0 negative terminal to vref0 Default Value: 0
16	OA0M_A61	Opamp0 negative terminal to ctbbus3 Default Value: 0
15	OA0M_A51	Opamp0 negative terminal to ctbbus2 Default Value: 0
14	OA0M_A41	Opamp0 negative terminal to ctbbus1 Default Value: 0
13	OA0M_A31	Opamp0 negative terminal to ctbbus0 Default Value: 0
11	OA0M_A11	Opamp0 negative terminal to pin P1 Default Value: 0
9	OA0P_A90	Opamp0 positive terminal to uabin1 Default Value: 0
8	OA0P_A80	Opamp0 positive terminal to uabin0 Default Value: 0
7	OA0P_A70	Opamp0 positive terminal to vref0 Default Value: 0
6	OA0P_A60	Opamp0 positive terminal to ctbbus3 Default Value: 0
5	OA0P_A50	Opamp0 positive terminal to ctbbus2 Default Value: 0
4	OA0P_A40	Opamp0 positive terminal to ctbbus1 Default Value: 0
3	OA0P_A30	Opamp0 positive terminal to ctbbus0 Default Value: 0
2	OA0P_A20	Opamp0 positive terminal to pin P0 Default Value: 0
1	OA0P_A10	Opamp0 positive terminal to pin P1 Default Value: 0
0	OA0P_A00	Opamp0 positive terminal to amuxbusa Default Value: 0

## 5.1.10 CTB0\_OA0\_SW\_CLEAR

Opamp0 switch control clear

Address: 0x40300084

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	OA0P_A70	OA0P_A60	OA0P_A50	OA0P_A40	OA0P_A30	OA0P_A20	OA0P_A10	OA0P_A00

Bits	15	14	13	12	11	10	9	8
SW Access	RW1C	RW1C	RW1C	None	RW1C	None	RW1C	RW1C
HW Access	A	A	A	None	A	None	A	A
Name	OA0M_A51	OA0M_A41	OA0M_A31	None	OA0M_A11	None	OA0P_A90	OA0P_A80

Bits	23	22	21	20	19	18	17	16
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	OA0O_D81	OA0O_D71	OA0O_D51	OA0O_D31	OA0M_A91	OA0M_A81	OA0M_A71	OA0M_A61

Bits	31	30	29	28	27	26	25	24
SW Access	None	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	None	A	A	A	A	A	A	A
Name	None	RES0_R81	RES0_R71	RES0_R61	RES0_R41	RES0_R31	RES0_R11	RES0_R01

Bits	Name	Description
30	RES0_R81	see corresponding bit in OA0_SW Default Value: 0
29	RES0_R71	see corresponding bit in OA0_SW Default Value: 0
28	RES0_R61	see corresponding bit in OA0_SW Default Value: 0
27	RES0_R41	see corresponding bit in OA0_SW Default Value: 0
26	RES0_R31	see corresponding bit in OA0_SW Default Value: 0
25	RES0_R11	see corresponding bit in OA0_SW Default Value: 0
24	RES0_R01	see corresponding bit in OA0_SW Default Value: 0
23	OA0O_D81	see corresponding bit in OA0_SW Default Value: 0

### 5.1.10 CTB0\_OA0\_SW\_CLEAR (continued)

22	OA0O_D71	see corresponding bit in OA0_SW Default Value: 0
21	OA0O_D51	see corresponding bit in OA0_SW Default Value: 0
20	OA0O_D31	see corresponding bit in OA0_SW Default Value: 0
19	OA0M_A91	see corresponding bit in OA0_SW Default Value: 0
18	OA0M_A81	see corresponding bit in OA0_SW Default Value: 0
17	OA0M_A71	see corresponding bit in OA0_SW Default Value: 0
16	OA0M_A61	see corresponding bit in OA0_SW Default Value: 0
15	OA0M_A51	see corresponding bit in OA0_SW Default Value: 0
14	OA0M_A41	see corresponding bit in OA0_SW Default Value: 0
13	OA0M_A31	see corresponding bit in OA0_SW Default Value: 0
11	OA0M_A11	see corresponding bit in OA0_SW Default Value: 0
9	OA0P_A90	see corresponding bit in OA0_SW Default Value: 0
8	OA0P_A80	see corresponding bit in OA0_SW Default Value: 0
7	OA0P_A70	see corresponding bit in OA0_SW Default Value: 0
6	OA0P_A60	see corresponding bit in OA0_SW Default Value: 0
5	OA0P_A50	see corresponding bit in OA0_SW Default Value: 0
4	OA0P_A40	see corresponding bit in OA0_SW Default Value: 0
3	OA0P_A30	see corresponding bit in OA0_SW Default Value: 0
2	OA0P_A20	see corresponding bit in OA0_SW Default Value: 0
1	OA0P_A10	see corresponding bit in OA0_SW Default Value: 0
0	OA0P_A00	see corresponding bit in OA0_SW Default Value: 0

## 5.1.11 CTB0\_OA1\_SW

Opamp1 switch control

Address: 0x40300088

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	OA1P_A73	OA1P_A63	OA1P_A53	OA1P_A43	OA1P_A33	OA1P_A23	OA1P_A13	OA1P_A03

Bits	15	14	13	12	11	10	9	8
SW Access	RW1S	RW1S	RW1S	RW1S	None		RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	None		RW1C	RW1C
Name	OA1M_A52	OA1M_A42	OA1M_A32	OA1M_A22	None [11:10]		OA1P_A93	OA1P_A83

Bits	23	22	21	20	19	18	17	16
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	OA1O_D72	OA1O_D62	OA1O_D52	OA1O_D42	OA1M_A92	OA1M_A82	OA1M_A72	OA1M_A62

Bits	31	30	29	28	27	26	25	24
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	RES1_R92	RES1_R82	RES1_R72	RES1_R62	RES1_R52	RES1_R32	RES1_R02	OA1O_D82

Bits	Name	Description
31	RES1_R92	Resistor1 tap to Opamp0 positive terminal Default Value: 0
30	RES1_R82	Resistor1 tap to Opamp1 positive terminal Default Value: 0
29	RES1_R72	Resistor1 tap to Opamp1 negative terminal Default Value: 0
28	RES1_R62	Resistor1 bottom to VSSA Default Value: 0
27	RES1_R52	Resistor1 bottom to Resistor0 bottom Default Value: 0
26	RES1_R32	Resistor1 bottom to Opamp1 negative terminal Default Value: 0
25	RES1_R02	Resistor1 bottom to pin P4 Default Value: 0
24	OA1O_D82	Opamp1 output switch to short 1x with 10x drive Default Value: 0

### 5.1.11 CTB0\_OA1\_SW (continued)

23	OA1O_D72	Opamp1 output to vref1 Default Value: 0
22	OA1O_D62	Opamp1 output to ctbbus3 Default Value: 0
21	OA1O_D52	Opamp1 output to ctbbus2 Default Value: 0
20	OA1O_D42	Opamp1 output to ctbbus1 Default Value: 0
19	OA1M_A92	Opamp1 negative terminal to pin P3 Default Value: 0
18	OA1M_A82	Opamp1 negative terminal to Opamp1 bottom Default Value: 0
17	OA1M_A72	Opamp1 negative terminal to vref1 Default Value: 0
16	OA1M_A62	Opamp1 negative terminal to ctbbus3 Default Value: 0
15	OA1M_A52	Opamp1 negative terminal to ctbbus2 Default Value: 0
14	OA1M_A42	Opamp1 negative terminal to ctbbus1 Default Value: 0
13	OA1M_A32	Opamp1 negative terminal to ctbbus0 Default Value: 0
12	OA1M_A22	Opamp1 negative terminal to pin P4 Default Value: 0
9	OA1P_A93	Opamp1 positive terminal to uabin1 Default Value: 0
8	OA1P_A83	Opamp1 positive terminal to uabin0 Default Value: 0
7	OA1P_A73	Opamp1 positive terminal to vref1 Default Value: 0
6	OA1P_A63	Opamp1 positive terminal to ctbbus3 Default Value: 0
5	OA1P_A53	Opamp1 positive terminal to ctbbus2 Default Value: 0
4	OA1P_A43	Opamp1 positive terminal to ctbbus1 Default Value: 0
3	OA1P_A33	Opamp1 positive terminal to ctbbus0 Default Value: 0
2	OA1P_A23	Opamp1 positive terminal to pin P4 Default Value: 0
1	OA1P_A13	Opamp1 positive terminal to pin P5 Default Value: 0
0	OA1P_A03	Opamp1 positive terminal to amuxbusb Default Value: 0

## 5.1.12 CTB0\_OA1\_SW\_CLEAR

Opamp1 switch control clear

Address: 0x4030008C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	OA1P_A73	OA1P_A63	OA1P_A53	OA1P_A43	OA1P_A33	OA1P_A23	OA1P_A13	OA1P_A03

Bits	15	14	13	12	11	10	9	8
SW Access	RW1C	RW1C	RW1C	RW1C	None		RW1C	RW1C
HW Access	A	A	A	A	None		A	A
Name	OA1M_A52	OA1M_A42	OA1M_A32	OA1M_A22	None [11:10]		OA1P_A93	OA1P_A83

Bits	23	22	21	20	19	18	17	16
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	OA1O_D72	OA1O_D62	OA1O_D52	OA1O_D42	OA1M_A92	OA1M_A82	OA1M_A72	OA1M_A62

Bits	31	30	29	28	27	26	25	24
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	RES1_R92	RES1_R82	RES1_R72	RES1_R62	RES1_R52	RES1_R32	RES1_R02	OA1O_D82

Bits	Name	Description
31	RES1_R92	see corresponding bit in OA1_SW Default Value: 0
30	RES1_R82	see corresponding bit in OA1_SW Default Value: 0
29	RES1_R72	see corresponding bit in OA1_SW Default Value: 0
28	RES1_R62	see corresponding bit in OA1_SW Default Value: 0
27	RES1_R52	see corresponding bit in OA1_SW Default Value: 0
26	RES1_R32	see corresponding bit in OA1_SW Default Value: 0
25	RES1_R02	see corresponding bit in OA1_SW Default Value: 0
24	OA1O_D82	see corresponding bit in OA1_SW Default Value: 0

### 5.1.12 CTB0\_OA1\_SW\_CLEAR (continued)

23	OA1O_D72	see corresponding bit in OA1_SW Default Value: 0
22	OA1O_D62	see corresponding bit in OA1_SW Default Value: 0
21	OA1O_D52	see corresponding bit in OA1_SW Default Value: 0
20	OA1O_D42	see corresponding bit in OA1_SW Default Value: 0
19	OA1M_A92	see corresponding bit in OA1_SW Default Value: 0
18	OA1M_A82	see corresponding bit in OA1_SW Default Value: 0
17	OA1M_A72	see corresponding bit in OA1_SW Default Value: 0
16	OA1M_A62	see corresponding bit in OA1_SW Default Value: 0
15	OA1M_A52	see corresponding bit in OA1_SW Default Value: 0
14	OA1M_A42	see corresponding bit in OA1_SW Default Value: 0
13	OA1M_A32	see corresponding bit in OA1_SW Default Value: 0
12	OA1M_A22	see corresponding bit in OA1_SW Default Value: 0
9	OA1P_A93	see corresponding bit in OA1_SW Default Value: 0
8	OA1P_A83	see corresponding bit in OA1_SW Default Value: 0
7	OA1P_A73	see corresponding bit in OA1_SW Default Value: 0
6	OA1P_A63	see corresponding bit in OA1_SW Default Value: 0
5	OA1P_A53	see corresponding bit in OA1_SW Default Value: 0
4	OA1P_A43	see corresponding bit in OA1_SW Default Value: 0
3	OA1P_A33	see corresponding bit in OA1_SW Default Value: 0
2	OA1P_A23	see corresponding bit in OA1_SW Default Value: 0
1	OA1P_A13	see corresponding bit in OA1_SW Default Value: 0
0	OA1P_A03	see corresponding bit in OA1_SW Default Value: 0

## 5.1.13 CTB0\_CTBBUS\_SW

CTB bus switch control

Address: 0x40300090

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	CB0_P07	CB0_P06	CB0_P05	CB0_P04	CB0_P03	CB0_P02	CB0_P01	CB0_P00

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	CB2_P26	CB2_P24	CB2_P22	CB2_P20	CB1_P17	CB1_P15	CB1_P13	CB1_P11

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	CB3_G63	CB2_G53	CB1_G43	CB0_G33	CB3_P37	CB3_P35	CB3_P33	CB3_P31

  

Bits	31	30	29	28	27	26	25	24
SW Access	None			RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	None			RW1C	RW1C	RW1C	RW1C	RW1C
Name	None [31:29]			CB2_G50	CB3_G61	CB2_G52	CB1_G41	CB0_G32

Bits	Name	Description
28	CB2_G50	ctbbus2 ctbbus3 Default Value: 0
27	CB3_G61	ctbbus3 sarbus1 Default Value: 0
26	CB2_G52	ctbbus2 sarbus0 Default Value: 0
25	CB1_G41	ctbbus1 sarbus1 Default Value: 0
24	CB0_G32	ctbbus0 sarbus0 Default Value: 0
23	CB3_G63	ctbbus3 right neighbor Default Value: 0
22	CB2_G53	ctbbus2 right neighbor Default Value: 0
21	CB1_G43	ctbbus1 right neighbor Default Value: 0

### 5.1.13 CTB0\_CTBBUS\_SW (continued)

20	CB0_G33	ctbbus0 right neighbor Default Value: 0
19	CB3_P37	P7 ctbbus3 Default Value: 0
18	CB3_P35	P5 ctbbus3 Default Value: 0
17	CB3_P33	P3 ctbbus3 Default Value: 0
16	CB3_P31	P1 ctbbus3 Default Value: 0
15	CB2_P26	P6 ctbbus2 Default Value: 0
14	CB2_P24	P4 ctbbus2 Default Value: 0
13	CB2_P22	P2 ctbbus2 Default Value: 0
12	CB2_P20	P0 ctbbus2 Default Value: 0
11	CB1_P17	P7 ctbbus1 Default Value: 0
10	CB1_P15	P5 ctbbus1 Default Value: 0
9	CB1_P13	P3 ctbbus1 Default Value: 0
8	CB1_P11	P1 ctbbus1 Default Value: 0
7	CB0_P07	P7 ctbbus0 Default Value: 0
6	CB0_P06	P6 ctbbus0 Default Value: 0
5	CB0_P05	P5 ctbbus0 Default Value: 0
4	CB0_P04	P4 ctbbus0 Default Value: 0
3	CB0_P03	P3 ctbbus0 Default Value: 0
2	CB0_P02	P2 ctbbus0 Default Value: 0
1	CB0_P01	P1 ctbbus0 Default Value: 0
0	CB0_P00	P0 ctbbus0 Default Value: 0

## 5.1.14 CTB0\_CTBBUS\_SW\_CLEAR

CTB bus switch control clear

Address: 0x40300094

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	CB0_P07	CB0_P06	CB0_P05	CB0_P04	CB0_P03	CB0_P02	CB0_P01	CB0_P00

Bits	15	14	13	12	11	10	9	8
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	CB2_P26	CB2_P24	CB2_P22	CB2_P20	CB1_P17	CB1_P15	CB1_P13	CB1_P11

Bits	23	22	21	20	19	18	17	16
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	CB3_G63	CB2_G53	CB1_G43	CB0_G33	CB3_P37	CB3_P35	CB3_P33	CB3_P31

Bits	31	30	29	28	27	26	25	24
SW Access	None			RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	None			A	A	A	A	A
Name	None [31:29]			CB2_G50	CB3_G61	CB2_G52	CB1_G41	CB0_G32

Bits	Name	Description
28	CB2_G50	see corresponding bit in CTBBUS_SW Default Value: 0
27	CB3_G61	see corresponding bit in CTBBUS_SW Default Value: 0
26	CB2_G52	see corresponding bit in CTBBUS_SW Default Value: 0
25	CB1_G41	see corresponding bit in CTBBUS_SW Default Value: 0
24	CB0_G32	see corresponding bit in CTBBUS_SW Default Value: 0
23	CB3_G63	see corresponding bit in CTBBUS_SW Default Value: 0
22	CB2_G53	see corresponding bit in CTBBUS_SW Default Value: 0
21	CB1_G43	see corresponding bit in CTBBUS_SW Default Value: 0

### 5.1.14 CTB0\_CTBBUS\_SW\_CLEAR (continued)

20	CB0_G33	see corresponding bit in CTBBUS_SW Default Value: 0
19	CB3_P37	see corresponding bit in CTBBUS_SW Default Value: 0
18	CB3_P35	see corresponding bit in CTBBUS_SW Default Value: 0
17	CB3_P33	see corresponding bit in CTBBUS_SW Default Value: 0
16	CB3_P31	see corresponding bit in CTBBUS_SW Default Value: 0
15	CB2_P26	see corresponding bit in CTBBUS_SW Default Value: 0
14	CB2_P24	see corresponding bit in CTBBUS_SW Default Value: 0
13	CB2_P22	see corresponding bit in CTBBUS_SW Default Value: 0
12	CB2_P20	see corresponding bit in CTBBUS_SW Default Value: 0
11	CB1_P17	see corresponding bit in CTBBUS_SW Default Value: 0
10	CB1_P15	see corresponding bit in CTBBUS_SW Default Value: 0
9	CB1_P13	see corresponding bit in CTBBUS_SW Default Value: 0
8	CB1_P11	see corresponding bit in CTBBUS_SW Default Value: 0
7	CB0_P07	see corresponding bit in CTBBUS_SW Default Value: 0
6	CB0_P06	see corresponding bit in CTBBUS_SW Default Value: 0
5	CB0_P05	see corresponding bit in CTBBUS_SW Default Value: 0
4	CB0_P04	see corresponding bit in CTBBUS_SW Default Value: 0
3	CB0_P03	see corresponding bit in CTBBUS_SW Default Value: 0
2	CB0_P02	see corresponding bit in CTBBUS_SW Default Value: 0
1	CB0_P01	see corresponding bit in CTBBUS_SW Default Value: 0
0	CB0_P00	see corresponding bit in CTBBUS_SW Default Value: 0

## 5.1.15 CTB0\_CTB\_SW\_HW\_CTRL

CTB bus switch control status

Address: 0x403000C0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	R	R	R	R	R	R	R	R
Name	P7_HW_CT RL01	P6_HW_CT RL01	P5_HW_CT RL01	P4_HW_CT RL01	P3_HW_CT RL01	P2_HW_CT RL01	P1_HW_CT RL01	P0_HW_CT RL01

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	R	R	R	R	R	R	R	R
Name	P7_HW_CT RL23	P6_HW_CT RL23	P5_HW_CT RL23	P4_HW_CT RL23	P3_HW_CT RL23	P2_HW_CT RL23	P1_HW_CT RL23	P0_HW_CT RL23

  

Bits	23	22	21	20	19	18	17	16
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [23:18]						SARBUS1_ HW_CTRL	SARBUS0_ HW_CTRL

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
17	SARBUS1_HW_CTRL	sarbus1 switches (G41, G61) Default Value: 0
16	SARBUS0_HW_CTRL	sarbus0 switches (G32, G52) Default Value: 0
15	P7_HW_CTRL23	for P37 Default Value: 0
14	P6_HW_CTRL23	for P26 Default Value: 0
13	P5_HW_CTRL23	for P35 Default Value: 0
12	P4_HW_CTRL23	for P24 Default Value: 0
11	P3_HW_CTRL23	for P33, D52, D62 Default Value: 0

### 5.1.15 CTB0\_CTB\_SW\_HW\_CTRL (continued)

10	P2_HW_CTRL23	for P22, D51 Default Value: 0
9	P1_HW_CTRL23	for P31 Default Value: 0
8	P0_HW_CTRL23	for P20 Default Value: 0
7	P7_HW_CTRL01	for P07, P17 Default Value: 0
6	P6_HW_CTRL01	for P06 Default Value: 0
5	P5_HW_CTRL01	for P05, P15 Default Value: 0
4	P4_HW_CTRL01	for P04 Default Value: 0
3	P3_HW_CTRL01	for P03, P13 Default Value: 0
2	P2_HW_CTRL01	for P02 Default Value: 0
1	P1_HW_CTRL01	for P01, P11 Default Value: 0
0	P0_HW_CTRL01	for P00 Default Value: 0

## 5.1.16 CTB0\_CTB\_SW\_STATUS

CTB bus switch control status

Address: 0x403000C4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	CB0_P07_S TAT	CB0_P06_S TAT	CB0_P05_S TAT	CB0_P04_S TAT	CB0_P03_S TAT	CB0_P02_S TAT	CB0_P01_S TAT	CB0_P00_S TAT

Bits	15	14	13	12	11	10	9	8
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	CB2_P26_S TAT	CB2_P24_S TAT	CB2_P22_S TAT	CB2_P20_S TAT	CB1_P17_S TAT	CB1_P15_S TAT	CB1_P13_S TAT	CB1_P11_S TAT

Bits	23	22	21	20	19	18	17	16
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	CB3_G63_ STAT	CB2_G53_ STAT	CB1_G43_ STAT	CB0_G33_ STAT	CB3_P37_S TAT	CB3_P35_S TAT	CB3_P33_S TAT	CB3_P31_S TAT

Bits	31	30	29	28	27	26	25	24
SW Access	None	R	R	R	R	R	R	R
HW Access	None	W	W	W	W	W	W	W
Name	None	OA10_D62_ STAT	OA10_D52_ STAT	OA00_D51_ STAT	CB3_G61_ STAT	CB2_G52_ STAT	CB1_G41_ STAT	CB0_G32_ STAT

Bits	Name	Description
30	OA10_D62_STAT	see OA10_D62 bit in OA1_SW Default Value: 0
29	OA10_D52_STAT	see OA10_D52 bit in OA1_SW Default Value: 0
28	OA00_D51_STAT	see OA00_D51 bit in OA0_SW Default Value: 0
27	CB3_G61_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
26	CB2_G52_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
25	CB1_G41_STAT	see corresponding bit in CTBBUS_SW Default Value: 0

### 5.1.16 CTB0\_CTB\_SW\_STATUS (continued)

24	CB0_G32_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
23	CB3_G63_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
22	CB2_G53_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
21	CB1_G43_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
20	CB0_G33_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
19	CB3_P37_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
18	CB3_P35_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
17	CB3_P33_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
16	CB3_P31_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
15	CB2_P26_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
14	CB2_P24_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
13	CB2_P22_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
12	CB2_P20_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
11	CB1_P17_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
10	CB1_P15_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
9	CB1_P13_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
8	CB1_P11_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
7	CB0_P07_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
6	CB0_P06_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
5	CB0_P05_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
4	CB0_P04_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
3	CB0_P03_STAT	see corresponding bit in CTBBUS_SW Default Value: 0

### 5.1.16 CTB0\_CTB\_SW\_STATUS (continued)

2	CB0_P02_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
1	CB0_P01_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
0	CB0_P00_STAT	see corresponding bit in CTBBUS_SW Default Value: 0

## 5.1.17 CTB0\_OA0\_OFFSET\_TRIM

Opamp0 trim control

Address: 0x40300F00

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		OA0_OFFSET_TRIM [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	OA0_OFFSET_TRIM	Opamp0 offset trim Default Value: 0

## 5.1.18 CTB0\_OA0\_SLOPE\_OFFSET\_TRIM

Opamp0 trim control

Address: 0x40300F04

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		OA0_SLOPE_OFFSET_TRIM [5:0]					

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	OA0_SLOPE_OFFSET_TRIM	Opamp0 slope offset drift trim Default Value: 0

## 5.1.19 CTB0\_OA0\_COMP\_TRIM

Opamp0 trim control

Address: 0x40300F08

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	
HW Access	None						R	
Name	None [7:2]						OA0_COMP_TRIM [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1 : 0	OA0_COMP_TRIM	Opamp0 Compensation Capacitor Trim Default Value: 0

## 5.1.20 CTB0\_OA1\_OFFSET\_TRIM

Opamp1 trim control

Address: 0x40300F0C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		OA1_OFFSET_TRIM [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	OA1_OFFSET_TRIM	Opamp1 offset trim Default Value: 0

## 5.1.21 CTB0\_OA1\_SLOPE\_OFFSET\_TRIM

Opamp1 trim control

Address: 0x40300F10

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		OA1_SLOPE_OFFSET_TRIM [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	OA1_SLOPE_OFFSET_T RIM	Opamp1 slope offset drift trim Default Value: 0

## 5.1.22 CTB0\_OA1\_COMP\_TRIM

Opamp1 trim control

Address: 0x40300F14

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	
HW Access	None						R	
Name	None [7:2]						OA1_COMP_TRIM [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1 : 0	OA1_COMP_TRIM	Opamp1 Compensation Capacitor Trim Default Value: 0

## 5.1.23 CTB0\_RMP\_TRIM

Risk Mitigation bits

Address: 0x40300F18

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				RMP_TRIM [3:0]			

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3 : 0	RMP_TRIM	Risk Mitigation Trim bits Default Value: 0

## 5.1.24 CTB1\_CTB\_CTRL

global CTB and power control

Address: 0x40310000

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				SPARE [19:16]			

Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	None					
HW Access	R	R	None					
Name	ENABLED	DEEPSLEEP P_ON	None [29:24]					

Bits	Name	Description
31	ENABLED	- 0: CTB disabled (put analog in power down, open all switches) - 1: CTB enabled Default Value: 0
30	DEEPSLEEP_ON	- 0: CTB disabled off during DeepSleep power mode - 1: CTB remains enabled during DeepSleep power mode (if ENABLED=1) Default Value: 0
19 : 16	SPARE	Reserved bit Default Value: 0

## 5.1.25 CTB1\_OA\_RES0\_CTRL

Opamp0 and resistor0 control

Address: 0x40310004

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	None	RW	RW	
HW Access	R	R	R	R	None	R	R	
Name	OA0_DSI_L EVEL	OA0_DSI_B YPASS	OA0_HYST _EN	OA0_COM P_EN	None	OA0_DRIV E_STR_SE L	OA0_PWR_MODE [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW	None	RW	
HW Access	None				R	None	R	
Name	None [15:12]				OA0_PUMP _EN	None	OA0_COMPINT [9:8]	

Bits	23	22	21	20	19	18	17	16
SW Access	None		RW	RW	RW			
HW Access	None		R	R	R			
Name	None [23:22]		RES0_TAP _OVR	RES0_SWA P	RES0_TAP [19:16]			

Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW			RW			
HW Access	R	R			R			
Name	VALID_SEL 0_EN	VALID_SEL0 [30:28]			C0_FB [27:24]			

Bits	Name	Description
31	VALID_SEL0_EN	Enable UAB Valid selection (UAB mode), otherwise ignore UAB Valid. Note that enabling UAB Valid selection also disables DeepSleep comparator operation. Default Value: 0
30 : 28	VALID_SEL0	Select which UAB Valid to use to sample the comparator output. This should match the UAB analog output connected to this comparator. The comparator output gets sampled at the negative edge of the selected UAB Valid signal. 0=UAB0 half 0 Valid output 1=UAB0 half 1 Valid output Default Value: 0
27 : 24	C0_FB	Feed back Cap value Default Value: 0
21	RES0_TAP_OVR	1 - Override the control from hardware and close the switch connecting the resistor ladder tap point to the bottom of the ladder Default Value: 0

### 5.1.25 CTB1\_OA\_RES0\_CTRL (continued)

20	RES0_SWAP	Swap Top and Bottom resistor value Default Value: 0
19 : 16	RES0_TAP	PGA gain (resistor tap point): 0= gain 1.0 (disconnects resistor) 1= gain 1.42 2= gain 2.0 3= gain 2.78 4= gain 4.0 5= gain 5.82 6= gain 8.0 7= gain 10.67 8= gain 16.0 9= gain 21.33 10= gain 32.0 Default Value: 0
11	OA0_PUMP_EN	Opamp0 pump enable Default Value: 0
9 : 8	OA0_COMPINT	Opamp0 comparator edge detect for output and interrupt Default Value: 0  <b>0x0: DISABLE:</b> Disabled, no interrupts will be detected  <b>0x1: RISING:</b> Rising edge  <b>0x2: FALLING:</b> Falling edge  <b>0x3: BOTH:</b> Both rising and falling edges
7	OA0_DSI_LEVEL	Opamp0 comparator output : 0=pulse, 1=level Default Value: 0
6	OA0_DSI_BYPASS	Opamp0 bypass comparator output synchronization: 0=synchronize (level or pulse), 1=bypass (output async) Default Value: 0
5	OA0_HYST_EN	Opamp0 hysteresis enable (10mV) Default Value: 0
4	OA0_COMP_EN	Opamp0 comparator enable Default Value: 0
2	OA0_DRIVE_STR_SEL	Opamp0 output strength select 0=1x, 1=10x Default Value: 0
1 : 0	OA0_PWR_MODE	Opamp0 power level: 0: OFF 1: Low Power 2: Medium Power 3: High Power Default Value: 0

## 5.1.26 CTB1\_OA\_RES1\_CTRL

Opamp1 and resistor1 control

Address: 0x40310008

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	None	RW	RW	
HW Access	R	R	R	R	None	R	R	
Name	OA1_DSI_L EVEL	OA1_DSI_B YPASS	OA1_HYST _EN	OA1_COM P_EN	None	OA1_DRIV E_STR_SE L	OA1_PWR_MODE [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW	None	RW	
HW Access	None				R	None	R	
Name	None [15:12]				OA1_PUMP _EN	None	OA1_COMPINT [9:8]	

Bits	23	22	21	20	19	18	17	16
SW Access	None		RW	RW	RW			
HW Access	None		R	R	R			
Name	None [23:22]		RES1_TAP _OVR	RES1_SWA P	RES1_TAP [19:16]			

Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW			RW			
HW Access	R	R			R			
Name	VALID_SEL 1_EN	VALID_SEL1 [30:28]			C1_FB [27:24]			

Bits	Name	Description
31	VALID_SEL1_EN	Enable UAB Valid selection (UAB mode), otherwise ignore UAB Valid. Note that enabling UAB Valid selection also disables DeepSleep comparator operation. Default Value: 0
30 : 28	VALID_SEL1	Select which UAB Valid to use to sample the comparator output. This should match the UAB analog output connected to this comparator. The comparator output gets sampled at the negative edge of the selected UAB Valid signal. 0=UAB0 half 0 Valid output 1=UAB0 half 1 Valid output Default Value: 0
27 : 24	C1_FB	Feed back Cap value Default Value: 0
21	RES1_TAP_OVR	1 - Override the control from hardware and close the switch connecting the resistor ladder tap point to the bottom of the ladder Default Value: 0

## 5.1.26 CTB1\_OA\_RES1\_CTRL (continued)

20	RES1_SWAP	Swap Top and Bottom resistor value Default Value: 0
19 : 16	RES1_TAP	PGA gain (resistor tap point): 0= gain 1.0 (disconnects resistor) 1= gain 1.42 2= gain 2.0 3= gain 2.78 4= gain 4.0 5= gain 5.82 6= gain 8.0 7= gain 10.67 8= gain 16.0 9= gain 21.33 10= gain 32.0 Default Value: 0
11	OA1_PUMP_EN	Opamp1 pump enable Default Value: 0
9 : 8	OA1_COMPINT	Opamp1 comparator edge detect for output and interrupt Default Value: 0  <b>0x0: DISABLE:</b> Disabled, no interrupts will be detected  <b>0x1: RISING:</b> Rising edge  <b>0x2: FALLING:</b> Falling edge  <b>0x3: BOTH:</b> Both rising and falling edges
7	OA1_DSI_LEVEL	Opamp1 comparator output : 0=pulse, 1=level Default Value: 0
6	OA1_DSI_BYPASS	Opamp1 bypass comparator output synchronization: 0=synchronize (level or pulse), 1=bypass (output async) Default Value: 0
5	OA1_HYST_EN	Opamp1 hysteresis enable (10mV) Default Value: 0
4	OA1_COMP_EN	Opamp1 comparator enable Default Value: 0
2	OA1_DRIVE_STR_SEL	Opamp1 output strength select 0=1x, 1=10x Default Value: 0
1 : 0	OA1_PWR_MODE	Opamp1 power level: 0: OFF 1: Low Power 2: Medium Power 3: High Power Default Value: 0

## 5.1.27 CTB1\_COMP\_STAT

Comparator status

Address: 0x4031000C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access	None							W
Name	None [7:1]							OA0_COMP

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							R
HW Access	None							W
Name	None [23:17]							OA1_COMP

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
16	OA1_COMP	Opamp1 current comparator status Default Value: 0
0	OA0_COMP	Opamp0 current comparator status Default Value: 0

## 5.1.28 CTB1\_INTR

Interrupt request register

Address: 0x40310020

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1C	RW1C
HW Access	None						RW1S	RW1S
Name	None [7:2]						COMP1	COMP0

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	COMP1	Comparator 1 Interrupt: hardware sets this interrupt when comparator 1 triggers. Write with '1' to clear bit. Default Value: 0
0	COMP0	Comparator 0 Interrupt: hardware sets this interrupt when comparator 0 triggers. Write with '1' to clear bit. Default Value: 0

## 5.1.29 CTB1\_INTR\_SET

Interrupt request set register

Address: 0x40310024

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1S	RW1S
HW Access	None						A	A
Name	None [7:2]						COMP1_SET	COMP0_SET

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	COMP1_SET	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	COMP0_SET	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

## 5.1.30 CTB1\_INTR\_MASK

Interrupt request mask

Address: 0x40310028

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [7:2]						COMP1_MASK	COMP0_MASK

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	COMP1_MASK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	COMP0_MASK	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 5.1.31 CTB1\_INTR\_MASKED

Interrupt request masked

Address: 0x4031002C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						R	R
HW Access	None						W	W
Name	None [7:2]						COMP1_M ASKED	COMP0_M ASKED

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	COMP1_MASKED	Logical and of corresponding request and mask bits. Default Value: 0
0	COMP0_MASKED	Logical and of corresponding request and mask bits. Default Value: 0

## 5.1.32 CTB1\_OA0\_SW

Opamp0 switch control

Address: 0x40310080

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	OA0P_A70	OA0P_A60	OA0P_A50	OA0P_A40	OA0P_A30	OA0P_A20	OA0P_A10	OA0P_A00

Bits	15	14	13	12	11	10	9	8
SW Access	RW1S	RW1S	RW1S	None	RW1S	None	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	None	RW1C	None	RW1C	RW1C
Name	OA0M_A51	OA0M_A41	OA0M_A31	None	OA0M_A11	None	OA0P_A90	OA0P_A80

Bits	23	22	21	20	19	18	17	16
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	OA0O_D81	OA0O_D71	OA0O_D51	OA0O_D31	OA0M_A91	OA0M_A81	OA0M_A71	OA0M_A61

Bits	31	30	29	28	27	26	25	24
SW Access	None	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	None	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	None	RES0_R81	RES0_R71	RES0_R61	RES0_R41	RES0_R31	RES0_R11	RES0_R01

Bits	Name	Description
30	RES0_R81	Resistor0 tap to Opamp0 positive terminal Default Value: 0
29	RES0_R71	Resistor0 tap to Opamp0 negative terminal Default Value: 0
28	RES0_R61	Resistor0 bottom to VSSA Default Value: 0
27	RES0_R41	Resistor0 bottom to Opamp1 negative terminal Default Value: 0
26	RES0_R31	Resistor0 bottom to Opamp0 negative terminal Default Value: 0
25	RES0_R11	Resistor0 bottom to Opamp1 output Default Value: 0
24	RES0_R01	Resistor0 bottom to Pin P1 Default Value: 0
23	OA0O_D81	Opamp0 output switch to short 1x with 10x drive Default Value: 0

### 5.1.32 CTB1\_OA0\_SW (continued)

22	OA0O_D71	Opamp0 output to vref0 Default Value: 0
21	OA0O_D51	Opamp0 output to ctbbus2 Default Value: 0
20	OA0O_D31	Opamp0 output to ctbbus0 Default Value: 0
19	OA0M_A91	Opamp0 negative terminal to pin P2 Default Value: 0
18	OA0M_A81	Opamp0 negative terminal to Opamp0 bottom Default Value: 0
17	OA0M_A71	Opamp0 negative terminal to vref0 Default Value: 0
16	OA0M_A61	Opamp0 negative terminal to ctbbus3 Default Value: 0
15	OA0M_A51	Opamp0 negative terminal to ctbbus2 Default Value: 0
14	OA0M_A41	Opamp0 negative terminal to ctbbus1 Default Value: 0
13	OA0M_A31	Opamp0 negative terminal to ctbbus0 Default Value: 0
11	OA0M_A11	Opamp0 negative terminal to pin P1 Default Value: 0
9	OA0P_A90	Opamp0 positive terminal to uabin1 Default Value: 0
8	OA0P_A80	Opamp0 positive terminal to uabin0 Default Value: 0
7	OA0P_A70	Opamp0 positive terminal to vref0 Default Value: 0
6	OA0P_A60	Opamp0 positive terminal to ctbbus3 Default Value: 0
5	OA0P_A50	Opamp0 positive terminal to ctbbus2 Default Value: 0
4	OA0P_A40	Opamp0 positive terminal to ctbbus1 Default Value: 0
3	OA0P_A30	Opamp0 positive terminal to ctbbus0 Default Value: 0
2	OA0P_A20	Opamp0 positive terminal to pin P0 Default Value: 0
1	OA0P_A10	Opamp0 positive terminal to pin P1 Default Value: 0
0	OA0P_A00	Opamp0 positive terminal to amuxbusa Default Value: 0

### 5.1.33 CTB1\_OA0\_SW\_CLEAR

Opamp0 switch control clear

Address: 0x40310084

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	OA0P_A70	OA0P_A60	OA0P_A50	OA0P_A40	OA0P_A30	OA0P_A20	OA0P_A10	OA0P_A00

Bits	15	14	13	12	11	10	9	8
SW Access	RW1C	RW1C	RW1C	None	RW1C	None	RW1C	RW1C
HW Access	A	A	A	None	A	None	A	A
Name	OA0M_A51	OA0M_A41	OA0M_A31	None	OA0M_A11	None	OA0P_A90	OA0P_A80

Bits	23	22	21	20	19	18	17	16
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	OA0O_D81	OA0O_D71	OA0O_D51	OA0O_D31	OA0M_A91	OA0M_A81	OA0M_A71	OA0M_A61

Bits	31	30	29	28	27	26	25	24
SW Access	None	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	None	A	A	A	A	A	A	A
Name	None	RES0_R81	RES0_R71	RES0_R61	RES0_R41	RES0_R31	RES0_R11	RES0_R01

Bits	Name	Description
30	RES0_R81	see corresponding bit in OA0_SW Default Value: 0
29	RES0_R71	see corresponding bit in OA0_SW Default Value: 0
28	RES0_R61	see corresponding bit in OA0_SW Default Value: 0
27	RES0_R41	see corresponding bit in OA0_SW Default Value: 0
26	RES0_R31	see corresponding bit in OA0_SW Default Value: 0
25	RES0_R11	see corresponding bit in OA0_SW Default Value: 0
24	RES0_R01	see corresponding bit in OA0_SW Default Value: 0
23	OA0O_D81	see corresponding bit in OA0_SW Default Value: 0

### 5.1.33 CTB1\_OA0\_SW\_CLEAR (continued)

22	OA0O_D71	see corresponding bit in OA0_SW Default Value: 0
21	OA0O_D51	see corresponding bit in OA0_SW Default Value: 0
20	OA0O_D31	see corresponding bit in OA0_SW Default Value: 0
19	OA0M_A91	see corresponding bit in OA0_SW Default Value: 0
18	OA0M_A81	see corresponding bit in OA0_SW Default Value: 0
17	OA0M_A71	see corresponding bit in OA0_SW Default Value: 0
16	OA0M_A61	see corresponding bit in OA0_SW Default Value: 0
15	OA0M_A51	see corresponding bit in OA0_SW Default Value: 0
14	OA0M_A41	see corresponding bit in OA0_SW Default Value: 0
13	OA0M_A31	see corresponding bit in OA0_SW Default Value: 0
11	OA0M_A11	see corresponding bit in OA0_SW Default Value: 0
9	OA0P_A90	see corresponding bit in OA0_SW Default Value: 0
8	OA0P_A80	see corresponding bit in OA0_SW Default Value: 0
7	OA0P_A70	see corresponding bit in OA0_SW Default Value: 0
6	OA0P_A60	see corresponding bit in OA0_SW Default Value: 0
5	OA0P_A50	see corresponding bit in OA0_SW Default Value: 0
4	OA0P_A40	see corresponding bit in OA0_SW Default Value: 0
3	OA0P_A30	see corresponding bit in OA0_SW Default Value: 0
2	OA0P_A20	see corresponding bit in OA0_SW Default Value: 0
1	OA0P_A10	see corresponding bit in OA0_SW Default Value: 0
0	OA0P_A00	see corresponding bit in OA0_SW Default Value: 0

## 5.1.34 CTB1\_OA1\_SW

Opamp1 switch control

Address: 0x40310088

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	OA1P_A73	OA1P_A63	OA1P_A53	OA1P_A43	OA1P_A33	OA1P_A23	OA1P_A13	OA1P_A03

Bits	15	14	13	12	11	10	9	8
SW Access	RW1S	RW1S	RW1S	RW1S	None		RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	None		RW1C	RW1C
Name	OA1M_A52	OA1M_A42	OA1M_A32	OA1M_A22	None [11:10]		OA1P_A93	OA1P_A83

Bits	23	22	21	20	19	18	17	16
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	OA1O_D72	OA1O_D62	OA1O_D52	OA1O_D42	OA1M_A92	OA1M_A82	OA1M_A72	OA1M_A62

Bits	31	30	29	28	27	26	25	24
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	RES1_R92	RES1_R82	RES1_R72	RES1_R62	RES1_R52	RES1_R32	RES1_R02	OA1O_D82

Bits	Name	Description
31	RES1_R92	Resistor1 tap to Opamp0 positive terminal Default Value: 0
30	RES1_R82	Resistor1 tap to Opamp1 positive terminal Default Value: 0
29	RES1_R72	Resistor1 tap to Opamp1 negative terminal Default Value: 0
28	RES1_R62	Resistor1 bottom to VSSA Default Value: 0
27	RES1_R52	Resistor1 bottom to Resistor0 bottom Default Value: 0
26	RES1_R32	Resistor1 bottom to Opamp1 negative terminal Default Value: 0
25	RES1_R02	Resistor1 bottom to pin P4 Default Value: 0
24	OA1O_D82	Opamp1 output switch to short 1x with 10x drive Default Value: 0

### 5.1.34 CTB1\_OA1\_SW (continued)

23	OA1O_D72	Opamp1 output to vref1 Default Value: 0
22	OA1O_D62	Opamp1 output to ctbbus3 Default Value: 0
21	OA1O_D52	Opamp1 output to ctbbus2 Default Value: 0
20	OA1O_D42	Opamp1 output to ctbbus1 Default Value: 0
19	OA1M_A92	Opamp1 negative terminal to pin P3 Default Value: 0
18	OA1M_A82	Opamp1 negative terminal to Opamp1 bottom Default Value: 0
17	OA1M_A72	Opamp1 negative terminal to vref1 Default Value: 0
16	OA1M_A62	Opamp1 negative terminal to ctbbus3 Default Value: 0
15	OA1M_A52	Opamp1 negative terminal to ctbbus2 Default Value: 0
14	OA1M_A42	Opamp1 negative terminal to ctbbus1 Default Value: 0
13	OA1M_A32	Opamp1 negative terminal to ctbbus0 Default Value: 0
12	OA1M_A22	Opamp1 negative terminal to pin P4 Default Value: 0
9	OA1P_A93	Opamp1 positive terminal to uabin1 Default Value: 0
8	OA1P_A83	Opamp1 positive terminal to uabin0 Default Value: 0
7	OA1P_A73	Opamp1 positive terminal to vref1 Default Value: 0
6	OA1P_A63	Opamp1 positive terminal to ctbbus3 Default Value: 0
5	OA1P_A53	Opamp1 positive terminal to ctbbus2 Default Value: 0
4	OA1P_A43	Opamp1 positive terminal to ctbbus1 Default Value: 0
3	OA1P_A33	Opamp1 positive terminal to ctbbus0 Default Value: 0
2	OA1P_A23	Opamp1 positive terminal to pin P4 Default Value: 0
1	OA1P_A13	Opamp1 positive terminal to pin P5 Default Value: 0
0	OA1P_A03	Opamp1 positive terminal to amuxbusb Default Value: 0

## 5.1.35 CTB1\_OA1\_SW\_CLEAR

Opamp1 switch control clear

Address: 0x4031008C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	OA1P_A73	OA1P_A63	OA1P_A53	OA1P_A43	OA1P_A33	OA1P_A23	OA1P_A13	OA1P_A03

Bits	15	14	13	12	11	10	9	8
SW Access	RW1C	RW1C	RW1C	RW1C	None		RW1C	RW1C
HW Access	A	A	A	A	None		A	A
Name	OA1M_A52	OA1M_A42	OA1M_A32	OA1M_A22	None [11:10]		OA1P_A93	OA1P_A83

Bits	23	22	21	20	19	18	17	16
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	OA1O_D72	OA1O_D62	OA1O_D52	OA1O_D42	OA1M_A92	OA1M_A82	OA1M_A72	OA1M_A62

Bits	31	30	29	28	27	26	25	24
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	RES1_R92	RES1_R82	RES1_R72	RES1_R62	RES1_R52	RES1_R32	RES1_R02	OA1O_D82

Bits	Name	Description
31	RES1_R92	see corresponding bit in OA1_SW Default Value: 0
30	RES1_R82	see corresponding bit in OA1_SW Default Value: 0
29	RES1_R72	see corresponding bit in OA1_SW Default Value: 0
28	RES1_R62	see corresponding bit in OA1_SW Default Value: 0
27	RES1_R52	see corresponding bit in OA1_SW Default Value: 0
26	RES1_R32	see corresponding bit in OA1_SW Default Value: 0
25	RES1_R02	see corresponding bit in OA1_SW Default Value: 0
24	OA1O_D82	see corresponding bit in OA1_SW Default Value: 0

### 5.1.35 CTB1\_OA1\_SW\_CLEAR (continued)

23	OA1O_D72	see corresponding bit in OA1_SW Default Value: 0
22	OA1O_D62	see corresponding bit in OA1_SW Default Value: 0
21	OA1O_D52	see corresponding bit in OA1_SW Default Value: 0
20	OA1O_D42	see corresponding bit in OA1_SW Default Value: 0
19	OA1M_A92	see corresponding bit in OA1_SW Default Value: 0
18	OA1M_A82	see corresponding bit in OA1_SW Default Value: 0
17	OA1M_A72	see corresponding bit in OA1_SW Default Value: 0
16	OA1M_A62	see corresponding bit in OA1_SW Default Value: 0
15	OA1M_A52	see corresponding bit in OA1_SW Default Value: 0
14	OA1M_A42	see corresponding bit in OA1_SW Default Value: 0
13	OA1M_A32	see corresponding bit in OA1_SW Default Value: 0
12	OA1M_A22	see corresponding bit in OA1_SW Default Value: 0
9	OA1P_A93	see corresponding bit in OA1_SW Default Value: 0
8	OA1P_A83	see corresponding bit in OA1_SW Default Value: 0
7	OA1P_A73	see corresponding bit in OA1_SW Default Value: 0
6	OA1P_A63	see corresponding bit in OA1_SW Default Value: 0
5	OA1P_A53	see corresponding bit in OA1_SW Default Value: 0
4	OA1P_A43	see corresponding bit in OA1_SW Default Value: 0
3	OA1P_A33	see corresponding bit in OA1_SW Default Value: 0
2	OA1P_A23	see corresponding bit in OA1_SW Default Value: 0
1	OA1P_A13	see corresponding bit in OA1_SW Default Value: 0
0	OA1P_A03	see corresponding bit in OA1_SW Default Value: 0

## 5.1.36 CTB1\_CTBBUS\_SW

CTB bus switch control

Address: 0x40310090

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	CB0_P07	CB0_P06	CB0_P05	CB0_P04	CB0_P03	CB0_P02	CB0_P01	CB0_P00

Bits	15	14	13	12	11	10	9	8
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	CB2_P26	CB2_P24	CB2_P22	CB2_P20	CB1_P17	CB1_P15	CB1_P13	CB1_P11

Bits	23	22	21	20	19	18	17	16
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	CB3_G63	CB2_G53	CB1_G43	CB0_G33	CB3_P37	CB3_P35	CB3_P33	CB3_P31

Bits	31	30	29	28	27	26	25	24
SW Access	None			RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	None			RW1C	RW1C	RW1C	RW1C	RW1C
Name	None [31:29]			CB2_G50	CB3_G61	CB2_G52	CB1_G41	CB0_G32

Bits	Name	Description
28	CB2_G50	ctbbus2 ctbbus3 Default Value: 0
27	CB3_G61	ctbbus3 sarbus1 Default Value: 0
26	CB2_G52	ctbbus2 sarbus0 Default Value: 0
25	CB1_G41	ctbbus1 sarbus1 Default Value: 0
24	CB0_G32	ctbbus0 sarbus0 Default Value: 0
23	CB3_G63	ctbbus3 right neighbor Default Value: 0
22	CB2_G53	ctbbus2 right neighbor Default Value: 0
21	CB1_G43	ctbbus1 right neighbor Default Value: 0

### 5.1.36 CTB1\_CTBBUS\_SW (continued)

20	CB0_G33	ctbbus0 right neighbor Default Value: 0
19	CB3_P37	P7 ctbbus3 Default Value: 0
18	CB3_P35	P5 ctbbus3 Default Value: 0
17	CB3_P33	P3 ctbbus3 Default Value: 0
16	CB3_P31	P1 ctbbus3 Default Value: 0
15	CB2_P26	P6 ctbbus2 Default Value: 0
14	CB2_P24	P4 ctbbus2 Default Value: 0
13	CB2_P22	P2 ctbbus2 Default Value: 0
12	CB2_P20	P0 ctbbus2 Default Value: 0
11	CB1_P17	P7 ctbbus1 Default Value: 0
10	CB1_P15	P5 ctbbus1 Default Value: 0
9	CB1_P13	P3 ctbbus1 Default Value: 0
8	CB1_P11	P1 ctbbus1 Default Value: 0
7	CB0_P07	P7 ctbbus0 Default Value: 0
6	CB0_P06	P6 ctbbus0 Default Value: 0
5	CB0_P05	P5 ctbbus0 Default Value: 0
4	CB0_P04	P4 ctbbus0 Default Value: 0
3	CB0_P03	P3 ctbbus0 Default Value: 0
2	CB0_P02	P2 ctbbus0 Default Value: 0
1	CB0_P01	P1 ctbbus0 Default Value: 0
0	CB0_P00	P0 ctbbus0 Default Value: 0

## 5.1.37 CTB1\_CTBBUS\_SW\_CLEAR

CTB bus switch control clear

Address: 0x40310094

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	CB0_P07	CB0_P06	CB0_P05	CB0_P04	CB0_P03	CB0_P02	CB0_P01	CB0_P00

Bits	15	14	13	12	11	10	9	8
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	CB2_P26	CB2_P24	CB2_P22	CB2_P20	CB1_P17	CB1_P15	CB1_P13	CB1_P11

Bits	23	22	21	20	19	18	17	16
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	CB3_G63	CB2_G53	CB1_G43	CB0_G33	CB3_P37	CB3_P35	CB3_P33	CB3_P31

Bits	31	30	29	28	27	26	25	24
SW Access	None			RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	None			A	A	A	A	A
Name	None [31:29]			CB2_G50	CB3_G61	CB2_G52	CB1_G41	CB0_G32

Bits	Name	Description
28	CB2_G50	see corresponding bit in CTBBUS_SW Default Value: 0
27	CB3_G61	see corresponding bit in CTBBUS_SW Default Value: 0
26	CB2_G52	see corresponding bit in CTBBUS_SW Default Value: 0
25	CB1_G41	see corresponding bit in CTBBUS_SW Default Value: 0
24	CB0_G32	see corresponding bit in CTBBUS_SW Default Value: 0
23	CB3_G63	see corresponding bit in CTBBUS_SW Default Value: 0
22	CB2_G53	see corresponding bit in CTBBUS_SW Default Value: 0
21	CB1_G43	see corresponding bit in CTBBUS_SW Default Value: 0

### 5.1.37 CTB1\_CTBBUS\_SW\_CLEAR (continued)

20	CB0_G33	see corresponding bit in CTBBUS_SW Default Value: 0
19	CB3_P37	see corresponding bit in CTBBUS_SW Default Value: 0
18	CB3_P35	see corresponding bit in CTBBUS_SW Default Value: 0
17	CB3_P33	see corresponding bit in CTBBUS_SW Default Value: 0
16	CB3_P31	see corresponding bit in CTBBUS_SW Default Value: 0
15	CB2_P26	see corresponding bit in CTBBUS_SW Default Value: 0
14	CB2_P24	see corresponding bit in CTBBUS_SW Default Value: 0
13	CB2_P22	see corresponding bit in CTBBUS_SW Default Value: 0
12	CB2_P20	see corresponding bit in CTBBUS_SW Default Value: 0
11	CB1_P17	see corresponding bit in CTBBUS_SW Default Value: 0
10	CB1_P15	see corresponding bit in CTBBUS_SW Default Value: 0
9	CB1_P13	see corresponding bit in CTBBUS_SW Default Value: 0
8	CB1_P11	see corresponding bit in CTBBUS_SW Default Value: 0
7	CB0_P07	see corresponding bit in CTBBUS_SW Default Value: 0
6	CB0_P06	see corresponding bit in CTBBUS_SW Default Value: 0
5	CB0_P05	see corresponding bit in CTBBUS_SW Default Value: 0
4	CB0_P04	see corresponding bit in CTBBUS_SW Default Value: 0
3	CB0_P03	see corresponding bit in CTBBUS_SW Default Value: 0
2	CB0_P02	see corresponding bit in CTBBUS_SW Default Value: 0
1	CB0_P01	see corresponding bit in CTBBUS_SW Default Value: 0
0	CB0_P00	see corresponding bit in CTBBUS_SW Default Value: 0

## 5.1.38 CTB1\_CTB\_SW\_HW\_CTRL

CTB bus switch control status

Address: 0x403100C0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	R	R	R	R	R	R	R	R
Name	P7_HW_CT RL01	P6_HW_CT RL01	P5_HW_CT RL01	P4_HW_CT RL01	P3_HW_CT RL01	P2_HW_CT RL01	P1_HW_CT RL01	P0_HW_CT RL01

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	R	R	R	R	R	R	R	R
Name	P7_HW_CT RL23	P6_HW_CT RL23	P5_HW_CT RL23	P4_HW_CT RL23	P3_HW_CT RL23	P2_HW_CT RL23	P1_HW_CT RL23	P0_HW_CT RL23

  

Bits	23	22	21	20	19	18	17	16
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [23:18]						SARBUS1_ HW_CTRL	SARBUS0_ HW_CTRL

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
17	SARBUS1_HW_CTRL	sarbus1 switches (G41, G61) Default Value: 0
16	SARBUS0_HW_CTRL	sarbus0 switches (G32, G52) Default Value: 0
15	P7_HW_CTRL23	for P37 Default Value: 0
14	P6_HW_CTRL23	for P26 Default Value: 0
13	P5_HW_CTRL23	for P35 Default Value: 0
12	P4_HW_CTRL23	for P24 Default Value: 0
11	P3_HW_CTRL23	for P33, D52, D62 Default Value: 0

### 5.1.38 CTB1\_CTB\_SW\_HW\_CTRL (continued)

10	P2_HW_CTRL23	for P22, D51 Default Value: 0
9	P1_HW_CTRL23	for P31 Default Value: 0
8	P0_HW_CTRL23	for P20 Default Value: 0
7	P7_HW_CTRL01	for P07, P17 Default Value: 0
6	P6_HW_CTRL01	for P06 Default Value: 0
5	P5_HW_CTRL01	for P05, P15 Default Value: 0
4	P4_HW_CTRL01	for P04 Default Value: 0
3	P3_HW_CTRL01	for P03, P13 Default Value: 0
2	P2_HW_CTRL01	for P02 Default Value: 0
1	P1_HW_CTRL01	for P01, P11 Default Value: 0
0	P0_HW_CTRL01	for P00 Default Value: 0

## 5.1.39 CTB1\_CTB\_SW\_STATUS

CTB bus switch control status

Address: 0x403100C4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	CB0_P07_S TAT	CB0_P06_S TAT	CB0_P05_S TAT	CB0_P04_S TAT	CB0_P03_S TAT	CB0_P02_S TAT	CB0_P01_S TAT	CB0_P00_S TAT

Bits	15	14	13	12	11	10	9	8
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	CB2_P26_S TAT	CB2_P24_S TAT	CB2_P22_S TAT	CB2_P20_S TAT	CB1_P17_S TAT	CB1_P15_S TAT	CB1_P13_S TAT	CB1_P11_S TAT

Bits	23	22	21	20	19	18	17	16
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	CB3_G63_ STAT	CB2_G53_ STAT	CB1_G43_ STAT	CB0_G33_ STAT	CB3_P37_S TAT	CB3_P35_S TAT	CB3_P33_S TAT	CB3_P31_S TAT

Bits	31	30	29	28	27	26	25	24
SW Access	None	R	R	R	R	R	R	R
HW Access	None	W	W	W	W	W	W	W
Name	None	OA10_D62_ STAT	OA10_D52_ STAT	OA00_D51_ STAT	CB3_G61_ STAT	CB2_G52_ STAT	CB1_G41_ STAT	CB0_G32_ STAT

Bits	Name	Description
30	OA10_D62_STAT	see OA10_D62 bit in OA1_SW Default Value: 0
29	OA10_D52_STAT	see OA10_D52 bit in OA1_SW Default Value: 0
28	OA00_D51_STAT	see OA00_D51 bit in OA0_SW Default Value: 0
27	CB3_G61_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
26	CB2_G52_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
25	CB1_G41_STAT	see corresponding bit in CTBBUS_SW Default Value: 0

### 5.1.39 CTB1\_CTB\_SW\_STATUS (continued)

24	CB0_G32_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
23	CB3_G63_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
22	CB2_G53_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
21	CB1_G43_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
20	CB0_G33_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
19	CB3_P37_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
18	CB3_P35_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
17	CB3_P33_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
16	CB3_P31_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
15	CB2_P26_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
14	CB2_P24_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
13	CB2_P22_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
12	CB2_P20_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
11	CB1_P17_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
10	CB1_P15_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
9	CB1_P13_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
8	CB1_P11_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
7	CB0_P07_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
6	CB0_P06_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
5	CB0_P05_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
4	CB0_P04_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
3	CB0_P03_STAT	see corresponding bit in CTBBUS_SW Default Value: 0

### 5.1.39 CTB1\_CTB\_SW\_STATUS (continued)

2	CB0_P02_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
1	CB0_P01_STAT	see corresponding bit in CTBBUS_SW Default Value: 0
0	CB0_P00_STAT	see corresponding bit in CTBBUS_SW Default Value: 0

## 5.1.40 CTB1\_OA0\_OFFSET\_TRIM

Opamp0 trim control

Address: 0x40310F00

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		OA0_OFFSET_TRIM [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	OA0_OFFSET_TRIM	Opamp0 offset trim Default Value: 0

## 5.1.41 CTB1\_OA0\_SLOPE\_OFFSET\_TRIM

Opamp0 trim control

Address: 0x40310F04

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		OA0_SLOPE_OFFSET_TRIM [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	OA0_SLOPE_OFFSET_TRIM	Opamp0 slope offset drift trim Default Value: 0

## 5.1.42 CTB1\_OA0\_COMP\_TRIM

Opamp0 trim control

Address: 0x40310F08

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	
HW Access	None						R	
Name	None [7:2]						OA0_COMP_TRIM [1:0]	

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1 : 0	OA0_COMP_TRIM	Opamp0 Compensation Capacitor Trim Default Value: 0

## 5.1.43 CTB1\_OA1\_OFFSET\_TRIM

Opamp1 trim control

Address: 0x40310F0C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		OA1_OFFSET_TRIM [5:0]					

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	OA1_OFFSET_TRIM	Opamp1 offset trim Default Value: 0

## 5.1.44 CTB1\_OA1\_SLOPE\_OFFSET\_TRIM

Opamp1 trim control

Address: 0x40310F10

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		OA1_SLOPE_OFFSET_TRIM [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	OA1_SLOPE_OFFSET_T RIM	Opamp1 slope offset drift trim Default Value: 0

## 5.1.45 CTB1\_OA1\_COMP\_TRIM

Opamp1 trim control

Address: 0x40310F14

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	
HW Access	None						R	
Name	None [7:2]						OA1_COMP_TRIM [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1 : 0	OA1_COMP_TRIM	Opamp1 Compensation Capacitor Trim Default Value: 0

## 5.1.46 CTB1\_RMP\_TRIM

Risk Mitigation bits

Address: 0x40310F18

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				RMP_TRIM [3:0]			

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3 : 0	RMP_TRIM	Risk Mitigation Trim bits Default Value: 0

## 6 Direct-Memory Access Registers



This section discusses the Direct-Memory Access registers. It lists all the registers in mapping tables, in address order.

### 6.1 Register Details

Register Name	Address
DMAC_CTL	0x40101000
DMAC_STATUS	0x40101010
DMAC_STATUS_SRC_ADDR	0x40101014
DMAC_STATUS_DST_ADDR	0x40101018
DMAC_STATUS_CH_ACT	0x4010101C
DMAC_CH_CTL0	0x40101080
DMAC_CH_CTL1	0x40101084
DMAC_CH_CTL2	0x40101088
DMAC_CH_CTL3	0x4010108C
DMAC_CH_CTL4	0x40101090
DMAC_CH_CTL5	0x40101094
DMAC_CH_CTL6	0x40101098
DMAC_CH_CTL7	0x4010109C
DMAC_INTR	0x401017F0
DMAC_INTR_SET	0x401017F4
DMAC_INTR_MASK	0x401017F8
DMAC_INTR_MASKED	0x401017FC

## 6.1.1 DMAC\_CTL

Control register

Address: 0x40101000

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	R	None						
Name	ENABLED	None [30:24]						

Bits	Name	Description
31	ENABLED	<p>0': DMA is disabled:</p> <ul style="list-style-type: none"> <li>- INTR register is set to "0".</li> <li>- DW/DMA functionality is aborted.</li> <li>- DW/DMA controller input/pending triggers are de-activated.</li> <li>- DW/DMA controller output triggers are de-activated.</li> </ul> <p>Disabling the DMA has the same effect as an active "rst_sys_act_n" reset in DeepSleep power mode. To prevent a loss of active (pending) DW/DMA triggers when disabling the DMA or when transitioning from Active to DeepSleep power mode, the STATUS.ACTIVE and STATUS_CH_ACTIVE.CH fields can be used.</p> <p>'1': DMA is enabled. Default Value: 0</p>

## 6.1.2 DMAC\_STATUS

Status register

Address: 0x40101010

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	DATA_NR [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	DATA_NR [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None					R		
HW Access	None					W		
Name	None [23:19]					CH_ADDR [18:16]		
Bits	31	30	29	28	27	26	25	24
SW Access	R	R	R		None	R		
HW Access	W	W	W		None	W		
Name	ACTIVE	PING_PONG	PRIO [29:28]		None	STATE [26:24]		

Bits	Name	Description
31	ACTIVE	Specifies if there is a currently active (pending) channel in the data transfer engine: 0: no currently active channel. 1: currently active channel. Default Value: 0
30	PING_PONG	Specifies whether the PING descriptor (0) or PONG descriptor (1) of the channel is currently in use. Default Value: Undefined
29 : 28	PRIO	Specifies the priority of the currently active channel. Default Value: Undefined
26 : 24	STATE	State of the data transfer engine. 0: DEFAULT state. 1: Loading descriptor (SRC, DST, CONTROL and STATUS words). 2: Loading data element from source location. 3: Storing data element to destination location. 4: Storing descriptor (STATUS word). 5: Wait for trigger de-activation. 6: Storing descriptor with error response (STATUS word). Default Value: 0

### 6.1.2 DMAC\_STATUS (continued)

18 : 16	CH_ADDR	Specifies the channel number of the currently active channel. If channel 7 is active, STATUS.ACTIVE is '1' and STATUS.CH_ADDR is "7". Default Value: Undefined
15 : 0	DATA_NR	Specifies the index of the currently active data transfer. This value increases from "0" to CONTROL.DATA_NR. Default Value: Undefined

### 6.1.3 DMAC\_STATUS\_SRC\_ADDR

Source address status register

Address: 0x40101014

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	W							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	W							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	Base address or current address of source location of currently active channel. The specific address information is cycle dependent. This is field is provided for debug purposes. Functionally, no assumption should be made on whether the base or current address is provided. The specifics of the currently active channel are available through STATUS. Note while reading the STATUS, STATUS_SRC and STATUS_DST registers, the transfer engine may have moved from one active channel to another. Default Value: Undefined

## 6.1.4 DMAC\_STATUS\_DST\_ADDR

Destination address register

Address: 0x40101018

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	W							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	W							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	<p>Base address or current address of destination location of currently active channel. The specific address information is cycle dependent. This is field is provided for debug purposes. Functionally, no assumption should be made on whether the base or current address is provided. The specifics of the currently active channel are available through STATUS. Note while reading the STATUS, STATUS_SRC and STATUS_DST registers, the transfer engine may have moved from one active channel to another.</p> <p>Default Value: Undefined</p>

## 6.1.5 DMAC\_STATUS\_CH\_ACT

Channel activation status register

Address: 0x4010101C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	CH [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	CH	Channel activation status. Bit i is associated to channel i.  Software reads this field to get information on all actively pending channels (either in pending or in the data transfer engine). Default Value: 0

## 6.1.6 DMAC\_CH\_CTL0

Channel control register

Address: 0x40101080

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	RW		None			
HW Access	RW1C	RW	R		None			
Name	ENABLED	PING_PONG	PRIO [29:28]		None [27:24]			

Bits	Name	Description
31	ENABLED	<p>0: channel disabled. The channels trigger is ignored and the channel cannot be activated. If the activated channel is disabled, the data transfer(s) are aborted.            1: channel enabled.</p> <p>Software sets this field to 1 to enable a specific channel.</p> <p>Hardware sets this field to 0 on erroneous channel behavior (the specific error is specified by STATUS.RESP in the channels descriptor structure).            Default Value: 0</p>

## 6.1.6 DMAC\_CH\_CTL0 (continued)

30	PING_PONG	<p>Each channel has two descriptor structures for double buffering purposes. As the controller operates on one structure, the main CPU can operate on the other structure. The descriptor structures are identified as PING (0) and PONG (1). This field identifies the descriptor structure that is currently in use by the controller.</p> <p>Software sets this field to the desired descriptor structure.</p> <p>Hardware inverts the field value on the completion of a descriptor structure when CONTROL.FLIPPING of the current descriptor structure is set to 1.</p> <p>Each channel has two descriptor structures for double buffering purposes. As the controller operates on one structure, the main CPU can operate on the other structure. The descriptor structures are identified as PING (0) and PONG (1). This field identifies the descriptor structure that is currently in use by the controller.</p> <p>Default Value: 0</p>
29 : 28	PRI0	<p>Channel priority, with 0 representing the highest priority and 3 representing the lowest priority. Priority decoding uses the channel priority to determine the highest priority activated channel. If multiple activated channels have the same highest priority, the channel with the lowest index <i>i</i>, is considered the highest priority activated channel.</p> <p>Default Value: 0</p>

## 6.1.7 DMAC\_CH\_CTL1

Channel control register

Address: 0x40101084

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	RW		None			
HW Access	RW1C	RW	R		None			
Name	ENABLED	PING_PONG	PRIO [29:28]		None [27:24]			

Bits	Name	Description
31	ENABLED	<p>0: channel disabled. The channels trigger is ignored and the channel cannot be activated. If the activated channel is disabled, the data transfer(s) are aborted.            1: channel enabled.</p> <p>Software sets this field to 1 to enable a specific channel.</p> <p>Hardware sets this field to 0 on erroneous channel behavior (the specific error is specified by STATUS.RESP in the channels descriptor structure).            Default Value: 0</p>

## 6.1.7 DMAC\_CH\_CTL1 (continued)

30	PING_PONG	<p>Each channel has two descriptor structures for double buffering purposes. As the controller operates on one structure, the main CPU can operate on the other structure. The descriptor structures are identified as PING (0) and PONG (1). This field identifies the descriptor structure that is currently in use by the controller.</p> <p>Software sets this field to the desired descriptor structure.</p> <p>Hardware inverts the field value on the completion of a descriptor structure when CONTROL.FLIPPING of the current descriptor structure is set to 1.</p> <p>Each channel has two descriptor structures for double buffering purposes. As the controller operates on one structure, the main CPU can operate on the other structure. The descriptor structures are identified as PING (0) and PONG (1). This field identifies the descriptor structure that is currently in use by the controller.</p> <p>Default Value: 0</p>
29 : 28	PRI0	<p>Channel priority, with 0 representing the highest priority and 3 representing the lowest priority. Priority decoding uses the channel priority to determine the highest priority activated channel. If multiple activated channels have the same highest priority, the channel with the lowest index i, is considered the highest priority activated channel.</p> <p>Default Value: 0</p>

## 6.1.8 DMAC\_CH\_CTL2

Channel control register

Address: 0x40101088

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	RW		None			
HW Access	RW1C	RW	R		None			
Name	ENABLED	PING_PONG	PRIO [29:28]		None [27:24]			

Bits	Name	Description
31	ENABLED	<p>0: channel disabled. The channels trigger is ignored and the channel cannot be activated. If the activated channel is disabled, the data transfer(s) are aborted.            1: channel enabled.</p> <p>Software sets this field to 1 to enable a specific channel.</p> <p>Hardware sets this field to 0 on erroneous channel behavior (the specific error is specified by STATUS.RESP in the channels descriptor structure).            Default Value: 0</p>

## 6.1.8 DMAC\_CH\_CTL2 (continued)

30	PING_PONG	<p>Each channel has two descriptor structures for double buffering purposes. As the controller operates on one structure, the main CPU can operate on the other structure. The descriptor structures are identified as PING (0) and PONG (1). This field identifies the descriptor structure that is currently in use by the controller.</p> <p>Software sets this field to the desired descriptor structure.</p> <p>Hardware inverts the field value on the completion of a descriptor structure when CONTROL.FLIPPING of the current descriptor structure is set to 1.</p> <p>Each channel has two descriptor structures for double buffering purposes. As the controller operates on one structure, the main CPU can operate on the other structure. The descriptor structures are identified as PING (0) and PONG (1). This field identifies the descriptor structure that is currently in use by the controller.</p> <p>Default Value: 0</p>
29 : 28	PRIO	<p>Channel priority, with 0 representing the highest priority and 3 representing the lowest priority. Priority decoding uses the channel priority to determine the highest priority activated channel. If multiple activated channels have the same highest priority, the channel with the lowest index <i>i</i>, is considered the highest priority activated channel.</p> <p>Default Value: 0</p>

## 6.1.9 DMAC\_CH\_CTL3

Channel control register

Address: 0x4010108C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	RW		None			
HW Access	RW1C	RW	R		None			
Name	ENABLED	PING_PONG	PRIO [29:28]		None [27:24]			

Bits	Name	Description
31	ENABLED	<p>0: channel disabled. The channels trigger is ignored and the channel cannot be activated. If the activated channel is disabled, the data transfer(s) are aborted.            1: channel enabled.</p> <p>Software sets this field to 1 to enable a specific channel.</p> <p>Hardware sets this field to 0 on erroneous channel behavior (the specific error is specified by STATUS.RESP in the channels descriptor structure).            Default Value: 0</p>

## 6.1.9 DMAC\_CH\_CTL3 (continued)

30	PING_PONG	<p>Each channel has two descriptor structures for double buffering purposes. As the controller operates on one structure, the main CPU can operate on the other structure. The descriptor structures are identified as PING (0) and PONG (1). This field identifies the descriptor structure that is currently in use by the controller.</p> <p>Software sets this field to the desired descriptor structure.</p> <p>Hardware inverts the field value on the completion of a descriptor structure when CONTROL.FLIPPING of the current descriptor structure is set to 1.</p> <p>Each channel has two descriptor structures for double buffering purposes. As the controller operates on one structure, the main CPU can operate on the other structure. The descriptor structures are identified as PING (0) and PONG (1). This field identifies the descriptor structure that is currently in use by the controller.</p> <p>Default Value: 0</p>
29 : 28	PRI0	<p>Channel priority, with 0 representing the highest priority and 3 representing the lowest priority. Priority decoding uses the channel priority to determine the highest priority activated channel. If multiple activated channels have the same highest priority, the channel with the lowest index <i>i</i>, is considered the highest priority activated channel.</p> <p>Default Value: 0</p>

## 6.1.10 DMAC\_CH\_CTL4

Channel control register

Address: 0x40101090

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	RW		None			
HW Access	RW1C	RW	R		None			
Name	ENABLED	PING_PONG	PRIO [29:28]		None [27:24]			

Bits	Name	Description
31	ENABLED	<p>0: channel disabled. The channels trigger is ignored and the channel cannot be activated. If the activated channel is disabled, the data transfer(s) are aborted.            1: channel enabled.</p> <p>Software sets this field to 1 to enable a specific channel.</p> <p>Hardware sets this field to 0 on erroneous channel behavior (the specific error is specified by STATUS.RESP in the channels descriptor structure).            Default Value: 0</p>

## 6.1.10 DMAC\_CH\_CTL4 (continued)

30	PING_PONG	<p>Each channel has two descriptor structures for double buffering purposes. As the controller operates on one structure, the main CPU can operate on the other structure. The descriptor structures are identified as PING (0) and PONG (1). This field identifies the descriptor structure that is currently in use by the controller.</p> <p>Software sets this field to the desired descriptor structure.</p> <p>Hardware inverts the field value on the completion of a descriptor structure when CONTROL.FLIPPING of the current descriptor structure is set to 1.</p> <p>Each channel has two descriptor structures for double buffering purposes. As the controller operates on one structure, the main CPU can operate on the other structure. The descriptor structures are identified as PING (0) and PONG (1). This field identifies the descriptor structure that is currently in use by the controller.</p> <p>Default Value: 0</p>
29 : 28	PRI0	<p>Channel priority, with 0 representing the highest priority and 3 representing the lowest priority. Priority decoding uses the channel priority to determine the highest priority activated channel. If multiple activated channels have the same highest priority, the channel with the lowest index <i>i</i>, is considered the highest priority activated channel.</p> <p>Default Value: 0</p>

## 6.1.11 DMAC\_CH\_CTL5

Channel control register

Address: 0x40101094

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	RW		None			
HW Access	RW1C	RW	R		None			
Name	ENABLED	PING_PONG	PRIO [29:28]		None [27:24]			

Bits	Name	Description
31	ENABLED	<p>0: channel disabled. The channels trigger is ignored and the channel cannot be activated. If the activated channel is disabled, the data transfer(s) are aborted.            1: channel enabled.</p> <p>Software sets this field to 1 to enable a specific channel.</p> <p>Hardware sets this field to 0 on erroneous channel behavior (the specific error is specified by STATUS.RESP in the channels descriptor structure).            Default Value: 0</p>

## 6.1.11 DMAC\_CH\_CTL5 (continued)

30	PING_PONG	<p>Each channel has two descriptor structures for double buffering purposes. As the controller operates on one structure, the main CPU can operate on the other structure. The descriptor structures are identified as PING (0) and PONG (1). This field identifies the descriptor structure that is currently in use by the controller.</p> <p>Software sets this field to the desired descriptor structure.</p> <p>Hardware inverts the field value on the completion of a descriptor structure when CONTROL.FLIPPING of the current descriptor structure is set to 1.</p> <p>Each channel has two descriptor structures for double buffering purposes. As the controller operates on one structure, the main CPU can operate on the other structure. The descriptor structures are identified as PING (0) and PONG (1). This field identifies the descriptor structure that is currently in use by the controller.</p> <p>Default Value: 0</p>
29 : 28	PRI0	<p>Channel priority, with 0 representing the highest priority and 3 representing the lowest priority. Priority decoding uses the channel priority to determine the highest priority activated channel. If multiple activated channels have the same highest priority, the channel with the lowest index <i>i</i>, is considered the highest priority activated channel.</p> <p>Default Value: 0</p>

## 6.1.12 DMAC\_CH\_CTL6

Channel control register

Address: 0x40101098

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	RW		None			
HW Access	RW1C	RW	R		None			
Name	ENABLED	PING_PONG	PRIO [29:28]		None [27:24]			

Bits	Name	Description
31	ENABLED	<p>0: channel disabled. The channels trigger is ignored and the channel cannot be activated. If the activated channel is disabled, the data transfer(s) are aborted.            1: channel enabled.</p> <p>Software sets this field to 1 to enable a specific channel.</p> <p>Hardware sets this field to 0 on erroneous channel behavior (the specific error is specified by STATUS.RESP in the channels descriptor structure).            Default Value: 0</p>

## 6.1.12 DMAC\_CH\_CTL6 (continued)

30	PING_PONG	<p>Each channel has two descriptor structures for double buffering purposes. As the controller operates on one structure, the main CPU can operate on the other structure. The descriptor structures are identified as PING (0) and PONG (1). This field identifies the descriptor structure that is currently in use by the controller.</p> <p>Software sets this field to the desired descriptor structure.</p> <p>Hardware inverts the field value on the completion of a descriptor structure when CONTROL.FLIPPING of the current descriptor structure is set to 1.</p> <p>Each channel has two descriptor structures for double buffering purposes. As the controller operates on one structure, the main CPU can operate on the other structure. The descriptor structures are identified as PING (0) and PONG (1). This field identifies the descriptor structure that is currently in use by the controller.</p> <p>Default Value: 0</p>
29 : 28	PRI0	<p>Channel priority, with 0 representing the highest priority and 3 representing the lowest priority. Priority decoding uses the channel priority to determine the highest priority activated channel. If multiple activated channels have the same highest priority, the channel with the lowest index <i>i</i>, is considered the highest priority activated channel.</p> <p>Default Value: 0</p>

## 6.1.13 DMAC\_CH\_CTL7

Channel control register

Address: 0x4010109C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	RW		None			
HW Access	RW1C	RW	R		None			
Name	ENABLED	PING_PONG	PRIO [29:28]		None [27:24]			

Bits	Name	Description
31	ENABLED	<p>0: channel disabled. The channels trigger is ignored and the channel cannot be activated. If the activated channel is disabled, the data transfer(s) are aborted.            1: channel enabled.</p> <p>Software sets this field to 1 to enable a specific channel.</p> <p>Hardware sets this field to 0 on erroneous channel behavior (the specific error is specified by STATUS.RESP in the channels descriptor structure).            Default Value: 0</p>

### 6.1.13 DMAC\_CH\_CTL7 (continued)

30	PING_PONG	<p>Each channel has two descriptor structures for double buffering purposes. As the controller operates on one structure, the main CPU can operate on the other structure. The descriptor structures are identified as PING (0) and PONG (1). This field identifies the descriptor structure that is currently in use by the controller.</p> <p>Software sets this field to the desired descriptor structure.</p> <p>Hardware inverts the field value on the completion of a descriptor structure when CONTROL.FLIPPING of the current descriptor structure is set to 1.</p> <p>Each channel has two descriptor structures for double buffering purposes. As the controller operates on one structure, the main CPU can operate on the other structure. The descriptor structures are identified as PING (0) and PONG (1). This field identifies the descriptor structure that is currently in use by the controller.</p> <p>Default Value: 0</p>
29 : 28	PRI0	<p>Channel priority, with 0 representing the highest priority and 3 representing the lowest priority. Priority decoding uses the channel priority to determine the highest priority activated channel. If multiple activated channels have the same highest priority, the channel with the lowest index <i>i</i>, is considered the highest priority activated channel.</p> <p>Default Value: 0</p>

## 6.1.14 DMAC\_INTR

Interrupt register

Address: 0x401017F0

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C							
HW Access	RW1S							
Name	CH [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	CH	Set to '1', when event is detected. Write INTR field with '1', to clear bit. Write INTR_SET field with '1', to set bit. Default Value: 0

## 6.1.15 DMAC\_INTR\_SET

Interrupt set register

Address: 0x401017F4

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S							
HW Access	A							
Name	CH [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	CH	Write INTR_SET field with '1' to set corresponding INTR field (a write of '0' has no effect). Default Value: 0

## 6.1.16 DMAC\_INTR\_MASK

Interrupt mask register

Address: 0x401017F8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	CH [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	CH	Mask for corresponding field in INTR register. Default Value: 0

## 6.1.17 DMAC\_INTR\_MASKED

Interrupt masked register

Address: 0x401017FC

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	CH [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	CH	Logical and of corresponding request and mask fields. Default Value: 0

# 7 Direct-Memory Access Descriptor Registers



This section discusses the Direct-Memory Access Descriptor registers. It lists all the registers in mapping tables, in address order.

## 7.1 Register Details

Register Name	Address
<a href="#">DMAC_DESCR0_PING_SRC</a>	0x40101800
<a href="#">DMAC_DESCR0_PING_DST</a>	0x40101804
<a href="#">DMAC_DESCR0_PING_CTL</a>	0x40101808
<a href="#">DMAC_DESCR0_PING_STATUS</a>	0x4010180C
<a href="#">DMAC_DESCR0_PONG_SRC</a>	0x40101810
<a href="#">DMAC_DESCR0_PONG_DST</a>	0x40101814
<a href="#">DMAC_DESCR0_PONG_CTL</a>	0x40101818
<a href="#">DMAC_DESCR0_PONG_STATUS</a>	0x4010181C
<a href="#">DMAC_DESCR1_PING_SRC</a>	0x40101820
<a href="#">DMAC_DESCR1_PING_DST</a>	0x40101824
<a href="#">DMAC_DESCR1_PING_CTL</a>	0x40101828
<a href="#">DMAC_DESCR1_PING_STATUS</a>	0x4010182C
<a href="#">DMAC_DESCR1_PONG_SRC</a>	0x40101830
<a href="#">DMAC_DESCR1_PONG_DST</a>	0x40101834
<a href="#">DMAC_DESCR1_PONG_CTL</a>	0x40101838
<a href="#">DMAC_DESCR1_PONG_STATUS</a>	0x4010183C
<a href="#">DMAC_DESCR2_PING_SRC</a>	0x40101840
<a href="#">DMAC_DESCR2_PING_DST</a>	0x40101844
<a href="#">DMAC_DESCR2_PING_CTL</a>	0x40101848
<a href="#">DMAC_DESCR2_PING_STATUS</a>	0x4010184C
<a href="#">DMAC_DESCR2_PONG_SRC</a>	0x40101850
<a href="#">DMAC_DESCR2_PONG_DST</a>	0x40101854
<a href="#">DMAC_DESCR2_PONG_CTL</a>	0x40101858
<a href="#">DMAC_DESCR2_PONG_STATUS</a>	0x4010185C
<a href="#">DMAC_DESCR3_PING_SRC</a>	0x40101860
<a href="#">DMAC_DESCR3_PING_DST</a>	0x40101864
<a href="#">DMAC_DESCR3_PING_CTL</a>	0x40101868

Register Name	Address
DMAC_DESCR3_PING_STATUS	0x4010186C
DMAC_DESCR3_PONG_SRC	0x40101870
DMAC_DESCR3_PONG_DST	0x40101874
DMAC_DESCR3_PONG_CTL	0x40101878
DMAC_DESCR3_PONG_STATUS	0x4010187C
DMAC_DESCR4_PING_SRC	0x40101880
DMAC_DESCR4_PING_DST	0x40101884
DMAC_DESCR4_PING_CTL	0x40101888
DMAC_DESCR4_PING_STATUS	0x4010188C
DMAC_DESCR4_PONG_SRC	0x40101890
DMAC_DESCR4_PONG_DST	0x40101894
DMAC_DESCR4_PONG_CTL	0x40101898
DMAC_DESCR4_PONG_STATUS	0x4010189C
DMAC_DESCR5_PING_SRC	0x401018A0
DMAC_DESCR5_PING_DST	0x401018A4
DMAC_DESCR5_PING_CTL	0x401018A8
DMAC_DESCR5_PING_STATUS	0x401018AC
DMAC_DESCR5_PONG_SRC	0x401018B0
DMAC_DESCR5_PONG_DST	0x401018B4
DMAC_DESCR5_PONG_CTL	0x401018B8
DMAC_DESCR5_PONG_STATUS	0x401018BC
DMAC_DESCR6_PING_SRC	0x401018C0
DMAC_DESCR6_PING_DST	0x401018C4
DMAC_DESCR6_PING_CTL	0x401018C8
DMAC_DESCR6_PING_STATUS	0x401018CC
DMAC_DESCR6_PONG_SRC	0x401018D0
DMAC_DESCR6_PONG_DST	0x401018D4
DMAC_DESCR6_PONG_CTL	0x401018D8
DMAC_DESCR6_PONG_STATUS	0x401018DC
DMAC_DESCR7_PING_SRC	0x401018E0
DMAC_DESCR7_PING_DST	0x401018E4
DMAC_DESCR7_PING_CTL	0x401018E8
DMAC_DESCR7_PING_STATUS	0x401018EC
DMAC_DESCR7_PONG_SRC	0x401018F0
DMAC_DESCR7_PONG_DST	0x401018F4
DMAC_DESCR7_PONG_CTL	0x401018F8
DMAC_DESCR7_PONG_STATUS	0x401018FC

## 7.1.1 DMAC\_DESCR0\_PING\_SRC

Ping source address

Address: 0x40101800

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	Base address of source location. The effective source location is calculated by adding on offset (derived from PING.STATUS.CURR_DATA_NR) to this base address. Default Value: Undefined

## 7.1.2 DMAC\_DESCR0\_PING\_DST

Ping destination address

Address: 0x40101804

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	Base address of destination location. The effective destination location is calculated by adding on offset (derived from PING.STATUS.CURR_DATA_NR) to this base address. Default Value: Undefined

### 7.1.3 DMAC\_DESCR0\_PING\_CTL

Ping control word

Address: 0x40101808

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	DATA_NR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	DATA_NR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW	RW	RW	RW	None		RW	
HW Access	RW	RW	RW	RW	None		RW	
Name	SRC_ADDR_INCR	SRC_TRANSFER_SIZE	DST_ADDR_INCR	DST_TRANSFER_SIZE	None [19:18]		DATA_SIZE [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	RW		RW	RW	RW	RW	RW	
HW Access	RW		RW	RW	RW	RW	RW	
Name	OPCODE [31:30]		FLIPPING	PREEMPT-ABLE	SET_CAUSE	INV_DESCRIPTOR	WAIT_FOR_DEACT [25:24]	

Bits	Name	Description
------	------	-------------

### 7.1.3 DMAC\_DESCR0\_PING\_CTL (continued)

31 : 30	OPCODE	<p>Specifies the specific data transfer (only when the VALID bit of the descriptors STATUS word is 1):</p> <p>0: A single trigger initiates a single data element transfer (DW mode). This opcode specifies a transfer of a single data element. The current descriptor is completed when the amount of transferred single data elements equals the programmed buffer size (DATA_NR+1).</p> <p>1: A single trigger initiates a single descriptor transfer (DMA mode). This opcode specifies a transfer of DATA_NR+1 data elements as specified by the current descriptor structure. The current descriptor is completed when its data transfer is completed.</p> <p>2: A single trigger initiates a descriptor list transfer (DMA mode). This opcode specifies a transfer of DATA_NR+1 data elements as specified by the current descriptor structure and by successive valid descriptors. The current descriptor is completed when its data transfer is completed. This OPCODE relies on FLIPPING to be set to '1', such that the CHI_CTL.PING_PONG field is flipped/inverted and the successive descriptor is used. This continues for as long as the successive descriptor is valid. Note that as the HW is using the PING/PONG descriptor, the SW can prepare the alternate PONG/PING descriptor. The interrupt mechanism is used by HW to convey to the SW that the current descriptor is completed (and can be prepared for a successive transfer).</p> <p>After completion of the opcode (and waiting for de-activation, the channel's output trigger is activated). Default Value: Undefined</p>
29	FLIPPING	<p>1: On completion of the current descriptor structure, the current descriptor identifier CHI_CTL.PING_PONG is flipped/inverted. In DMA mode, descriptor list transfer, flipping of the current descriptor identifier can be used to construct a linked list of descriptor structures. Default Value: Undefined</p>
28	PREEMPTABLE	<p>1: Transfer is preemptable. In DMA mode (OPCODE is 1 or 2), multi data element transfers are constructed out of multiple single data element load (from the source location) and store (to the destination location) sequences. This field allows higher priority activated channels to preempt the current transfer in between these atomic (load, store) sequences. Preemption will NOT deactivate the current channel. As a result, after completion of a higher priority activated channel, the current channel is rescheduled. Default Value: Undefined</p>
27	SET_CAUSE	<p>1: On completion of the current descriptor structure, the interrupt cause field of the channel is set to 1 (INTR.CH[i]). Default Value: Undefined</p>
26	INV_DESCR	<p>1: On completion of the current descriptor structure, the VALID bit of the descriptors STATUS word is set to 0. Default Value: Undefined</p>

### 7.1.3 DMAC\_DESCR0\_PING\_CTL (continued)

25 : 24	WAIT_FOR_DEACT	<p>Specifies whether the data transfer engine should wait for the channel to be deactivated; i.e. the selected system trigger is not active. This field is used to synchronize the controllers data transfer(s) with the agent that generated the trigger. This field is ONLY used at the completion of an opcode. E.g., a FIFO indicates that it is empty and it needs a new data sample. The agent removes the trigger ONLY when the data sample has been written by the transfer engine AND received by the agent. Furthermore, the agents trigger may be delayed by a few cycles before it reaches the DW/DMA controller. This field is used for level sensitive trigger, which reflect state (pulse sensitive triggers should have this field set to "0"). The wait cycles incurred by this field reduce DW/DMA controller performance.</p> <p>0: Do not wait for de-activation (for pulse sensitive triggers).</p> <p>1: Wait for up to 4 cycles.</p> <p>2: Wait for up to 8 cycles.</p> <p>3: Wait indefinitely. This option may result in DW/DMA controller lockup if the system trigger is not de-activated by the source agent.</p> <p>Default Value: Undefined</p>
23	SRC_ADDR_INCR	<p>Specifies whether the source location address is incremented by the SRC_TRANSFER_SIZE after each single data element transfer or not.</p> <p>0: No increment, typically used for receive (RX) FIFO structures.</p> <p>1: Increment, typically used for memory structures.</p> <p>Default Value: Undefined</p>
22	SRC_TRANSFER_SIZE	<p>Specifies the bus transfer size to the source location:</p> <p>0: As specified by DATA_SIZE.</p> <p>1: Word (32 bits).</p> <p>Distinguishing bus transfer size from data element size allows for source components with data elements that are smaller than their 32-bit bus interface width. E.g., an ADC source has a 32-bit bus transfer size, but only provides a 16-bit data element.</p> <p>Default Value: Undefined</p>
21	DST_ADDR_INCR	<p>Specifies whether the destination location address is incremented by the DST_TRANSFER_SIZE after each single data element transfer or not.</p> <p>0 : No increment, typically used for transmit (TX) FIFO structures.</p> <p>1: Increment, typically used for memory structures.</p> <p>Default Value: Undefined</p>
20	DST_TRANSFER_SIZE	<p>Specifies the bus transfer size to the destination location:</p> <p>0: As specified by DATA_SIZE.</p> <p>1: Word (32 bits).</p> <p>Distinguishing bus transfer size from data element size allows for destination components with data elements that are smaller than their 32-bit bus interface width. E.g., a DAC destination has a 32-bit bus transfer size, but only requires a 16-bit data element.</p> <p>Default Value: Undefined</p>

### 7.1.3 DMAC\_DESCR0\_PING\_CTL (continued)

17 : 16	DATA_SIZE	<p>Specifies the data element size:</p> <p>0: Byte (8 bits).</p> <p>1: Halfword (16 bits).</p> <p>2: Word (32 bits).</p> <p>DATA_SIZE, SRC_TRANSFER_SIZE and DST_TRANSFER_SIZE together determine how data elements are transferred. The following are the 9 legal settings:</p> <ul style="list-style-type: none"> <li>- DATA is 8 bit, SRC is 8 bit, DST is 8 bit</li> <li>- DATA is 8 bit, SRC is 32 bit (higher 24 bits are dropped), DST is 8 bit</li> <li>- DATA is 8 bit, SRC is 8 bit, DST is 32 bit (higher 24 bits are made 0)</li> <li>- DATA is 8 bit, SRC is 32 bit (higher 24 bits are dropped), DST is 32 bit (higher 24 bits are made 0)</li> <li>- DATA is 16 bit, SRC is 16 bit, DST is 16 bit</li> <li>- DATA is 16 bit, SRC is 32 bit (higher 16 bits are dropped), DST is 16 bit</li> <li>- DATA is 16 bit, SRC is 16 bit, DST is 32 bit (higher 16 bits are made 0)</li> <li>- DATA is 16 bit, SRC is 32 bit (higher 16 bits are dropped), DST is 32 bit (higher 16 bits are made 0)</li> <li>- DATA is 32 bit, SRC is 32 bit, DST is 32 bit</li> </ul> <p>Default Value: Undefined</p>
15 : 0	DATA_NR	<p>Number of data elements that are transferred by a single descriptor.</p> <p>In DW mode (OPCODE is 0) each trigger initiates the transfer of a single data element. This field specifies the source and/or destination buffer size in data elements: buffer size = DATA_NR+1. The buffer is typically associated to a memory structure.</p> <p>In DMA mode (OPCODE is 1 or 2) each trigger initiates the transfer of DATA_NR+1 data elements.</p> <p>Default Value: Undefined</p>

## 7.1.4 DMAC\_DESCR0\_PING\_STATUS

Ping status word

Address: 0x4010180C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None					RW		
HW Access	None					RW		
Name	None [23:19]					RESPONSE [18:16]		
Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	RW	None						
Name	VALID	None [30:24]						

Bits	Name	Description
31	VALID	<p>0: Invalid, cannot be used for a data transfer. An attempt to use this descriptor for a data transfer will result in an INVALID_DESCR response code (and the interrupt cause bit is set to 1).</p> <p>1: Valid.</p> <p>Hardware set this field to 0 when a descriptor is done, but only if CONTROL.INV_DESCR is 1.</p> <p>Software sets this field to 1 when a descriptor is initialized.</p> <p>Default Value: Undefined</p>

## 7.1.4 DMAC\_DESCR0\_PING\_STATUS (continued)

18 : 16 RESPONSE

Response code (the first two codes NO\_ERROR and DONE are the result of normal behavior, the other codes are the result of erroneous behavior).

0/NO\_ERROR: No error. Setting this response does NOT set the interrupt cause bit to 1. STATUS.VALID is NOT affected. CHi\_CTL.ENABLED is NOT affected. CHi\_CTL.PING\_PONG is not updated. This response is used for an unused or not completed descriptor. Software should set the RESPONSE field to 0/NO\_ERROR during descriptor initialization.

1/DONE: Descriptor is done (without errors). Setting this response sets the interrupt cause bit to 1 if CONTROL.SET\_CAUSE is 1. STATUS.VALID is set to 0 if CONTROL.INV\_DESCR is 1. CHi\_CTL.ENABLED is NOT affected. CHi\_CTL.PING\_PONG is updated if CONTROL.FLIP-PING is 1.

2/SRC\_BUS\_ERROR: Bus error while loading data from the source location. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0. CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

3/DST\_BUS\_ERROR: Bus error while storing data to the destination location. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0. CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

4/SRC\_MISAL: Misalignment of source address. This occurs on a 16-bit bus transfer that is not 2-byte aligned or on a 32-bit bus transfer that is not 4-byte aligned. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0.

CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

5/DST\_MISAL: Misalignment of destination address. This occurs on a 16-bit bus transfer that is not 2-byte aligned or on a 32-bit bus transfer that is not 4-byte aligned. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0.

CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

6/INVALID\_DESCR: Invalid descriptor (STATUS.VALID is 0). This occurs when an activated channel has an invalid descriptor. CHi\_CTL.ENABLED is set to 0. CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

Default Value: Undefined

15 : 0 CURR\_DATA\_NR

Specifies the index of the current data transfer. This value increases from 0 to CONTROL.DATA\_NR. HW sets this field:

- When a descriptor is done (RESPONSE is DONE), the field is set to "0" when PING\_CTL.INV\_DESCR is '0' and the field is set to PING\_CTL.DATA\_NR when PING\_CTL.INV\_DESCR is '1'.

- When a descriptor is not done (RESPONSE is NO\_ERROR), the field reflects the progress of a data transfer.

- In case of erroneous behavior (RESPONSE is neither DONE or NO\_ERROR), the field is not updated, but keeps its value to ease debugging.

HW only modifies this field for an active descriptor (STATUS.VALID to be 1). At descriptor initialization, SW should set this field to 0.

This field allows software to read the progress of the data transfer. Note that SRC.ADDR and DST.ADDR represent base addresses and are not modified during data transfer. However, STATUS.CURR\_DATA\_NR is modified during data transfer and provides an offset wrt. the base addresses.

Default Value: Undefined

## 7.1.5 DMAC\_DESCR0\_PONG\_SRC

Pong source address

Address: 0x40101810

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	See description of PING_SRC. Default Value: Undefined

## 7.1.6 DMAC\_DESCR0\_PONG\_DST

Pong destination address

Address: 0x40101814

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	See description of PING_DST. Default Value: Undefined

## 7.1.7 DMAC\_DESCR0\_PONG\_CTL

Pong control word

Address: 0x40101818

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	DATA_NR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	DATA_NR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW	RW	RW	RW	None		RW	
HW Access	RW	RW	RW	RW	None		RW	
Name	SRC_ADDR_INCR	SRC_TRANSFER_SIZE	DST_ADDR_INCR	DST_TRANSFER_SIZE	None [19:18]		DATA_SIZE [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	RW		RW	RW	RW	RW	RW	
HW Access	RW		RW	RW	RW	RW	RW	
Name	OPCODE [31:30]		FLIPPING	PREEMPTABLE	SET_CAUSE	INV_DESCRIPTOR	WAIT_FOR_DEACT [25:24]	

Bits	Name	Description
31 : 30	OPCODE	See description of PING_CTL. Default Value: Undefined
29	FLIPPING	See description of PING_CTL. Default Value: Undefined
28	PREEMPTABLE	See description of PING_CTL. Default Value: Undefined
27	SET_CAUSE	See description of PING_CTL. Default Value: Undefined
26	INV_DESCRIPTOR	See description of PING_CTL. Default Value: Undefined
25 : 24	WAIT_FOR_DEACT	See description of PING_CTL. Default Value: Undefined
23	SRC_ADDR_INCR	See description of PING_CTL. Default Value: Undefined

### 7.1.7 DMAC\_DESCR0\_PONG\_CTL (continued)

22	SRC_TRANSFER_SIZE	See description of PING_CTL. Default Value: Undefined
21	DST_ADDR_INCR	See description of PING_CTL. Default Value: Undefined
20	DST_TRANSFER_SIZE	See description of PING_CTL. Default Value: Undefined
17 : 16	DATA_SIZE	See description of PING_CTL. Default Value: Undefined
15 : 0	DATA_NR	See description of PING_CTL. Default Value: Undefined

## 7.1.8 DMAC\_DESCR0\_PONG\_STATUS

Pong status word

Address: 0x4010181C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None					RW		
HW Access	None					RW		
Name	None [23:19]					RESPONSE [18:16]		
Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	RW	None						
Name	VALID	None [30:24]						

Bits	Name	Description
31	VALID	See description of PING_STATUS. Default Value: Undefined
18 : 16	RESPONSE	See description of PING_STATUS. Default Value: Undefined
15 : 0	CURR_DATA_NR	See description of PING_STATUS. Default Value: Undefined

## 7.1.9 DMAC\_DESCR1\_PING\_SRC

Ping source address

Address: 0x40101820

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	Base address of source location. The effective source location is calculated by adding on offset (derived from PING.STATUS.CURR_DATA_NR) to this base address. Default Value: Undefined

## 7.1.10 DMAC\_DESCR1\_PING\_DST

Ping destination address

Address: 0x40101824

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	Base address of destination location. The effective destination location is calculated by adding on offset (derived from PING.STATUS.CURR_DATA_NR) to this base address. Default Value: Undefined

## 7.1.11 DMAC\_DESCR1\_PING\_CTL

Ping control word

Address: 0x40101828

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	DATA_NR [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	DATA_NR [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	RW	RW	RW	RW	None		RW	
HW Access	RW	RW	RW	RW	None		RW	
Name	SRC_ADDR_INCR	SRC_TRANSFER_SIZE	DST_ADDR_INCR	DST_TRANSFER_SIZE	None [19:18]		DATA_SIZE [17:16]	
Bits	31	30	29	28	27	26	25	24
SW Access	RW		RW	RW	RW	RW	RW	
HW Access	RW		RW	RW	RW	RW	RW	
Name	OPCODE [31:30]		FLIPPING	PREEMPT-ABLE	SET_CAUSE	INV_DESCRIPTOR	WAIT_FOR_DEACT [25:24]	

Bits	Name	Description
------	------	-------------

## 7.1.11 DMAC\_DESCR1\_PING\_CTL (continued)

31 : 30	OPCODE	<p>Specifies the specific data transfer (only when the VALID bit of the descriptors STATUS word is 1):</p> <p>0: A single trigger initiates a single data element transfer (DW mode). This opcode specifies a transfer of a single data element. The current descriptor is completed when the amount of transferred single data elements equals the programmed buffer size (DATA_NR+1).</p> <p>1: A single trigger initiates a single descriptor transfer (DMA mode). This opcode specifies a transfer of DATA_NR+1 data elements as specified by the current descriptor structure. The current descriptor is completed when its data transfer is completed.</p> <p>2: A single trigger initiates a descriptor list transfer (DMA mode). This opcode specifies a transfer of DATA_NR+1 data elements as specified by the current descriptor structure and by successive valid descriptors. The current descriptor is completed when its data transfer is completed. This OPCODE relies on FLIPPING to be set to '1', such that the CHi_CTL.PING_PONG field is flipped/inverted and the successive descriptor is used. This continues for as long as the successive descriptor is valid. Note that as the HW is using the PING/PONG descriptor, the SW can prepare the alternate PONG/PING descriptor. The interrupt mechanism is used by HW to convey to the SW that the current descriptor is completed (and can be prepared for a successive transfer).</p> <p>After completion of the opcode (and waiting for de-activation, the channel's output trigger is activated).          Default Value: Undefined</p>
29	FLIPPING	<p>1: On completion of the current descriptor structure, the current descriptor identifier CHi_CTL.PING_PONG is flipped/inverted. In DMA mode, descriptor list transfer, flipping of the current descriptor identifier can be used to construct a linked list of descriptor structures.          Default Value: Undefined</p>
28	PREEMPTABLE	<p>1: Transfer is preemptable. In DMA mode (OPCODE is 1 or 2), multi data element transfers are constructed out of multiple single data element load (from the source location) and store (to the destination location) sequences. This field allows higher priority activated channels to preempt the current transfer in between these atomic (load, store) sequences. Preemption will NOT deactivate the current channel. As a result, after completion of a higher priority activated channel, the current channel is rescheduled.          Default Value: Undefined</p>
27	SET_CAUSE	<p>1: On completion of the current descriptor structure, the interrupt cause field of the channel is set to 1 (INTR.CH[i]).          Default Value: Undefined</p>
26	INV_DESCR	<p>1: On completion of the current descriptor structure, the VALID bit of the descriptors STATUS word is set to 0.          Default Value: Undefined</p>

## 7.1.11 DMAC\_DESCR1\_PING\_CTL (continued)

25 : 24	WAIT_FOR_DEACT	<p>Specifies whether the data transfer engine should wait for the channel to be deactivated; i.e. the selected system trigger is not active. This field is used to synchronize the controllers data transfer(s) with the agent that generated the trigger. This field is ONLY used at the completion of an opcode. E.g., a FIFO indicates that it is empty and it needs a new data sample. The agent removes the trigger ONLY when the data sample has been written by the transfer engine AND received by the agent. Furthermore, the agents trigger may be delayed by a few cycles before it reaches the DW/DMA controller. This field is used for level sensitive trigger, which reflect state (pulse sensitive triggers should have this field set to "0"). The wait cycles incurred by this field reduce DW/DMA controller performance.</p> <p>0: Do not wait for de-activation (for pulse sensitive triggers).</p> <p>1: Wait for up to 4 cycles.</p> <p>2: Wait for up to 8 cycles.</p> <p>3: Wait indefinitely. This option may result in DW/DMA controller lockup if the system trigger is not de-activated by the source agent.</p> <p>Default Value: Undefined</p>
23	SRC_ADDR_INCR	<p>Specifies whether the source location address is incremented by the SRC_TRANSFER_SIZE after each single data element transfer or not.</p> <p>0: No increment, typically used for receive (RX) FIFO structures.</p> <p>1: Increment, typically used for memory structures.</p> <p>Default Value: Undefined</p>
22	SRC_TRANSFER_SIZE	<p>Specifies the bus transfer size to the source location:</p> <p>0: As specified by DATA_SIZE.</p> <p>1: Word (32 bits).</p> <p>Distinguishing bus transfer size from data element size allows for source components with data elements that are smaller than their 32-bit bus interface width. E.g., an ADC source has a 32-bit bus transfer size, but only provides a 16-bit data element.</p> <p>Default Value: Undefined</p>
21	DST_ADDR_INCR	<p>Specifies whether the destination location address is incremented by the DST_TRANSFER_SIZE after each single data element transfer or not.</p> <p>0 : No increment, typically used for transmit (TX) FIFO structures.</p> <p>1: Increment, typically used for memory structures.</p> <p>Default Value: Undefined</p>
20	DST_TRANSFER_SIZE	<p>Specifies the bus transfer size to the destination location:</p> <p>0: As specified by DATA_SIZE.</p> <p>1: Word (32 bits).</p> <p>Distinguishing bus transfer size from data element size allows for destination components with data elements that are smaller than their 32-bit bus interface width. E.g., a DAC destination has a 32-bit bus transfer size, but only requires a 16-bit data element.</p> <p>Default Value: Undefined</p>

## 7.1.11 DMAC\_DESCR1\_PING\_CTL (continued)

17 : 16	DATA_SIZE	<p>Specifies the data element size:</p> <p>0: Byte (8 bits).</p> <p>1: Halfword (16 bits).</p> <p>2: Word (32 bits).</p> <p>DATA_SIZE, SRC_TRANSFER_SIZE and DST_TRANSFER_SIZE together determine how data elements are transferred. The following are the 9 legal settings:</p> <ul style="list-style-type: none"> <li>- DATA is 8 bit, SRC is 8 bit, DST is 8 bit</li> <li>- DATA is 8 bit, SRC is 32 bit (higher 24 bits are dropped), DST is 8 bit</li> <li>- DATA is 8 bit, SRC is 8 bit, DST is 32 bit (higher 24 bits are made 0)</li> <li>- DATA is 8 bit, SRC is 32 bit (higher 24 bits are dropped), DST is 32 bit (higher 24 bits are made 0)</li> <li>- DATA is 16 bit, SRC is 16 bit, DST is 16 bit</li> <li>- DATA is 16 bit, SRC is 32 bit (higher 16 bits are dropped), DST is 16 bit</li> <li>- DATA is 16 bit, SRC is 16 bit, DST is 32 bit (higher 16 bits are made 0)</li> <li>- DATA is 16 bit, SRC is 32 bit (higher 16 bits are dropped), DST is 32 bit (higher 16 bits are made 0)</li> <li>- DATA is 32 bit, SRC is 32 bit, DST is 32 bit</li> </ul> <p>Default Value: Undefined</p>
15 : 0	DATA_NR	<p>Number of data elements that are transferred by a single descriptor.</p> <p>In DW mode (OPCODE is 0) each trigger initiates the transfer of a single data element. This field specifies the source and/or destination buffer size in data elements: buffer size = DATA_NR+1. The buffer is typically associated to a memory structure.</p> <p>In DMA mode (OPCODE is 1 or 2) each trigger initiates the transfer of DATA_NR+1 data elements.</p> <p>Default Value: Undefined</p>

## 7.1.12 DMAC\_DESCR1\_PING\_STATUS

Ping status word

Address: 0x4010182C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None					RW		
HW Access	None					RW		
Name	None [23:19]					RESPONSE [18:16]		
Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	RW	None						
Name	VALID	None [30:24]						

Bits	Name	Description
31	VALID	<p>0: Invalid, cannot be used for a data transfer. An attempt to use this descriptor for a data transfer will result in an INVALID_DESCR response code (and the interrupt cause bit is set to 1).</p> <p>1: Valid.</p> <p>Hardware set this field to 0 when a descriptor is done, but only if CONTROL.INV_DESCR is 1.</p> <p>Software sets this field to 1 when a descriptor is initialized.</p> <p>Default Value: Undefined</p>

## 7.1.12 DMAC\_DESCR1\_PING\_STATUS (continued)

18 : 16 RESPONSE

Response code (the first two codes NO\_ERROR and DONE are the result of normal behavior, the other codes are the result of erroneous behavior).

0/NO\_ERROR: No error. Setting this response does NOT set the interrupt cause bit to 1. STATUS.VALID is NOT affected. CHi\_CTL.ENABLED is NOT affected. CHi\_CTL.PING\_PONG is not updated. This response is used for an unused or not completed descriptor. Software should set the RESPONSE field to 0/NO\_ERROR during descriptor initialization.

1/DONE: Descriptor is done (without errors). Setting this response sets the interrupt cause bit to 1 if CONTROL.SET\_CAUSE is 1. STATUS.VALID is set to 0 if CONTROL.INV\_DESCR is 1. CHi\_CTL.ENABLED is NOT affected. CHi\_CTL.PING\_PONG is updated if CONTROL.FLIP-PING is 1.

2/SRC\_BUS\_ERROR: Bus error while loading data from the source location. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0. CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

3/DST\_BUS\_ERROR: Bus error while storing data to the destination location. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0. CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

4/SRC\_MISAL: Misalignment of source address. This occurs on a 16-bit bus transfer that is not 2-byte aligned or on a 32-bit bus transfer that is not 4-byte aligned. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0.

CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

5/DST\_MISAL: Misalignment of destination address. This occurs on a 16-bit bus transfer that is not 2-byte aligned or on a 32-bit bus transfer that is not 4-byte aligned. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0.

CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

6/INVALID\_DESCR: Invalid descriptor (STATUS.VALID is 0). This occurs when an activated channel has an invalid descriptor. CHi\_CTL.ENABLED is set to 0. CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

Default Value: Undefined

15 : 0 CURR\_DATA\_NR

Specifies the index of the current data transfer. This value increases from 0 to CONTROL.DATA\_NR. HW sets this field:

- When a descriptor is done (RESPONSE is DONE), the field is set to "0" when PING\_CTL.INV\_DESCR is '0' and the field is set to PING\_CTL.DATA\_NR when PING\_CTL.INV\_DESCR is '1'.

- When a descriptor is not done (RESPONSE is NO\_ERROR), the field reflects the progress of a data transfer.

- In case of erroneous behavior (RESPONSE is neither DONE or NO\_ERROR), the field is not updated, but keeps its value to ease debugging.

HW only modifies this field for an active descriptor (STATUS.VALID to be 1). At descriptor initialization, SW should set this field to 0.

This field allows software to read the progress of the data transfer. Note that SRC.ADDR and DST.ADDR represent base addresses and are not modified during data transfer. However, STATUS.CURR\_DATA\_NR is modified during data transfer and provides an offset wrt. the base addresses.

Default Value: Undefined

## 7.1.13 DMAC\_DESCR1\_PONG\_SRC

Pong source address

Address: 0x40101830

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	See description of PING_SRC. Default Value: Undefined

## 7.1.14 DMAC\_DESCR1\_PONG\_DST

Pong destination address

Address: 0x40101834

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	See description of PING_DST. Default Value: Undefined

## 7.1.15 DMAC\_DESCR1\_PONG\_CTL

Pong control word

Address: 0x40101838

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	DATA_NR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	DATA_NR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW	RW	RW	RW	None		RW	
HW Access	RW	RW	RW	RW	None		RW	
Name	SRC_ADDR_INCR	SRC_TRANSFER_SIZE	DST_ADDR_INCR	DST_TRANSFER_SIZE	None [19:18]		DATA_SIZE [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	RW		RW	RW	RW	RW	RW	
HW Access	RW		RW	RW	RW	RW	RW	
Name	OPCODE [31:30]		FLIPPING	PREEMPTABLE	SET_CAUSE	INV_DESCRIPTOR	WAIT_FOR_DEACT [25:24]	

Bits	Name	Description
31 : 30	OPCODE	See description of PING_CTL. Default Value: Undefined
29	FLIPPING	See description of PING_CTL. Default Value: Undefined
28	PREEMPTABLE	See description of PING_CTL. Default Value: Undefined
27	SET_CAUSE	See description of PING_CTL. Default Value: Undefined
26	INV_DESCRIPTOR	See description of PING_CTL. Default Value: Undefined
25 : 24	WAIT_FOR_DEACT	See description of PING_CTL. Default Value: Undefined
23	SRC_ADDR_INCR	See description of PING_CTL. Default Value: Undefined

### 7.1.15 DMAC\_DESCR1\_PONG\_CTL (continued)

22	SRC_TRANSFER_SIZE	See description of PING_CTL. Default Value: Undefined
21	DST_ADDR_INCR	See description of PING_CTL. Default Value: Undefined
20	DST_TRANSFER_SIZE	See description of PING_CTL. Default Value: Undefined
17 : 16	DATA_SIZE	See description of PING_CTL. Default Value: Undefined
15 : 0	DATA_NR	See description of PING_CTL. Default Value: Undefined

## 7.1.16 DMAC\_DESCR1\_PONG\_STATUS

Pong status word

Address: 0x4010183C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None					RW		
HW Access	None					RW		
Name	None [23:19]					RESPONSE [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	RW	None						
Name	VALID	None [30:24]						

Bits	Name	Description
31	VALID	See description of PING_STATUS. Default Value: Undefined
18 : 16	RESPONSE	See description of PING_STATUS. Default Value: Undefined
15 : 0	CURR_DATA_NR	See description of PING_STATUS. Default Value: Undefined

## 7.1.17 DMAC\_DESCR2\_PING\_SRC

Ping source address

Address: 0x40101840

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	Base address of source location. The effective source location is calculated by adding on offset (derived from PING.STATUS.CURR_DATA_NR) to this base address. Default Value: Undefined

## 7.1.18 DMAC\_DESCR2\_PING\_DST

Ping destination address

Address: 0x40101844

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	Base address of destination location. The effective destination location is calculated by adding on offset (derived from PING.STATUS.CURR_DATA_NR) to this base address. Default Value: Undefined

## 7.1.19 DMAC\_DESCR2\_PING\_CTL

Ping control word

Address: 0x40101848

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	DATA_NR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	DATA_NR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW	RW	RW	RW	None		RW	
HW Access	RW	RW	RW	RW	None		RW	
Name	SRC_ADDR_INCR	SRC_TRANSFER_SIZE	DST_ADDR_INCR	DST_TRANSFER_SIZE	None [19:18]		DATA_SIZE [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	RW		RW	RW	RW	RW	RW	
HW Access	RW		RW	RW	RW	RW	RW	
Name	OPCODE [31:30]		FLIPPING	PREEMPT-ABLE	SET_CAUSE	INV_DESCRIPTOR	WAIT_FOR_DEACT [25:24]	

Bits	Name	Description
------	------	-------------

## 7.1.19 DMAC\_DESCR2\_PING\_CTL (continued)

31 : 30	OPCODE	<p>Specifies the specific data transfer (only when the VALID bit of the descriptors STATUS word is 1):</p> <p>0: A single trigger initiates a single data element transfer (DW mode). This opcode specifies a transfer of a single data element. The current descriptor is completed when the amount of transferred single data elements equals the programmed buffer size (DATA_NR+1).</p> <p>1: A single trigger initiates a single descriptor transfer (DMA mode). This opcode specifies a transfer of DATA_NR+1 data elements as specified by the current descriptor structure. The current descriptor is completed when its data transfer is completed.</p> <p>2: A single trigger initiates a descriptor list transfer (DMA mode). This opcode specifies a transfer of DATA_NR+1 data elements as specified by the current descriptor structure and by successive valid descriptors. The current descriptor is completed when its data transfer is completed. This OPCODE relies on FLIPPING to be set to '1', such that the CHI_CTL.PING_PONG field is flipped/inverted and the successive descriptor is used. This continues for as long as the successive descriptor is valid. Note that as the HW is using the PING/PONG descriptor, the SW can prepare the alternate PONG/PING descriptor. The interrupt mechanism is used by HW to convey to the SW that the current descriptor is completed (and can be prepared for a successive transfer).</p> <p>After completion of the opcode (and waiting for de-activation, the channel's output trigger is activated).          Default Value: Undefined</p>
29	FLIPPING	<p>1: On completion of the current descriptor structure, the current descriptor identifier CHI_CTL.PING_PONG is flipped/inverted. In DMA mode, descriptor list transfer, flipping of the current descriptor identifier can be used to construct a linked list of descriptor structures.          Default Value: Undefined</p>
28	PREEMPTABLE	<p>1: Transfer is preemptable. In DMA mode (OPCODE is 1 or 2), multi data element transfers are constructed out of multiple single data element load (from the source location) and store (to the destination location) sequences. This field allows higher priority activated channels to preempt the current transfer in between these atomic (load, store) sequences. Preemption will NOT deactivate the current channel. As a result, after completion of a higher priority activated channel, the current channel is rescheduled.          Default Value: Undefined</p>
27	SET_CAUSE	<p>1: On completion of the current descriptor structure, the interrupt cause field of the channel is set to 1 (INTR.CH[i]).          Default Value: Undefined</p>
26	INV_DESCR	<p>1: On completion of the current descriptor structure, the VALID bit of the descriptors STATUS word is set to 0.          Default Value: Undefined</p>

## 7.1.19 DMAC\_DESCR2\_PING\_CTL (continued)

25 : 24	WAIT_FOR_DEACT	<p>Specifies whether the data transfer engine should wait for the channel to be deactivated; i.e. the selected system trigger is not active. This field is used to synchronize the controllers data transfer(s) with the agent that generated the trigger. This field is ONLY used at the completion of an opcode. E.g., a FIFO indicates that it is empty and it needs a new data sample. The agent removes the trigger ONLY when the data sample has been written by the transfer engine AND received by the agent. Furthermore, the agents trigger may be delayed by a few cycles before it reaches the DW/DMA controller. This field is used for level sensitive trigger, which reflect state (pulse sensitive triggers should have this field set to "0"). The wait cycles incurred by this field reduce DW/DMA controller performance.</p> <p>0: Do not wait for de-activation (for pulse sensitive triggers).</p> <p>1: Wait for up to 4 cycles.</p> <p>2: Wait for up to 8 cycles.</p> <p>3: Wait indefinitely. This option may result in DW/DMA controller lockup if the system trigger is not de-activated by the source agent.</p> <p>Default Value: Undefined</p>
23	SRC_ADDR_INCR	<p>Specifies whether the source location address is incremented by the SRC_TRANSFER_SIZE after each single data element transfer or not.</p> <p>0: No increment, typically used for receive (RX) FIFO structures.</p> <p>1: Increment, typically used for memory structures.</p> <p>Default Value: Undefined</p>
22	SRC_TRANSFER_SIZE	<p>Specifies the bus transfer size to the source location:</p> <p>0: As specified by DATA_SIZE.</p> <p>1: Word (32 bits).</p> <p>Distinguishing bus transfer size from data element size allows for source components with data elements that are smaller than their 32-bit bus interface width. E.g., an ADC source has a 32-bit bus transfer size, but only provides a 16-bit data element.</p> <p>Default Value: Undefined</p>
21	DST_ADDR_INCR	<p>Specifies whether the destination location address is incremented by the DST_TRANSFER_SIZE after each single data element transfer or not.</p> <p>0 : No increment, typically used for transmit (TX) FIFO structures.</p> <p>1: Increment, typically used for memory structures.</p> <p>Default Value: Undefined</p>
20	DST_TRANSFER_SIZE	<p>Specifies the bus transfer size to the destination location:</p> <p>0: As specified by DATA_SIZE.</p> <p>1: Word (32 bits).</p> <p>Distinguishing bus transfer size from data element size allows for destination components with data elements that are smaller than their 32-bit bus interface width. E.g., a DAC destination has a 32-bit bus transfer size, but only requires a 16-bit data element.</p> <p>Default Value: Undefined</p>

## 7.1.19 DMAC\_DESCR2\_PING\_CTL (continued)

17 : 16	DATA_SIZE	<p>Specifies the data element size:</p> <p>0: Byte (8 bits).</p> <p>1: Halfword (16 bits).</p> <p>2: Word (32 bits).</p> <p>DATA_SIZE, SRC_TRANSFER_SIZE and DST_TRANSFER_SIZE together determine how data elements are transferred. The following are the 9 legal settings:</p> <ul style="list-style-type: none"> <li>- DATA is 8 bit, SRC is 8 bit, DST is 8 bit</li> <li>- DATA is 8 bit, SRC is 32 bit (higher 24 bits are dropped), DST is 8 bit</li> <li>- DATA is 8 bit, SRC is 8 bit, DST is 32 bit (higher 24 bits are made 0)</li> <li>- DATA is 8 bit, SRC is 32 bit (higher 24 bits are dropped), DST is 32 bit (higher 24 bits are made 0)</li> <li>- DATA is 16 bit, SRC is 16 bit, DST is 16 bit</li> <li>- DATA is 16 bit, SRC is 32 bit (higher 16 bits are dropped), DST is 16 bit</li> <li>- DATA is 16 bit, SRC is 16 bit, DST is 32 bit (higher 16 bits are made 0)</li> <li>- DATA is 16 bit, SRC is 32 bit (higher 16 bits are dropped), DST is 32 bit (higher 16 bits are made 0)</li> <li>- DATA is 32 bit, SRC is 32 bit, DST is 32 bit</li> </ul> <p>Default Value: Undefined</p>
15 : 0	DATA_NR	<p>Number of data elements that are transferred by a single descriptor.</p> <p>In DW mode (OPCODE is 0) each trigger initiates the transfer of a single data element. This field specifies the source and/or destination buffer size in data elements: buffer size = DATA_NR+1. The buffer is typically associated to a memory structure.</p> <p>In DMA mode (OPCODE is 1 or 2) each trigger initiates the transfer of DATA_NR+1 data elements.</p> <p>Default Value: Undefined</p>

## 7.1.20 DMAC\_DESCR2\_PING\_STATUS

Ping status word

Address: 0x4010184C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None					RW		
HW Access	None					RW		
Name	None [23:19]					RESPONSE [18:16]		
Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	RW	None						
Name	VALID	None [30:24]						

Bits	Name	Description
31	VALID	<p>0: Invalid, cannot be used for a data transfer. An attempt to use this descriptor for a data transfer will result in an INVALID_DESCR response code (and the interrupt cause bit is set to 1).</p> <p>1: Valid.</p> <p>Hardware set this field to 0 when a descriptor is done, but only if CONTROL.INV_DESCR is 1.</p> <p>Software sets this field to 1 when a descriptor is initialized.</p> <p>Default Value: Undefined</p>

## 7.1.20 DMAC\_DESCR2\_PING\_STATUS (continued)

18 : 16 RESPONSE

Response code (the first two codes NO\_ERROR and DONE are the result of normal behavior, the other codes are the result of erroneous behavior).

0/NO\_ERROR: No error. Setting this response does NOT set the interrupt cause bit to 1. STATUS.VALID is NOT affected. CHi\_CTL.ENABLED is NOT affected. CHi\_CTL.PING\_PONG is not updated. This response is used for an unused or not completed descriptor. Software should set the RESPONSE field to 0/NO\_ERROR during descriptor initialization.

1/DONE: Descriptor is done (without errors). Setting this response sets the interrupt cause bit to 1 if CONTROL.SET\_CAUSE is 1. STATUS.VALID is set to 0 if CONTROL.INV\_DESCR is 1. CHi\_CTL.ENABLED is NOT affected. CHi\_CTL.PING\_PONG is updated if CONTROL.FLIP-PING is 1.

2/SRC\_BUS\_ERROR: Bus error while loading data from the source location. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0. CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

3/DST\_BUS\_ERROR: Bus error while storing data to the destination location. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0. CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

4/SRC\_MISAL: Misalignment of source address. This occurs on a 16-bit bus transfer that is not 2-byte aligned or on a 32-bit bus transfer that is not 4-byte aligned. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0.

CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

5/DST\_MISAL: Misalignment of destination address. This occurs on a 16-bit bus transfer that is not 2-byte aligned or on a 32-bit bus transfer that is not 4-byte aligned. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0.

CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

6/INVALID\_DESCR: Invalid descriptor (STATUS.VALID is 0). This occurs when an activated channel has an invalid descriptor. CHi\_CTL.ENABLED is set to 0. CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

Default Value: Undefined

15 : 0 CURR\_DATA\_NR

Specifies the index of the current data transfer. This value increases from 0 to CONTROL.DATA\_NR. HW sets this field:

- When a descriptor is done (RESPONSE is DONE), the field is set to "0" when PING\_CTL.INV\_DESCR is '0' and the field is set to PING\_CTL.DATA\_NR when PING\_CTL.INV\_DESCR is '1'.

- When a descriptor is not done (RESPONSE is NO\_ERROR), the field reflects the progress of a data transfer.

- In case of erroneous behavior (RESPONSE is neither DONE or NO\_ERROR), the field is not updated, but keeps its value to ease debugging.

HW only modifies this field for an active descriptor (STATUS.VALID to be 1). At descriptor initialization, SW should set this field to 0.

This field allows software to read the progress of the data transfer. Note that SRC.ADDR and DST.ADDR represent base addresses and are not modified during data transfer. However, STATUS.CURR\_DATA\_NR is modified during data transfer and provides an offset wrt. the base addresses.

Default Value: Undefined

## 7.1.21 DMAC\_DESCR2\_PONG\_SRC

Pong source address

Address: 0x40101850

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	See description of PING_SRC. Default Value: Undefined

## 7.1.22 DMAC\_DESCR2\_PONG\_DST

Pong destination address

Address: 0x40101854

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	See description of PING_DST. Default Value: Undefined

## 7.1.23 DMAC\_DESCR2\_PONG\_CTL

Pong control word

Address: 0x40101858

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	DATA_NR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	DATA_NR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW	RW	RW	RW	None		RW	
HW Access	RW	RW	RW	RW	None		RW	
Name	SRC_ADDR_INCR	SRC_TRANSFER_SIZE	DST_ADDR_INCR	DST_TRANSFER_SIZE	None [19:18]		DATA_SIZE [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	RW		RW	RW	RW	RW	RW	
HW Access	RW		RW	RW	RW	RW	RW	
Name	OPCODE [31:30]		FLIPPING	PREEMPTABLE	SET_CAUSE	INV_DESCRIPTOR	WAIT_FOR_DEACT [25:24]	

Bits	Name	Description
31 : 30	OPCODE	See description of PING_CTL. Default Value: Undefined
29	FLIPPING	See description of PING_CTL. Default Value: Undefined
28	PREEMPTABLE	See description of PING_CTL. Default Value: Undefined
27	SET_CAUSE	See description of PING_CTL. Default Value: Undefined
26	INV_DESCRIPTOR	See description of PING_CTL. Default Value: Undefined
25 : 24	WAIT_FOR_DEACT	See description of PING_CTL. Default Value: Undefined
23	SRC_ADDR_INCR	See description of PING_CTL. Default Value: Undefined

### 7.1.23 DMAC\_DESCR2\_PONG\_CTL (continued)

22	SRC_TRANSFER_SIZE	See description of PING_CTL. Default Value: Undefined
21	DST_ADDR_INCR	See description of PING_CTL. Default Value: Undefined
20	DST_TRANSFER_SIZE	See description of PING_CTL. Default Value: Undefined
17 : 16	DATA_SIZE	See description of PING_CTL. Default Value: Undefined
15 : 0	DATA_NR	See description of PING_CTL. Default Value: Undefined

## 7.1.24 DMAC\_DESCR2\_PONG\_STATUS

Pong status word

Address: 0x4010185C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None					RW		
HW Access	None					RW		
Name	None [23:19]					RESPONSE [18:16]		
Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	RW	None						
Name	VALID	None [30:24]						

Bits	Name	Description
31	VALID	See description of PING_STATUS. Default Value: Undefined
18 : 16	RESPONSE	See description of PING_STATUS. Default Value: Undefined
15 : 0	CURR_DATA_NR	See description of PING_STATUS. Default Value: Undefined

## 7.1.25 DMAC\_DESCR3\_PING\_SRC

Ping source address

Address: 0x40101860

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	Base address of source location. The effective source location is calculated by adding on offset (derived from PING.STATUS.CURR_DATA_NR) to this base address. Default Value: Undefined

## 7.1.26 DMAC\_DESCR3\_PING\_DST

Ping destination address

Address: 0x40101864

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	Base address of destination location. The effective destination location is calculated by adding on offset (derived from PING.STATUS.CURR_DATA_NR) to this base address. Default Value: Undefined

## 7.1.27 DMAC\_DESCR3\_PING\_CTL

Ping control word

Address: 0x40101868

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	DATA_NR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	DATA_NR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW	RW	RW	RW	None		RW	
HW Access	RW	RW	RW	RW	None		RW	
Name	SRC_ADDR_INCR	SRC_TRANSFER_SIZE	DST_ADDR_INCR	DST_TRANSFER_SIZE	None [19:18]		DATA_SIZE [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	RW		RW	RW	RW	RW	RW	
HW Access	RW		RW	RW	RW	RW	RW	
Name	OPCODE [31:30]		FLIPPING	PREEMPT-ABLE	SET_CAUSE	INV_DESCRIPTOR	WAIT_FOR_DEACT [25:24]	

Bits	Name	Description
------	------	-------------

## 7.1.27 DMAC\_DESCR3\_PING\_CTL (continued)

31 : 30	OPCODE	<p>Specifies the specific data transfer (only when the VALID bit of the descriptors STATUS word is 1):</p> <p>0: A single trigger initiates a single data element transfer (DW mode). This opcode specifies a transfer of a single data element. The current descriptor is completed when the amount of transferred single data elements equals the programmed buffer size (DATA_NR+1).</p> <p>1: A single trigger initiates a single descriptor transfer (DMA mode). This opcode specifies a transfer of DATA_NR+1 data elements as specified by the current descriptor structure. The current descriptor is completed when its data transfer is completed.</p> <p>2: A single trigger initiates a descriptor list transfer (DMA mode). This opcode specifies a transfer of DATA_NR+1 data elements as specified by the current descriptor structure and by successive valid descriptors. The current descriptor is completed when its data transfer is completed. This OPCODE relies on FLIPPING to be set to '1', such that the CHI_CTL.PING_PONG field is flipped/inverted and the successive descriptor is used. This continues for as long as the successive descriptor is valid. Note that as the HW is using the PING/PONG descriptor, the SW can prepare the alternate PONG/PING descriptor. The interrupt mechanism is used by HW to convey to the SW that the current descriptor is completed (and can be prepared for a successive transfer).</p> <p>After completion of the opcode (and waiting for de-activation, the channel's output trigger is activated).</p> <p>Default Value: Undefined</p>
29	FLIPPING	<p>1: On completion of the current descriptor structure, the current descriptor identifier CHI_CTL.PING_PONG is flipped/inverted. In DMA mode, descriptor list transfer, flipping of the current descriptor identifier can be used to construct a linked list of descriptor structures.</p> <p>Default Value: Undefined</p>
28	PREEMPTABLE	<p>1: Transfer is preemptable. In DMA mode (OPCODE is 1 or 2), multi data element transfers are constructed out of multiple single data element load (from the source location) and store (to the destination location) sequences. This field allows higher priority activated channels to preempt the current transfer in between these atomic (load, store) sequences. Preemption will NOT deactivate the current channel. As a result, after completion of a higher priority activated channel, the current channel is rescheduled.</p> <p>Default Value: Undefined</p>
27	SET_CAUSE	<p>1: On completion of the current descriptor structure, the interrupt cause field of the channel is set to 1 (INTR.CH[i]).</p> <p>Default Value: Undefined</p>
26	INV_DESCR	<p>1: On completion of the current descriptor structure, the VALID bit of the descriptors STATUS word is set to 0.</p> <p>Default Value: Undefined</p>

## 7.1.27 DMAC\_DESCR3\_PING\_CTL (continued)

25 : 24	WAIT_FOR_DEACT	<p>Specifies whether the data transfer engine should wait for the channel to be deactivated; i.e. the selected system trigger is not active. This field is used to synchronize the controllers data transfer(s) with the agent that generated the trigger. This field is ONLY used at the completion of an opcode. E.g., a FIFO indicates that it is empty and it needs a new data sample. The agent removes the trigger ONLY when the data sample has been written by the transfer engine AND received by the agent. Furthermore, the agents trigger may be delayed by a few cycles before it reaches the DW/DMA controller. This field is used for level sensitive trigger, which reflect state (pulse sensitive triggers should have this field set to "0"). The wait cycles incurred by this field reduce DW/DMA controller performance.</p> <p>0: Do not wait for de-activation (for pulse sensitive triggers).</p> <p>1: Wait for up to 4 cycles.</p> <p>2: Wait for up to 8 cycles.</p> <p>3: Wait indefinitely. This option may result in DW/DMA controller lockup if the system trigger is not de-activated by the source agent.</p> <p>Default Value: Undefined</p>
23	SRC_ADDR_INCR	<p>Specifies whether the source location address is incremented by the SRC_TRANSFER_SIZE after each single data element transfer or not.</p> <p>0: No increment, typically used for receive (RX) FIFO structures.</p> <p>1: Increment, typically used for memory structures.</p> <p>Default Value: Undefined</p>
22	SRC_TRANSFER_SIZE	<p>Specifies the bus transfer size to the source location:</p> <p>0: As specified by DATA_SIZE.</p> <p>1: Word (32 bits).</p> <p>Distinguishing bus transfer size from data element size allows for source components with data elements that are smaller than their 32-bit bus interface width. E.g., an ADC source has a 32-bit bus transfer size, but only provides a 16-bit data element.</p> <p>Default Value: Undefined</p>
21	DST_ADDR_INCR	<p>Specifies whether the destination location address is incremented by the DST_TRANSFER_SIZE after each single data element transfer or not.</p> <p>0 : No increment, typically used for transmit (TX) FIFO structures.</p> <p>1: Increment, typically used for memory structures.</p> <p>Default Value: Undefined</p>
20	DST_TRANSFER_SIZE	<p>Specifies the bus transfer size to the destination location:</p> <p>0: As specified by DATA_SIZE.</p> <p>1: Word (32 bits).</p> <p>Distinguishing bus transfer size from data element size allows for destination components with data elements that are smaller than their 32-bit bus interface width. E.g., a DAC destination has a 32-bit bus transfer size, but only requires a 16-bit data element.</p> <p>Default Value: Undefined</p>

## 7.1.27 DMAC\_DESCR3\_PING\_CTL (continued)

17 : 16	DATA_SIZE	<p>Specifies the data element size:</p> <p>0: Byte (8 bits).</p> <p>1: Halfword (16 bits).</p> <p>2: Word (32 bits).</p> <p>DATA_SIZE, SRC_TRANSFER_SIZE and DST_TRANSFER_SIZE together determine how data elements are transferred. The following are the 9 legal settings:</p> <ul style="list-style-type: none"> <li>- DATA is 8 bit, SRC is 8 bit, DST is 8 bit</li> <li>- DATA is 8 bit, SRC is 32 bit (higher 24 bits are dropped), DST is 8 bit</li> <li>- DATA is 8 bit, SRC is 8 bit, DST is 32 bit (higher 24 bits are made 0)</li> <li>- DATA is 8 bit, SRC is 32 bit (higher 24 bits are dropped), DST is 32 bit (higher 24 bits are made 0)</li> <li>- DATA is 16 bit, SRC is 16 bit, DST is 16 bit</li> <li>- DATA is 16 bit, SRC is 32 bit (higher 16 bits are dropped), DST is 16 bit</li> <li>- DATA is 16 bit, SRC is 16 bit, DST is 32 bit (higher 16 bits are made 0)</li> <li>- DATA is 16 bit, SRC is 32 bit (higher 16 bits are dropped), DST is 32 bit (higher 16 bits are made 0)</li> <li>- DATA is 32 bit, SRC is 32 bit, DST is 32 bit</li> </ul> <p>Default Value: Undefined</p>
15 : 0	DATA_NR	<p>Number of data elements that are transferred by a single descriptor.</p> <p>In DW mode (OPCODE is 0) each trigger initiates the transfer of a single data element. This field specifies the source and/or destination buffer size in data elements: buffer size = DATA_NR+1. The buffer is typically associated to a memory structure.</p> <p>In DMA mode (OPCODE is 1 or 2) each trigger initiates the transfer of DATA_NR+1 data elements.</p> <p>Default Value: Undefined</p>

## 7.1.28 DMAC\_DESCR3\_PING\_STATUS

Ping status word

Address: 0x4010186C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None					RW		
HW Access	None					RW		
Name	None [23:19]					RESPONSE [18:16]		
Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	RW	None						
Name	VALID	None [30:24]						

Bits	Name	Description
31	VALID	<p>0: Invalid, cannot be used for a data transfer. An attempt to use this descriptor for a data transfer will result in an INVALID_DESCR response code (and the interrupt cause bit is set to 1).</p> <p>1: Valid.</p> <p>Hardware set this field to 0 when a descriptor is done, but only if CONTROL.INV_DESCR is 1.</p> <p>Software sets this field to 1 when a descriptor is initialized.</p> <p>Default Value: Undefined</p>

## 7.1.28 DMAC\_DESCR3\_PING\_STATUS (continued)

18 : 16 RESPONSE

Response code (the first two codes NO\_ERROR and DONE are the result of normal behavior, the other codes are the result of erroneous behavior).

0/NO\_ERROR: No error. Setting this response does NOT set the interrupt cause bit to 1. STATUS.VALID is NOT affected. CHi\_CTL.ENABLED is NOT affected. CHi\_CTL.PING\_PONG is not updated. This response is used for an unused or not completed descriptor. Software should set the RESPONSE field to 0/NO\_ERROR during descriptor initialization.

1/DONE: Descriptor is done (without errors). Setting this response sets the interrupt cause bit to 1 if CONTROL.SET\_CAUSE is 1. STATUS.VALID is set to 0 if CONTROL.INV\_DESCR is 1. CHi\_CTL.ENABLED is NOT affected. CHi\_CTL.PING\_PONG is updated if CONTROL.FLIP-PING is 1.

2/SRC\_BUS\_ERROR: Bus error while loading data from the source location. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0. CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

3/DST\_BUS\_ERROR: Bus error while storing data to the destination location. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0. CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

4/SRC\_MISAL: Misalignment of source address. This occurs on a 16-bit bus transfer that is not 2-byte aligned or on a 32-bit bus transfer that is not 4-byte aligned. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0.

CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

5/DST\_MISAL: Misalignment of destination address. This occurs on a 16-bit bus transfer that is not 2-byte aligned or on a 32-bit bus transfer that is not 4-byte aligned. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0.

CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

6/INVALID\_DESCR: Invalid descriptor (STATUS.VALID is 0). This occurs when an activated channel has an invalid descriptor. CHi\_CTL.ENABLED is set to 0. CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

Default Value: Undefined

15 : 0 CURR\_DATA\_NR

Specifies the index of the current data transfer. This value increases from 0 to CONTROL.DATA\_NR. HW sets this field:

- When a descriptor is done (RESPONSE is DONE), the field is set to "0" when PING\_CTL.INV\_DESCR is '0' and the field is set to PING\_CTL.DATA\_NR when PING\_CTL.INV\_DESCR is '1'.

- When a descriptor is not done (RESPONSE is NO\_ERROR), the field reflects the progress of a data transfer.

- In case of erroneous behavior (RESPONSE is neither DONE or NO\_ERROR), the field is not updated, but keeps its value to ease debugging.

HW only modifies this field for an active descriptor (STATUS.VALID to be 1). At descriptor initialization, SW should set this field to 0.

This field allows software to read the progress of the data transfer. Note that SRC.ADDR and DST.ADDR represent base addresses and are not modified during data transfer. However, STATUS.CURR\_DATA\_NR is modified during data transfer and provides an offset wrt. the base addresses.

Default Value: Undefined

## 7.1.29 DMAC\_DESCR3\_PONG\_SRC

Pong source address

Address: 0x40101870

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	See description of PING_SRC. Default Value: Undefined

## 7.1.30 DMAC\_DESCR3\_PONG\_DST

Pong destination address

Address: 0x40101874

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	See description of PING_DST. Default Value: Undefined

## 7.1.31 DMAC\_DESCR3\_PONG\_CTL

Pong control word

Address: 0x40101878

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	DATA_NR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	DATA_NR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW	RW	RW	RW	None		RW	
HW Access	RW	RW	RW	RW	None		RW	
Name	SRC_ADDR_INCR	SRC_TRANSFER_SIZE	DST_ADDR_INCR	DST_TRANSFER_SIZE	None [19:18]		DATA_SIZE [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	RW		RW	RW	RW	RW	RW	
HW Access	RW		RW	RW	RW	RW	RW	
Name	OPCODE [31:30]		FLIPPING	PREEMPTABLE	SET_CAUSE	INV_DESCRIPTOR	WAIT_FOR_DEACT [25:24]	

Bits	Name	Description
31 : 30	OPCODE	See description of PING_CTL. Default Value: Undefined
29	FLIPPING	See description of PING_CTL. Default Value: Undefined
28	PREEMPTABLE	See description of PING_CTL. Default Value: Undefined
27	SET_CAUSE	See description of PING_CTL. Default Value: Undefined
26	INV_DESCRIPTOR	See description of PING_CTL. Default Value: Undefined
25 : 24	WAIT_FOR_DEACT	See description of PING_CTL. Default Value: Undefined
23	SRC_ADDR_INCR	See description of PING_CTL. Default Value: Undefined

### 7.1.31 DMAC\_DESCR3\_PONG\_CTL (continued)

22	SRC_TRANSFER_SIZE	See description of PING_CTL. Default Value: Undefined
21	DST_ADDR_INCR	See description of PING_CTL. Default Value: Undefined
20	DST_TRANSFER_SIZE	See description of PING_CTL. Default Value: Undefined
17 : 16	DATA_SIZE	See description of PING_CTL. Default Value: Undefined
15 : 0	DATA_NR	See description of PING_CTL. Default Value: Undefined

## 7.1.32 DMAC\_DESCR3\_PONG\_STATUS

Pong status word

Address: 0x4010187C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None					RW		
HW Access	None					RW		
Name	None [23:19]					RESPONSE [18:16]		
Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	RW	None						
Name	VALID	None [30:24]						

Bits	Name	Description
31	VALID	See description of PING_STATUS. Default Value: Undefined
18 : 16	RESPONSE	See description of PING_STATUS. Default Value: Undefined
15 : 0	CURR_DATA_NR	See description of PING_STATUS. Default Value: Undefined

## 7.1.33 DMAC\_DESCR4\_PING\_SRC

Ping source address

Address: 0x40101880

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	Base address of source location. The effective source location is calculated by adding on offset (derived from PING.STATUS.CURR_DATA_NR) to this base address. Default Value: Undefined

## 7.1.34 DMAC\_DESCR4\_PING\_DST

Ping destination address

Address: 0x40101884

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	Base address of destination location. The effective destination location is calculated by adding on offset (derived from PING.STATUS.CURR_DATA_NR) to this base address. Default Value: Undefined

## 7.1.35 DMAC\_DESCR4\_PING\_CTL

Ping control word

Address: 0x40101888

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	DATA_NR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	DATA_NR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW	RW	RW	RW	None		RW	
HW Access	RW	RW	RW	RW	None		RW	
Name	SRC_ADDR_INCR	SRC_TRANSFER_SIZE	DST_ADDR_INCR	DST_TRANSFER_SIZE	None [19:18]		DATA_SIZE [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	RW		RW	RW	RW	RW	RW	
HW Access	RW		RW	RW	RW	RW	RW	
Name	OPCODE [31:30]		FLIPPING	PREEMPT-ABLE	SET_CAUSE	INV_DESCRIPTOR	WAIT_FOR_DEACT [25:24]	

Bits	Name	Description
------	------	-------------

## 7.1.35 DMAC\_DESCR4\_PING\_CTL (continued)

31 : 30	OPCODE	<p>Specifies the specific data transfer (only when the VALID bit of the descriptors STATUS word is 1):</p> <p>0: A single trigger initiates a single data element transfer (DW mode). This opcode specifies a transfer of a single data element. The current descriptor is completed when the amount of transferred single data elements equals the programmed buffer size (DATA_NR+1).</p> <p>1: A single trigger initiates a single descriptor transfer (DMA mode). This opcode specifies a transfer of DATA_NR+1 data elements as specified by the current descriptor structure. The current descriptor is completed when its data transfer is completed.</p> <p>2: A single trigger initiates a descriptor list transfer (DMA mode). This opcode specifies a transfer of DATA_NR+1 data elements as specified by the current descriptor structure and by successive valid descriptors. The current descriptor is completed when its data transfer is completed. This OPCODE relies on FLIPPING to be set to '1', such that the CHI_CTL.PING_PONG field is flipped/inverted and the successive descriptor is used. This continues for as long as the successive descriptor is valid. Note that as the HW is using the PING/PONG descriptor, the SW can prepare the alternate PONG/PING descriptor. The interrupt mechanism is used by HW to convey to the SW that the current descriptor is completed (and can be prepared for a successive transfer).</p> <p>After completion of the opcode (and waiting for de-activation, the channel's output trigger is activated).          Default Value: Undefined</p>
29	FLIPPING	<p>1: On completion of the current descriptor structure, the current descriptor identifier CHI_CTL.PING_PONG is flipped/inverted. In DMA mode, descriptor list transfer, flipping of the current descriptor identifier can be used to construct a linked list of descriptor structures.          Default Value: Undefined</p>
28	PREEMPTABLE	<p>1: Transfer is preemptable. In DMA mode (OPCODE is 1 or 2), multi data element transfers are constructed out of multiple single data element load (from the source location) and store (to the destination location) sequences. This field allows higher priority activated channels to preempt the current transfer in between these atomic (load, store) sequences. Preemption will NOT deactivate the current channel. As a result, after completion of a higher priority activated channel, the current channel is rescheduled.          Default Value: Undefined</p>
27	SET_CAUSE	<p>1: On completion of the current descriptor structure, the interrupt cause field of the channel is set to 1 (INTR.CH[i]).          Default Value: Undefined</p>
26	INV_DESCR	<p>1: On completion of the current descriptor structure, the VALID bit of the descriptors STATUS word is set to 0.          Default Value: Undefined</p>

## 7.1.35 DMAC\_DESCR4\_PING\_CTL (continued)

25 : 24	WAIT_FOR_DEACT	<p>Specifies whether the data transfer engine should wait for the channel to be deactivated; i.e. the selected system trigger is not active. This field is used to synchronize the controllers data transfer(s) with the agent that generated the trigger. This field is ONLY used at the completion of an opcode. E.g., a FIFO indicates that it is empty and it needs a new data sample. The agent removes the trigger ONLY when the data sample has been written by the transfer engine AND received by the agent. Furthermore, the agents trigger may be delayed by a few cycles before it reaches the DW/DMA controller. This field is used for level sensitive trigger, which reflect state (pulse sensitive triggers should have this field set to "0"). The wait cycles incurred by this field reduce DW/DMA controller performance.</p> <p>0: Do not wait for de-activation (for pulse sensitive triggers).</p> <p>1: Wait for up to 4 cycles.</p> <p>2: Wait for up to 8 cycles.</p> <p>3: Wait indefinitely. This option may result in DW/DMA controller lockup if the system trigger is not de-activated by the source agent.</p> <p>Default Value: Undefined</p>
23	SRC_ADDR_INCR	<p>Specifies whether the source location address is incremented by the SRC_TRANSFER_SIZE after each single data element transfer or not.</p> <p>0: No increment, typically used for receive (RX) FIFO structures.</p> <p>1: Increment, typically used for memory structures.</p> <p>Default Value: Undefined</p>
22	SRC_TRANSFER_SIZE	<p>Specifies the bus transfer size to the source location:</p> <p>0: As specified by DATA_SIZE.</p> <p>1: Word (32 bits).</p> <p>Distinguishing bus transfer size from data element size allows for source components with data elements that are smaller than their 32-bit bus interface width. E.g., an ADC source has a 32-bit bus transfer size, but only provides a 16-bit data element.</p> <p>Default Value: Undefined</p>
21	DST_ADDR_INCR	<p>Specifies whether the destination location address is incremented by the DST_TRANSFER_SIZE after each single data element transfer or not.</p> <p>0 : No increment, typically used for transmit (TX) FIFO structures.</p> <p>1: Increment, typically used for memory structures.</p> <p>Default Value: Undefined</p>
20	DST_TRANSFER_SIZE	<p>Specifies the bus transfer size to the destination location:</p> <p>0: As specified by DATA_SIZE.</p> <p>1: Word (32 bits).</p> <p>Distinguishing bus transfer size from data element size allows for destination components with data elements that are smaller than their 32-bit bus interface width. E.g., a DAC destination has a 32-bit bus transfer size, but only requires a 16-bit data element.</p> <p>Default Value: Undefined</p>

### 7.1.35 DMAC\_DESCR4\_PING\_CTL (continued)

17 : 16	DATA_SIZE	<p>Specifies the data element size:</p> <p>0: Byte (8 bits).</p> <p>1: Halfword (16 bits).</p> <p>2: Word (32 bits).</p> <p>DATA_SIZE, SRC_TRANSFER_SIZE and DST_TRANSFER_SIZE together determine how data elements are transferred. The following are the 9 legal settings:</p> <ul style="list-style-type: none"> <li>- DATA is 8 bit, SRC is 8 bit, DST is 8 bit</li> <li>- DATA is 8 bit, SRC is 32 bit (higher 24 bits are dropped), DST is 8 bit</li> <li>- DATA is 8 bit, SRC is 8 bit, DST is 32 bit (higher 24 bits are made 0)</li> <li>- DATA is 8 bit, SRC is 32 bit (higher 24 bits are dropped), DST is 32 bit (higher 24 bits are made 0)</li> <li>- DATA is 16 bit, SRC is 16 bit, DST is 16 bit</li> <li>- DATA is 16 bit, SRC is 32 bit (higher 16 bits are dropped), DST is 16 bit</li> <li>- DATA is 16 bit, SRC is 16 bit, DST is 32 bit (higher 16 bits are made 0)</li> <li>- DATA is 16 bit, SRC is 32 bit (higher 16 bits are dropped), DST is 32 bit (higher 16 bits are made 0)</li> <li>- DATA is 32 bit, SRC is 32 bit, DST is 32 bit</li> </ul> <p>Default Value: Undefined</p>
15 : 0	DATA_NR	<p>Number of data elements that are transferred by a single descriptor.</p> <p>In DW mode (OPCODE is 0) each trigger initiates the transfer of a single data element. This field specifies the source and/or destination buffer size in data elements: buffer size = DATA_NR+1. The buffer is typically associated to a memory structure.</p> <p>In DMA mode (OPCODE is 1 or 2) each trigger initiates the transfer of DATA_NR+1 data elements.</p> <p>Default Value: Undefined</p>

## 7.1.36 DMAC\_DESCR4\_PING\_STATUS

Ping status word

Address: 0x4010188C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None					RW		
HW Access	None					RW		
Name	None [23:19]					RESPONSE [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	RW	None						
Name	VALID	None [30:24]						

Bits	Name	Description
31	VALID	<p>0: Invalid, cannot be used for a data transfer. An attempt to use this descriptor for a data transfer will result in an INVALID_DESCR response code (and the interrupt cause bit is set to 1).</p> <p>1: Valid.</p> <p>Hardware set this field to 0 when a descriptor is done, but only if CONTROL.INV_DESCR is 1.</p> <p>Software sets this field to 1 when a descriptor is initialized.</p> <p>Default Value: Undefined</p>

### 7.1.36 DMAC\_DESCR4\_PING\_STATUS (continued)

18 : 16	RESPONSE	<p>Response code (the first two codes NO_ERROR and DONE are the result of normal behavior, the other codes are the result of erroneous behavior).</p> <p>0/NO_ERROR: No error. Setting this response does NOT set the interrupt cause bit to 1. STATUS.VALID is NOT affected. CHi_CTL.ENABLED is NOT affected. CHi_CTL.PING_PONG is not updated. This response is used for an unused or not completed descriptor. Software should set the RESPONSE field to 0/NO_ERROR during descriptor initialization.</p> <p>1/DONE: Descriptor is done (without errors). Setting this response sets the interrupt cause bit to 1 if CONTROL.SET_CAUSE is 1. STATUS.VALID is set to 0 if CONTROL.INV_DESCR is 1. CHi_CTL.ENABLED is NOT affected. CHi_CTL.PING_PONG is updated if CONTROL.FLIP-PING is 1.</p> <p>2/SRC_BUS_ERROR: Bus error while loading data from the source location. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi_CTL.ENABLED is set to 0. CHi_CTL.PING_PONG is not updated (it identifies the descriptor that caused the error).</p> <p>3/DST_BUS_ERROR: Bus error while storing data to the destination location. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi_CTL.ENABLED is set to 0. CHi_CTL.PING_PONG is not updated (it identifies the descriptor that caused the error).</p> <p>4/SRC_MISAL: Misalignment of source address. This occurs on a 16-bit bus transfer that is not 2-byte aligned or on a 32-bit bus transfer that is not 4-byte aligned. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi_CTL.ENABLED is set to 0. CHi_CTL.PING_PONG is not updated (it identifies the descriptor that caused the error).</p> <p>5/DST_MISAL: Misalignment of destination address. This occurs on a 16-bit bus transfer that is not 2-byte aligned or on a 32-bit bus transfer that is not 4-byte aligned. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi_CTL.ENABLED is set to 0. CHi_CTL.PING_PONG is not updated (it identifies the descriptor that caused the error).</p> <p>6/INVALID_DESCR: Invalid descriptor (STATUS.VALID is 0). This occurs when an activated channel has an invalid descriptor. CHi_CTL.ENABLED is set to 0. CHi_CTL.PING_PONG is not updated (it identifies the descriptor that caused the error).</p> <p>Default Value: Undefined</p>
15 : 0	CURR_DATA_NR	<p>Specifies the index of the current data transfer. This value increases from 0 to CONTROL.DATA_NR. HW sets this field:</p> <ul style="list-style-type: none"> <li>- When a descriptor is done (RESPONSE is DONE), the field is set to "0" when PING_CTL.INV_DESCR is '0' and the field is set to PING_CTL.DATA_NR when PING_CTL.INV_DESCR is '1'.</li> <li>- When a descriptor is not done (RESPONSE is NO_ERROR), the field reflects the progress of a data transfer.</li> <li>- In case of erroneous behavior (RESPONSE is neither DONE or NO_ERROR), the field is not updated, but keeps its value to ease debugging.</li> </ul> <p>HW only modifies this field for an active descriptor (STATUS.VALID to be 1). At descriptor initialization, SW should set this field to 0.</p> <p>This field allows software to read the progress of the data transfer. Note that SRC.ADDR and DST.ADDR represent base addresses and are not modified during data transfer. However, STATUS.CURR_DATA_NR is modified during data transfer and provides an offset wrt. the base addresses.</p> <p>Default Value: Undefined</p>

## 7.1.37 DMAC\_DESCR4\_PONG\_SRC

Pong source address

Address: 0x40101890

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	See description of PING_SRC. Default Value: Undefined

## 7.1.38 DMAC\_DESCR4\_PONG\_DST

Pong destination address

Address: 0x40101894

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	See description of PING_DST. Default Value: Undefined

## 7.1.39 DMAC\_DESCR4\_PONG\_CTL

Pong control word

Address: 0x40101898

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	DATA_NR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	DATA_NR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW	RW	RW	RW	None		RW	
HW Access	RW	RW	RW	RW	None		RW	
Name	SRC_ADDR_INCR	SRC_TRANSFER_SIZE	DST_ADDR_INCR	DST_TRANSFER_SIZE	None [19:18]		DATA_SIZE [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	RW		RW	RW	RW	RW	RW	
HW Access	RW		RW	RW	RW	RW	RW	
Name	OPCODE [31:30]		FLIPPING	PREEMPTABLE	SET_CAUSE	INV_DESCRIPTOR	WAIT_FOR_DEACT [25:24]	

Bits	Name	Description
31 : 30	OPCODE	See description of PING_CTL. Default Value: Undefined
29	FLIPPING	See description of PING_CTL. Default Value: Undefined
28	PREEMPTABLE	See description of PING_CTL. Default Value: Undefined
27	SET_CAUSE	See description of PING_CTL. Default Value: Undefined
26	INV_DESCRIPTOR	See description of PING_CTL. Default Value: Undefined
25 : 24	WAIT_FOR_DEACT	See description of PING_CTL. Default Value: Undefined
23	SRC_ADDR_INCR	See description of PING_CTL. Default Value: Undefined

### 7.1.39 DMAC\_DESCR4\_PONG\_CTL (continued)

22	SRC_TRANSFER_SIZE	See description of PING_CTL. Default Value: Undefined
21	DST_ADDR_INCR	See description of PING_CTL. Default Value: Undefined
20	DST_TRANSFER_SIZE	See description of PING_CTL. Default Value: Undefined
17 : 16	DATA_SIZE	See description of PING_CTL. Default Value: Undefined
15 : 0	DATA_NR	See description of PING_CTL. Default Value: Undefined

## 7.1.40 DMAC\_DESCR4\_PONG\_STATUS

Pong status word

Address: 0x4010189C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None					RW		
HW Access	None					RW		
Name	None [23:19]					RESPONSE [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	RW	None						
Name	VALID	None [30:24]						

Bits	Name	Description
31	VALID	See description of PING_STATUS. Default Value: Undefined
18 : 16	RESPONSE	See description of PING_STATUS. Default Value: Undefined
15 : 0	CURR_DATA_NR	See description of PING_STATUS. Default Value: Undefined

## 7.1.41 DMAC\_DESCR5\_PING\_SRC

Ping source address

Address: 0x401018A0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	Base address of source location. The effective source location is calculated by adding on offset (derived from PING.STATUS.CURR_DATA_NR) to this base address. Default Value: Undefined

## 7.1.42 DMAC\_DESCR5\_PING\_DST

Ping destination address

Address: 0x401018A4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	Base address of destination location. The effective destination location is calculated by adding on offset (derived from PING.STATUS.CURR_DATA_NR) to this base address. Default Value: Undefined

## 7.1.43 DMAC\_DESCR5\_PING\_CTL

Ping control word

Address: 0x401018A8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	DATA_NR [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	DATA_NR [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW	RW	RW	RW	None		RW	
HW Access	RW	RW	RW	RW	None		RW	
Name	SRC_ADDR_INCR	SRC_TRANSFER_SIZE	DST_ADDR_INCR	DST_TRANSFER_SIZE	None [19:18]		DATA_SIZE [17:16]	

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW		RW	RW	RW	RW	RW	
HW Access	RW		RW	RW	RW	RW	RW	
Name	OPCODE [31:30]		FLIPPING	PREEMPT-ABLE	SET_CAUSE	INV_DESCRIPTOR	WAIT_FOR_DEACT [25:24]	

Bits	Name	Description
------	------	-------------

### 7.1.43 DMAC\_DESCR5\_PING\_CTL (continued)

31 : 30	OPCODE	<p>Specifies the specific data transfer (only when the VALID bit of the descriptors STATUS word is 1):</p> <p>0: A single trigger initiates a single data element transfer (DW mode). This opcode specifies a transfer of a single data element. The current descriptor is completed when the amount of transferred single data elements equals the programmed buffer size (DATA_NR+1).</p> <p>1: A single trigger initiates a single descriptor transfer (DMA mode). This opcode specifies a transfer of DATA_NR+1 data elements as specified by the current descriptor structure. The current descriptor is completed when its data transfer is completed.</p> <p>2: A single trigger initiates a descriptor list transfer (DMA mode). This opcode specifies a transfer of DATA_NR+1 data elements as specified by the current descriptor structure and by successive valid descriptors. The current descriptor is completed when its data transfer is completed. This OPCODE relies on FLIPPING to be set to '1', such that the CHI_CTL.PING_PONG field is flipped/inverted and the successive descriptor is used. This continues for as long as the successive descriptor is valid. Note that as the HW is using the PING/PONG descriptor, the SW can prepare the alternate PONG/PING descriptor. The interrupt mechanism is used by HW to convey to the SW that the current descriptor is completed (and can be prepared for a successive transfer).</p> <p>After completion of the opcode (and waiting for de-activation, the channel's output trigger is activated). Default Value: Undefined</p>
29	FLIPPING	<p>1: On completion of the current descriptor structure, the current descriptor identifier CHI_CTL.PING_PONG is flipped/inverted. In DMA mode, descriptor list transfer, flipping of the current descriptor identifier can be used to construct a linked list of descriptor structures. Default Value: Undefined</p>
28	PREEMPTABLE	<p>1: Transfer is preemptable. In DMA mode (OPCODE is 1 or 2), multi data element transfers are constructed out of multiple single data element load (from the source location) and store (to the destination location) sequences. This field allows higher priority activated channels to preempt the current transfer in between these atomic (load, store) sequences. Preemption will NOT deactivate the current channel. As a result, after completion of a higher priority activated channel, the current channel is rescheduled. Default Value: Undefined</p>
27	SET_CAUSE	<p>1: On completion of the current descriptor structure, the interrupt cause field of the channel is set to 1 (INTR.CH[i]). Default Value: Undefined</p>
26	INV_DESCR	<p>1: On completion of the current descriptor structure, the VALID bit of the descriptors STATUS word is set to 0. Default Value: Undefined</p>

### 7.1.43 DMAC\_DESCR5\_PING\_CTL (continued)

25 : 24	WAIT_FOR_DEACT	<p>Specifies whether the data transfer engine should wait for the channel to be deactivated; i.e. the selected system trigger is not active. This field is used to synchronize the controllers data transfer(s) with the agent that generated the trigger. This field is ONLY used at the completion of an opcode. E.g., a FIFO indicates that it is empty and it needs a new data sample. The agent removes the trigger ONLY when the data sample has been written by the transfer engine AND received by the agent. Furthermore, the agents trigger may be delayed by a few cycles before it reaches the DW/DMA controller. This field is used for level sensitive trigger, which reflect state (pulse sensitive triggers should have this field set to "0"). The wait cycles incurred by this field reduce DW/DMA controller performance.</p> <p>0: Do not wait for de-activation (for pulse sensitive triggers).</p> <p>1: Wait for up to 4 cycles.</p> <p>2: Wait for up to 8 cycles.</p> <p>3: Wait indefinitely. This option may result in DW/DMA controller lockup if the system trigger is not de-activated by the source agent.</p> <p>Default Value: Undefined</p>
23	SRC_ADDR_INCR	<p>Specifies whether the source location address is incremented by the SRC_TRANSFER_SIZE after each single data element transfer or not.</p> <p>0: No increment, typically used for receive (RX) FIFO structures.</p> <p>1: Increment, typically used for memory structures.</p> <p>Default Value: Undefined</p>
22	SRC_TRANSFER_SIZE	<p>Specifies the bus transfer size to the source location:</p> <p>0: As specified by DATA_SIZE.</p> <p>1: Word (32 bits).</p> <p>Distinguishing bus transfer size from data element size allows for source components with data elements that are smaller than their 32-bit bus interface width. E.g., an ADC source has a 32-bit bus transfer size, but only provides a 16-bit data element.</p> <p>Default Value: Undefined</p>
21	DST_ADDR_INCR	<p>Specifies whether the destination location address is incremented by the DST_TRANSFER_SIZE after each single data element transfer or not.</p> <p>0 : No increment, typically used for transmit (TX) FIFO structures.</p> <p>1: Increment, typically used for memory structures.</p> <p>Default Value: Undefined</p>
20	DST_TRANSFER_SIZE	<p>Specifies the bus transfer size to the destination location:</p> <p>0: As specified by DATA_SIZE.</p> <p>1: Word (32 bits).</p> <p>Distinguishing bus transfer size from data element size allows for destination components with data elements that are smaller than their 32-bit bus interface width. E.g., a DAC destination has a 32-bit bus transfer size, but only requires a 16-bit data element.</p> <p>Default Value: Undefined</p>

### 7.1.43 DMAC\_DESCR5\_PING\_CTL (continued)

17 : 16	DATA_SIZE	<p>Specifies the data element size:</p> <p>0: Byte (8 bits).</p> <p>1: Halfword (16 bits).</p> <p>2: Word (32 bits).</p> <p>DATA_SIZE, SRC_TRANSFER_SIZE and DST_TRANSFER_SIZE together determine how data elements are transferred. The following are the 9 legal settings:</p> <ul style="list-style-type: none"> <li>- DATA is 8 bit, SRC is 8 bit, DST is 8 bit</li> <li>- DATA is 8 bit, SRC is 32 bit (higher 24 bits are dropped), DST is 8 bit</li> <li>- DATA is 8 bit, SRC is 8 bit, DST is 32 bit (higher 24 bits are made 0)</li> <li>- DATA is 8 bit, SRC is 32 bit (higher 24 bits are dropped), DST is 32 bit (higher 24 bits are made 0)</li> <li>- DATA is 16 bit, SRC is 16 bit, DST is 16 bit</li> <li>- DATA is 16 bit, SRC is 32 bit (higher 16 bits are dropped), DST is 16 bit</li> <li>- DATA is 16 bit, SRC is 16 bit, DST is 32 bit (higher 16 bits are made 0)</li> <li>- DATA is 16 bit, SRC is 32 bit (higher 16 bits are dropped), DST is 32 bit (higher 16 bits are made 0)</li> <li>- DATA is 32 bit, SRC is 32 bit, DST is 32 bit</li> </ul> <p>Default Value: Undefined</p>
15 : 0	DATA_NR	<p>Number of data elements that are transferred by a single descriptor.</p> <p>In DW mode (OPCODE is 0) each trigger initiates the transfer of a single data element. This field specifies the source and/or destination buffer size in data elements: buffer size = DATA_NR+1. The buffer is typically associated to a memory structure.</p> <p>In DMA mode (OPCODE is 1 or 2) each trigger initiates the transfer of DATA_NR+1 data elements.</p> <p>Default Value: Undefined</p>

## 7.1.44 DMAC\_DESCR5\_PING\_STATUS

Ping status word

Address: 0x401018AC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None					RW		
HW Access	None					RW		
Name	None [23:19]					RESPONSE [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	RW	None						
Name	VALID	None [30:24]						

Bits	Name	Description
31	VALID	<p>0: Invalid, cannot be used for a data transfer. An attempt to use this descriptor for a data transfer will result in an INVALID_DESCR response code (and the interrupt cause bit is set to 1).</p> <p>1: Valid.</p> <p>Hardware set this field to 0 when a descriptor is done, but only if CONTROL.INV_DESCR is 1.</p> <p>Software sets this field to 1 when a descriptor is initialized.</p> <p>Default Value: Undefined</p>

## 7.1.44 DMAC\_DESCR5\_PING\_STATUS (continued)

18 : 16	RESPONSE	<p>Response code (the first two codes NO_ERROR and DONE are the result of normal behavior, the other codes are the result of erroneous behavior).</p> <p>0/NO_ERROR: No error. Setting this response does NOT set the interrupt cause bit to 1. STATUS.VALID is NOT affected. CHi_CTL.ENABLED is NOT affected. CHi_CTL.PING_PONG is not updated. This response is used for an unused or not completed descriptor. Software should set the RESPONSE field to 0/NO_ERROR during descriptor initialization.</p> <p>1/DONE: Descriptor is done (without errors). Setting this response sets the interrupt cause bit to 1 if CONTROL.SET_CAUSE is 1. STATUS.VALID is set to 0 if CONTROL.INV_DESCR is 1. CHi_CTL.ENABLED is NOT affected. CHi_CTL.PING_PONG is updated if CONTROL.FLIP-PING is 1.</p> <p>2/SRC_BUS_ERROR: Bus error while loading data from the source location. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi_CTL.ENABLED is set to 0. CHi_CTL.PING_PONG is not updated (it identifies the descriptor that caused the error).</p> <p>3/DST_BUS_ERROR: Bus error while storing data to the destination location. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi_CTL.ENABLED is set to 0. CHi_CTL.PING_PONG is not updated (it identifies the descriptor that caused the error).</p> <p>4/SRC_MISAL: Misalignment of source address. This occurs on a 16-bit bus transfer that is not 2-byte aligned or on a 32-bit bus transfer that is not 4-byte aligned. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi_CTL.ENABLED is set to 0. CHi_CTL.PING_PONG is not updated (it identifies the descriptor that caused the error).</p> <p>5/DST_MISAL: Misalignment of destination address. This occurs on a 16-bit bus transfer that is not 2-byte aligned or on a 32-bit bus transfer that is not 4-byte aligned. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi_CTL.ENABLED is set to 0. CHi_CTL.PING_PONG is not updated (it identifies the descriptor that caused the error).</p> <p>6/INVALID_DESCR: Invalid descriptor (STATUS.VALID is 0). This occurs when an activated channel has an invalid descriptor. CHi_CTL.ENABLED is set to 0. CHi_CTL.PING_PONG is not updated (it identifies the descriptor that caused the error).</p> <p>Default Value: Undefined</p>
15 : 0	CURR_DATA_NR	<p>Specifies the index of the current data transfer. This value increases from 0 to CONTROL.DATA_NR. HW sets this field:</p> <ul style="list-style-type: none"> <li>- When a descriptor is done (RESPONSE is DONE), the field is set to "0" when PING_CTL.INV_DESCR is '0' and the field is set to PING_CTL.DATA_NR when PING_CTL.INV_DESCR is '1'.</li> <li>- When a descriptor is not done (RESPONSE is NO_ERROR), the field reflects the progress of a data transfer.</li> <li>- In case of erroneous behavior (RESPONSE is neither DONE or NO_ERROR), the field is not updated, but keeps its value to ease debugging.</li> </ul> <p>HW only modifies this field for an active descriptor (STATUS.VALID to be 1). At descriptor initialization, SW should set this field to 0.</p> <p>This field allows software to read the progress of the data transfer. Note that SRC.ADDR and DST.ADDR represent base addresses and are not modified during data transfer. However, STATUS.CURR_DATA_NR is modified during data transfer and provides an offset wrt. the base addresses.</p> <p>Default Value: Undefined</p>

## 7.1.45 DMAC\_DESCR5\_PONG\_SRC

Pong source address

Address: 0x401018B0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	See description of PING_SRC. Default Value: Undefined

## 7.1.46 DMAC\_DESCR5\_PONG\_DST

Pong destination address

Address: 0x401018B4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	See description of PING_DST. Default Value: Undefined

## 7.1.47 DMAC\_DESCR5\_PONG\_CTL

Pong control word

Address: 0x401018B8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	DATA_NR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	DATA_NR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW	RW	RW	RW	None		RW	
HW Access	RW	RW	RW	RW	None		RW	
Name	SRC_ADDR_INCR	SRC_TRANSFER_SIZE	DST_ADDR_INCR	DST_TRANSFER_SIZE	None [19:18]		DATA_SIZE [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	RW		RW	RW	RW	RW	RW	
HW Access	RW		RW	RW	RW	RW	RW	
Name	OPCODE [31:30]		FLIPPING	PREEMPTABLE	SET_CAUSE	INV_DESCRIPTOR	WAIT_FOR_DEACT [25:24]	

Bits	Name	Description
31 : 30	OPCODE	See description of PING_CTL. Default Value: Undefined
29	FLIPPING	See description of PING_CTL. Default Value: Undefined
28	PREEMPTABLE	See description of PING_CTL. Default Value: Undefined
27	SET_CAUSE	See description of PING_CTL. Default Value: Undefined
26	INV_DESCRIPTOR	See description of PING_CTL. Default Value: Undefined
25 : 24	WAIT_FOR_DEACT	See description of PING_CTL. Default Value: Undefined
23	SRC_ADDR_INCR	See description of PING_CTL. Default Value: Undefined

### 7.1.47 DMAC\_DESCR5\_PONG\_CTL (continued)

22	SRC_TRANSFER_SIZE	See description of PING_CTL. Default Value: Undefined
21	DST_ADDR_INCR	See description of PING_CTL. Default Value: Undefined
20	DST_TRANSFER_SIZE	See description of PING_CTL. Default Value: Undefined
17 : 16	DATA_SIZE	See description of PING_CTL. Default Value: Undefined
15 : 0	DATA_NR	See description of PING_CTL. Default Value: Undefined

## 7.1.48 DMAC\_DESCR5\_PONG\_STATUS

Pong status word

Address: 0x401018BC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None					RW		
HW Access	None					RW		
Name	None [23:19]					RESPONSE [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	RW	None						
Name	VALID	None [30:24]						

Bits	Name	Description
31	VALID	See description of PING_STATUS. Default Value: Undefined
18 : 16	RESPONSE	See description of PING_STATUS. Default Value: Undefined
15 : 0	CURR_DATA_NR	See description of PING_STATUS. Default Value: Undefined

## 7.1.49 DMAC\_DESCR6\_PING\_SRC

Ping source address

Address: 0x401018C0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	Base address of source location. The effective source location is calculated by adding on offset (derived from PING.STATUS.CURR_DATA_NR) to this base address. Default Value: Undefined

## 7.1.50 DMAC\_DESCR6\_PING\_DST

Ping destination address

Address: 0x401018C4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	Base address of destination location. The effective destination location is calculated by adding on offset (derived from PING.STATUS.CURR_DATA_NR) to this base address. Default Value: Undefined

## 7.1.51 DMAC\_DESCR6\_PING\_CTL

Ping control word

Address: 0x401018C8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	DATA_NR [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	DATA_NR [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW	RW	RW	RW	None		RW	
HW Access	RW	RW	RW	RW	None		RW	
Name	SRC_ADDR_INCR	SRC_TRANSFER_SIZE	DST_ADDR_INCR	DST_TRANSFER_SIZE	None [19:18]		DATA_SIZE [17:16]	

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW		RW	RW	RW	RW	RW	
HW Access	RW		RW	RW	RW	RW	RW	
Name	OPCODE [31:30]		FLIPPING	PREEMPT-ABLE	SET_CAUSE	INV_DESCRIPTOR	WAIT_FOR_DEACT [25:24]	

Bits	Name	Description
------	------	-------------

## 7.1.51 DMAC\_DESCR6\_PING\_CTL (continued)

31 : 30	OPCODE	<p>Specifies the specific data transfer (only when the VALID bit of the descriptors STATUS word is 1):</p> <p>0: A single trigger initiates a single data element transfer (DW mode). This opcode specifies a transfer of a single data element. The current descriptor is completed when the amount of transferred single data elements equals the programmed buffer size (DATA_NR+1).</p> <p>1: A single trigger initiates a single descriptor transfer (DMA mode). This opcode specifies a transfer of DATA_NR+1 data elements as specified by the current descriptor structure. The current descriptor is completed when its data transfer is completed.</p> <p>2: A single trigger initiates a descriptor list transfer (DMA mode). This opcode specifies a transfer of DATA_NR+1 data elements as specified by the current descriptor structure and by successive valid descriptors. The current descriptor is completed when its data transfer is completed. This OPCODE relies on FLIPPING to be set to '1', such that the CHI_CTL.PING_PONG field is flipped/inverted and the successive descriptor is used. This continues for as long as the successive descriptor is valid. Note that as the HW is using the PING/PONG descriptor, the SW can prepare the alternate PONG/PING descriptor. The interrupt mechanism is used by HW to convey to the SW that the current descriptor is completed (and can be prepared for a successive transfer).</p> <p>After completion of the opcode (and waiting for de-activation, the channel's output trigger is activated).          Default Value: Undefined</p>
29	FLIPPING	<p>1: On completion of the current descriptor structure, the current descriptor identifier CHI_CTL.PING_PONG is flipped/inverted. In DMA mode, descriptor list transfer, flipping of the current descriptor identifier can be used to construct a linked list of descriptor structures.          Default Value: Undefined</p>
28	PREEMPTABLE	<p>1: Transfer is preemptable. In DMA mode (OPCODE is 1 or 2), multi data element transfers are constructed out of multiple single data element load (from the source location) and store (to the destination location) sequences. This field allows higher priority activated channels to preempt the current transfer in between these atomic (load, store) sequences. Preemption will NOT deactivate the current channel. As a result, after completion of a higher priority activated channel, the current channel is rescheduled.          Default Value: Undefined</p>
27	SET_CAUSE	<p>1: On completion of the current descriptor structure, the interrupt cause field of the channel is set to 1 (INTR.CH[i]).          Default Value: Undefined</p>
26	INV_DESCR	<p>1: On completion of the current descriptor structure, the VALID bit of the descriptors STATUS word is set to 0.          Default Value: Undefined</p>

## 7.1.51 DMAC\_DESCR6\_PING\_CTL (continued)

25 : 24	WAIT_FOR_DEACT	<p>Specifies whether the data transfer engine should wait for the channel to be deactivated; i.e. the selected system trigger is not active. This field is used to synchronize the controllers data transfer(s) with the agent that generated the trigger. This field is ONLY used at the completion of an opcode. E.g., a FIFO indicates that it is empty and it needs a new data sample. The agent removes the trigger ONLY when the data sample has been written by the transfer engine AND received by the agent. Furthermore, the agents trigger may be delayed by a few cycles before it reaches the DW/DMA controller. This field is used for level sensitive trigger, which reflect state (pulse sensitive triggers should have this field set to "0"). The wait cycles incurred by this field reduce DW/DMA controller performance.</p> <p>0: Do not wait for de-activation (for pulse sensitive triggers).</p> <p>1: Wait for up to 4 cycles.</p> <p>2: Wait for up to 8 cycles.</p> <p>3: Wait indefinitely. This option may result in DW/DMA controller lockup if the system trigger is not de-activated by the source agent.</p> <p>Default Value: Undefined</p>
23	SRC_ADDR_INCR	<p>Specifies whether the source location address is incremented by the SRC_TRANSFER_SIZE after each single data element transfer or not.</p> <p>0: No increment, typically used for receive (RX) FIFO structures.</p> <p>1: Increment, typically used for memory structures.</p> <p>Default Value: Undefined</p>
22	SRC_TRANSFER_SIZE	<p>Specifies the bus transfer size to the source location:</p> <p>0: As specified by DATA_SIZE.</p> <p>1: Word (32 bits).</p> <p>Distinguishing bus transfer size from data element size allows for source components with data elements that are smaller than their 32-bit bus interface width. E.g., an ADC source has a 32-bit bus transfer size, but only provides a 16-bit data element.</p> <p>Default Value: Undefined</p>
21	DST_ADDR_INCR	<p>Specifies whether the destination location address is incremented by the DST_TRANSFER_SIZE after each single data element transfer or not.</p> <p>0 : No increment, typically used for transmit (TX) FIFO structures.</p> <p>1: Increment, typically used for memory structures.</p> <p>Default Value: Undefined</p>
20	DST_TRANSFER_SIZE	<p>Specifies the bus transfer size to the destination location:</p> <p>0: As specified by DATA_SIZE.</p> <p>1: Word (32 bits).</p> <p>Distinguishing bus transfer size from data element size allows for destination components with data elements that are smaller than their 32-bit bus interface width. E.g., a DAC destination has a 32-bit bus transfer size, but only requires a 16-bit data element.</p> <p>Default Value: Undefined</p>

## 7.1.51 DMAC\_DESCR6\_PING\_CTL (continued)

17 : 16	DATA_SIZE	<p>Specifies the data element size:</p> <p>0: Byte (8 bits).</p> <p>1: Halfword (16 bits).</p> <p>2: Word (32 bits).</p> <p>DATA_SIZE, SRC_TRANSFER_SIZE and DST_TRANSFER_SIZE together determine how data elements are transferred. The following are the 9 legal settings:</p> <ul style="list-style-type: none"> <li>- DATA is 8 bit, SRC is 8 bit, DST is 8 bit</li> <li>- DATA is 8 bit, SRC is 32 bit (higher 24 bits are dropped), DST is 8 bit</li> <li>- DATA is 8 bit, SRC is 8 bit, DST is 32 bit (higher 24 bits are made 0)</li> <li>- DATA is 8 bit, SRC is 32 bit (higher 24 bits are dropped), DST is 32 bit (higher 24 bits are made 0)</li> <li>- DATA is 16 bit, SRC is 16 bit, DST is 16 bit</li> <li>- DATA is 16 bit, SRC is 32 bit (higher 16 bits are dropped), DST is 16 bit</li> <li>- DATA is 16 bit, SRC is 16 bit, DST is 32 bit (higher 16 bits are made 0)</li> <li>- DATA is 16 bit, SRC is 32 bit (higher 16 bits are dropped), DST is 32 bit (higher 16 bits are made 0)</li> <li>- DATA is 32 bit, SRC is 32 bit, DST is 32 bit</li> </ul> <p>Default Value: Undefined</p>
15 : 0	DATA_NR	<p>Number of data elements that are transferred by a single descriptor.</p> <p>In DW mode (OPCODE is 0) each trigger initiates the transfer of a single data element. This field specifies the source and/or destination buffer size in data elements: buffer size = DATA_NR+1. The buffer is typically associated to a memory structure.</p> <p>In DMA mode (OPCODE is 1 or 2) each trigger initiates the transfer of DATA_NR+1 data elements.</p> <p>Default Value: Undefined</p>

## 7.1.52 DMAC\_DESCR6\_PING\_STATUS

Ping status word

Address: 0x401018CC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None					RW		
HW Access	None					RW		
Name	None [23:19]					RESPONSE [18:16]		
Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	RW	None						
Name	VALID	None [30:24]						

Bits	Name	Description
31	VALID	<p>0: Invalid, cannot be used for a data transfer. An attempt to use this descriptor for a data transfer will result in an INVALID_DESCR response code (and the interrupt cause bit is set to 1).</p> <p>1: Valid.</p> <p>Hardware set this field to 0 when a descriptor is done, but only if CONTROL.INV_DESCR is 1.</p> <p>Software sets this field to 1 when a descriptor is initialized.</p> <p>Default Value: Undefined</p>

## 7.1.52 DMAC\_DESCR6\_PING\_STATUS (continued)

18 : 16 RESPONSE

Response code (the first two codes NO\_ERROR and DONE are the result of normal behavior, the other codes are the result of erroneous behavior).

0/NO\_ERROR: No error. Setting this response does NOT set the interrupt cause bit to 1. STATUS.VALID is NOT affected. CHi\_CTL.ENABLED is NOT affected. CHi\_CTL.PING\_PONG is not updated. This response is used for an unused or not completed descriptor. Software should set the RESPONSE field to 0/NO\_ERROR during descriptor initialization.

1/DONE: Descriptor is done (without errors). Setting this response sets the interrupt cause bit to 1 if CONTROL.SET\_CAUSE is 1. STATUS.VALID is set to 0 if CONTROL.INV\_DESCR is 1. CHi\_CTL.ENABLED is NOT affected. CHi\_CTL.PING\_PONG is updated if CONTROL.FLIP-PING is 1.

2/SRC\_BUS\_ERROR: Bus error while loading data from the source location. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0. CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

3/DST\_BUS\_ERROR: Bus error while storing data to the destination location. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0. CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

4/SRC\_MISAL: Misalignment of source address. This occurs on a 16-bit bus transfer that is not 2-byte aligned or on a 32-bit bus transfer that is not 4-byte aligned. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0.

CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

5/DST\_MISAL: Misalignment of destination address. This occurs on a 16-bit bus transfer that is not 2-byte aligned or on a 32-bit bus transfer that is not 4-byte aligned. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0.

CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

6/INVALID\_DESCR: Invalid descriptor (STATUS.VALID is 0). This occurs when an activated channel has an invalid descriptor. CHi\_CTL.ENABLED is set to 0. CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

Default Value: Undefined

15 : 0 CURR\_DATA\_NR

Specifies the index of the current data transfer. This value increases from 0 to CONTROL.DATA\_NR. HW sets this field:

- When a descriptor is done (RESPONSE is DONE), the field is set to "0" when PING\_CTL.INV\_DESCR is '0' and the field is set to PING\_CTL.DATA\_NR when PING\_CTL.INV\_DESCR is '1'.

- When a descriptor is not done (RESPONSE is NO\_ERROR), the field reflects the progress of a data transfer.

- In case of erroneous behavior (RESPONSE is neither DONE or NO\_ERROR), the field is not updated, but keeps its value to ease debugging.

HW only modifies this field for an active descriptor (STATUS.VALID to be 1). At descriptor initialization, SW should set this field to 0.

This field allows software to read the progress of the data transfer. Note that SRC.ADDR and DST.ADDR represent base addresses and are not modified during data transfer. However, STATUS.CURR\_DATA\_NR is modified during data transfer and provides an offset wrt. the base addresses.

Default Value: Undefined

## 7.1.53 DMAC\_DESCR6\_PONG\_SRC

Pong source address

Address: 0x401018D0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	See description of PING_SRC. Default Value: Undefined

## 7.1.54 DMAC\_DESCR6\_PONG\_DST

Pong destination address

Address: 0x401018D4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	See description of PING_DST. Default Value: Undefined

## 7.1.55 DMAC\_DESCR6\_PONG\_CTL

Pong control word

Address: 0x401018D8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	DATA_NR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	DATA_NR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW	RW	RW	RW	None		RW	
HW Access	RW	RW	RW	RW	None		RW	
Name	SRC_ADDR_INCR	SRC_TRANSFER_SIZE	DST_ADDR_INCR	DST_TRANSFER_SIZE	None [19:18]		DATA_SIZE [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	RW		RW	RW	RW	RW	RW	
HW Access	RW		RW	RW	RW	RW	RW	
Name	OPCODE [31:30]		FLIPPING	PREEMPTABLE	SET_CAUSE	INV_DESCRIPTOR	WAIT_FOR_DEACT [25:24]	

Bits	Name	Description
31 : 30	OPCODE	See description of PING_CTL. Default Value: Undefined
29	FLIPPING	See description of PING_CTL. Default Value: Undefined
28	PREEMPTABLE	See description of PING_CTL. Default Value: Undefined
27	SET_CAUSE	See description of PING_CTL. Default Value: Undefined
26	INV_DESCRIPTOR	See description of PING_CTL. Default Value: Undefined
25 : 24	WAIT_FOR_DEACT	See description of PING_CTL. Default Value: Undefined
23	SRC_ADDR_INCR	See description of PING_CTL. Default Value: Undefined

### 7.1.55 DMAC\_DESCR6\_PONG\_CTL (continued)

22	SRC_TRANSFER_SIZE	See description of PING_CTL. Default Value: Undefined
21	DST_ADDR_INCR	See description of PING_CTL. Default Value: Undefined
20	DST_TRANSFER_SIZE	See description of PING_CTL. Default Value: Undefined
17 : 16	DATA_SIZE	See description of PING_CTL. Default Value: Undefined
15 : 0	DATA_NR	See description of PING_CTL. Default Value: Undefined

## 7.1.56 DMAC\_DESCR6\_PONG\_STATUS

Pong status word

Address: 0x401018DC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None					RW		
HW Access	None					RW		
Name	None [23:19]					RESPONSE [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	RW	None						
Name	VALID	None [30:24]						

Bits	Name	Description
31	VALID	See description of PING_STATUS. Default Value: Undefined
18 : 16	RESPONSE	See description of PING_STATUS. Default Value: Undefined
15 : 0	CURR_DATA_NR	See description of PING_STATUS. Default Value: Undefined

## 7.1.57 DMAC\_DESCR7\_PING\_SRC

Ping source address

Address: 0x401018E0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	Base address of source location. The effective source location is calculated by adding on offset (derived from PING.STATUS.CURR_DATA_NR) to this base address. Default Value: Undefined

## 7.1.58 DMAC\_DESCR7\_PING\_DST

Ping destination address

Address: 0x401018E4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	Base address of destination location. The effective destination location is calculated by adding on offset (derived from PING.STATUS.CURR_DATA_NR) to this base address. Default Value: Undefined

## 7.1.59 DMAC\_DESCR7\_PING\_CTL

Ping control word

Address: 0x401018E8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	DATA_NR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	DATA_NR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW	RW	RW	RW	None		RW	
HW Access	RW	RW	RW	RW	None		RW	
Name	SRC_ADDR_INCR	SRC_TRANSFER_SIZE	DST_ADDR_INCR	DST_TRANSFER_SIZE	None [19:18]		DATA_SIZE [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	RW		RW	RW	RW	RW	RW	
HW Access	RW		RW	RW	RW	RW	RW	
Name	OPCODE [31:30]		FLIPPING	PREEMPT-ABLE	SET_CAUSE	INV_DESCRIPTOR	WAIT_FOR_DEACT [25:24]	

Bits	Name	Description
------	------	-------------

## 7.1.59 DMAC\_DESCR7\_PING\_CTL (continued)

31 : 30	OPCODE	<p>Specifies the specific data transfer (only when the VALID bit of the descriptors STATUS word is 1):</p> <p>0: A single trigger initiates a single data element transfer (DW mode). This opcode specifies a transfer of a single data element. The current descriptor is completed when the amount of transferred single data elements equals the programmed buffer size (DATA_NR+1).</p> <p>1: A single trigger initiates a single descriptor transfer (DMA mode). This opcode specifies a transfer of DATA_NR+1 data elements as specified by the current descriptor structure. The current descriptor is completed when its data transfer is completed.</p> <p>2: A single trigger initiates a descriptor list transfer (DMA mode). This opcode specifies a transfer of DATA_NR+1 data elements as specified by the current descriptor structure and by successive valid descriptors. The current descriptor is completed when its data transfer is completed. This OPCODE relies on FLIPPING to be set to '1', such that the CHI_CTL.PING_PONG field is flipped/inverted and the successive descriptor is used. This continues for as long as the successive descriptor is valid. Note that as the HW is using the PING/PONG descriptor, the SW can prepare the alternate PONG/PING descriptor. The interrupt mechanism is used by HW to convey to the SW that the current descriptor is completed (and can be prepared for a successive transfer).</p> <p>After completion of the opcode (and waiting for de-activation, the channel's output trigger is activated). Default Value: Undefined</p>
29	FLIPPING	<p>1: On completion of the current descriptor structure, the current descriptor identifier CHI_CTL.PING_PONG is flipped/inverted. In DMA mode, descriptor list transfer, flipping of the current descriptor identifier can be used to construct a linked list of descriptor structures. Default Value: Undefined</p>
28	PREEMPTABLE	<p>1: Transfer is preemptable. In DMA mode (OPCODE is 1 or 2), multi data element transfers are constructed out of multiple single data element load (from the source location) and store (to the destination location) sequences. This field allows higher priority activated channels to preempt the current transfer in between these atomic (load, store) sequences. Preemption will NOT deactivate the current channel. As a result, after completion of a higher priority activated channel, the current channel is rescheduled. Default Value: Undefined</p>
27	SET_CAUSE	<p>1: On completion of the current descriptor structure, the interrupt cause field of the channel is set to 1 (INTR.CH[i]). Default Value: Undefined</p>
26	INV_DESCR	<p>1: On completion of the current descriptor structure, the VALID bit of the descriptors STATUS word is set to 0. Default Value: Undefined</p>

## 7.1.59 DMAC\_DESCR7\_PING\_CTL (continued)

25 : 24	WAIT_FOR_DEACT	<p>Specifies whether the data transfer engine should wait for the channel to be deactivated; i.e. the selected system trigger is not active. This field is used to synchronize the controllers data transfer(s) with the agent that generated the trigger. This field is ONLY used at the completion of an opcode. E.g., a FIFO indicates that it is empty and it needs a new data sample. The agent removes the trigger ONLY when the data sample has been written by the transfer engine AND received by the agent. Furthermore, the agents trigger may be delayed by a few cycles before it reaches the DW/DMA controller. This field is used for level sensitive trigger, which reflect state (pulse sensitive triggers should have this field set to "0"). The wait cycles incurred by this field reduce DW/DMA controller performance.</p> <p>0: Do not wait for de-activation (for pulse sensitive triggers).</p> <p>1: Wait for up to 4 cycles.</p> <p>2: Wait for up to 8 cycles.</p> <p>3: Wait indefinitely. This option may result in DW/DMA controller lockup if the system trigger is not de-activated by the source agent.</p> <p>Default Value: Undefined</p>
23	SRC_ADDR_INCR	<p>Specifies whether the source location address is incremented by the SRC_TRANSFER_SIZE after each single data element transfer or not.</p> <p>0: No increment, typically used for receive (RX) FIFO structures.</p> <p>1: Increment, typically used for memory structures.</p> <p>Default Value: Undefined</p>
22	SRC_TRANSFER_SIZE	<p>Specifies the bus transfer size to the source location:</p> <p>0: As specified by DATA_SIZE.</p> <p>1: Word (32 bits).</p> <p>Distinguishing bus transfer size from data element size allows for source components with data elements that are smaller than their 32-bit bus interface width. E.g., an ADC source has a 32-bit bus transfer size, but only provides a 16-bit data element.</p> <p>Default Value: Undefined</p>
21	DST_ADDR_INCR	<p>Specifies whether the destination location address is incremented by the DST_TRANSFER_SIZE after each single data element transfer or not.</p> <p>0 : No increment, typically used for transmit (TX) FIFO structures.</p> <p>1: Increment, typically used for memory structures.</p> <p>Default Value: Undefined</p>
20	DST_TRANSFER_SIZE	<p>Specifies the bus transfer size to the destination location:</p> <p>0: As specified by DATA_SIZE.</p> <p>1: Word (32 bits).</p> <p>Distinguishing bus transfer size from data element size allows for destination components with data elements that are smaller than their 32-bit bus interface width. E.g., a DAC destination has a 32-bit bus transfer size, but only requires a 16-bit data element.</p> <p>Default Value: Undefined</p>

## 7.1.59 DMAC\_DESCR7\_PING\_CTL (continued)

17 : 16	DATA_SIZE	<p>Specifies the data element size:</p> <p>0: Byte (8 bits).</p> <p>1: Halfword (16 bits).</p> <p>2: Word (32 bits).</p> <p>DATA_SIZE, SRC_TRANSFER_SIZE and DST_TRANSFER_SIZE together determine how data elements are transferred. The following are the 9 legal settings:</p> <ul style="list-style-type: none"> <li>- DATA is 8 bit, SRC is 8 bit, DST is 8 bit</li> <li>- DATA is 8 bit, SRC is 32 bit (higher 24 bits are dropped), DST is 8 bit</li> <li>- DATA is 8 bit, SRC is 8 bit, DST is 32 bit (higher 24 bits are made 0)</li> <li>- DATA is 8 bit, SRC is 32 bit (higher 24 bits are dropped), DST is 32 bit (higher 24 bits are made 0)</li> <li>- DATA is 16 bit, SRC is 16 bit, DST is 16 bit</li> <li>- DATA is 16 bit, SRC is 32 bit (higher 16 bits are dropped), DST is 16 bit</li> <li>- DATA is 16 bit, SRC is 16 bit, DST is 32 bit (higher 16 bits are made 0)</li> <li>- DATA is 16 bit, SRC is 32 bit (higher 16 bits are dropped), DST is 32 bit (higher 16 bits are made 0)</li> <li>- DATA is 32 bit, SRC is 32 bit, DST is 32 bit</li> </ul> <p>Default Value: Undefined</p>
15 : 0	DATA_NR	<p>Number of data elements that are transferred by a single descriptor.</p> <p>In DW mode (OPCODE is 0) each trigger initiates the transfer of a single data element. This field specifies the source and/or destination buffer size in data elements: buffer size = DATA_NR+1. The buffer is typically associated to a memory structure.</p> <p>In DMA mode (OPCODE is 1 or 2) each trigger initiates the transfer of DATA_NR+1 data elements.</p> <p>Default Value: Undefined</p>

## 7.1.60 DMAC\_DESCR7\_PING\_STATUS

Ping status word

Address: 0x401018EC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None					RW		
HW Access	None					RW		
Name	None [23:19]					RESPONSE [18:16]		
Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	RW	None						
Name	VALID	None [30:24]						

Bits	Name	Description
31	VALID	<p>0: Invalid, cannot be used for a data transfer. An attempt to use this descriptor for a data transfer will result in an INVALID_DESCR response code (and the interrupt cause bit is set to 1).</p> <p>1: Valid.</p> <p>Hardware set this field to 0 when a descriptor is done, but only if CONTROL.INV_DESCR is 1.</p> <p>Software sets this field to 1 when a descriptor is initialized.</p> <p>Default Value: Undefined</p>

## 7.1.60 DMAC\_DESCR7\_PING\_STATUS (continued)

18 : 16 RESPONSE

Response code (the first two codes NO\_ERROR and DONE are the result of normal behavior, the other codes are the result of erroneous behavior).

0/NO\_ERROR: No error. Setting this response does NOT set the interrupt cause bit to 1. STATUS.VALID is NOT affected. CHi\_CTL.ENABLED is NOT affected. CHi\_CTL.PING\_PONG is not updated. This response is used for an unused or not completed descriptor. Software should set the RESPONSE field to 0/NO\_ERROR during descriptor initialization.

1/DONE: Descriptor is done (without errors). Setting this response sets the interrupt cause bit to 1 if CONTROL.SET\_CAUSE is 1. STATUS.VALID is set to 0 if CONTROL.INV\_DESCR is 1. CHi\_CTL.ENABLED is NOT affected. CHi\_CTL.PING\_PONG is updated if CONTROL.FLIP-PING is 1.

2/SRC\_BUS\_ERROR: Bus error while loading data from the source location. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0. CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

3/DST\_BUS\_ERROR: Bus error while storing data to the destination location. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0. CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

4/SRC\_MISAL: Misalignment of source address. This occurs on a 16-bit bus transfer that is not 2-byte aligned or on a 32-bit bus transfer that is not 4-byte aligned. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0.

CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

5/DST\_MISAL: Misalignment of destination address. This occurs on a 16-bit bus transfer that is not 2-byte aligned or on a 32-bit bus transfer that is not 4-byte aligned. Setting this response sets the interrupt cause bit to 1. STATUS.VALID is set 0. CHi\_CTL.ENABLED is set to 0.

CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

6/INVALID\_DESCR: Invalid descriptor (STATUS.VALID is 0). This occurs when an activated channel has an invalid descriptor. CHi\_CTL.ENABLED is set to 0. CHi\_CTL.PING\_PONG is not updated (it identifies the descriptor that caused the error).

Default Value: Undefined

15 : 0 CURR\_DATA\_NR

Specifies the index of the current data transfer. This value increases from 0 to CONTROL.DATA\_NR. HW sets this field:

- When a descriptor is done (RESPONSE is DONE), the field is set to "0" when PING\_CTL.INV\_DESCR is '0' and the field is set to PING\_CTL.DATA\_NR when PING\_CTL.INV\_DESCR is '1'.

- When a descriptor is not done (RESPONSE is NO\_ERROR), the field reflects the progress of a data transfer.

- In case of erroneous behavior (RESPONSE is neither DONE or NO\_ERROR), the field is not updated, but keeps its value to ease debugging.

HW only modifies this field for an active descriptor (STATUS.VALID to be 1). At descriptor initialization, SW should set this field to 0.

This field allows software to read the progress of the data transfer. Note that SRC.ADDR and DST.ADDR represent base addresses and are not modified during data transfer. However, STATUS.CURR\_DATA\_NR is modified during data transfer and provides an offset wrt. the base addresses.

Default Value: Undefined

## 7.1.61 DMAC\_DESCR7\_PONG\_SRC

Pong source address

Address: 0x401018F0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	See description of PING_SRC. Default Value: Undefined

## 7.1.62 DMAC\_DESCR7\_PONG\_DST

Pong destination address

Address: 0x401018F4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	RW							
Name	ADDR [31:24]							

Bits	Name	Description
31 : 0	ADDR	See description of PING_DST. Default Value: Undefined

## 7.1.63 DMAC\_DESCR7\_PONG\_CTL

Pong control word

Address: 0x401018F8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	DATA_NR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	DATA_NR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW	RW	RW	RW	None		RW	
HW Access	RW	RW	RW	RW	None		RW	
Name	SRC_ADDR_INCR	SRC_TRANSFER_SIZE	DST_ADDR_INCR	DST_TRANSFER_SIZE	None [19:18]		DATA_SIZE [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	RW		RW	RW	RW	RW	RW	
HW Access	RW		RW	RW	RW	RW	RW	
Name	OPCODE [31:30]		FLIPPING	PREEMPTABLE	SET_CAUSE	INV_DESCRIPTOR	WAIT_FOR_DEACT [25:24]	

Bits	Name	Description
31 : 30	OPCODE	See description of PING_CTL. Default Value: Undefined
29	FLIPPING	See description of PING_CTL. Default Value: Undefined
28	PREEMPTABLE	See description of PING_CTL. Default Value: Undefined
27	SET_CAUSE	See description of PING_CTL. Default Value: Undefined
26	INV_DESCRIPTOR	See description of PING_CTL. Default Value: Undefined
25 : 24	WAIT_FOR_DEACT	See description of PING_CTL. Default Value: Undefined
23	SRC_ADDR_INCR	See description of PING_CTL. Default Value: Undefined

### 7.1.63 DMAC\_DESCR7\_PONG\_CTL (continued)

22	SRC_TRANSFER_SIZE	See description of PING_CTL. Default Value: Undefined
21	DST_ADDR_INCR	See description of PING_CTL. Default Value: Undefined
20	DST_TRANSFER_SIZE	See description of PING_CTL. Default Value: Undefined
17 : 16	DATA_SIZE	See description of PING_CTL. Default Value: Undefined
15 : 0	DATA_NR	See description of PING_CTL. Default Value: Undefined

## 7.1.64 DMAC\_DESCR7\_PONG\_STATUS

Pong status word

Address: 0x401018FC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	RW							
Name	CURR_DATA_NR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None					RW		
HW Access	None					RW		
Name	None [23:19]					RESPONSE [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	RW	None						
Name	VALID	None [30:24]						

Bits	Name	Description
31	VALID	See description of PING_STATUS. Default Value: Undefined
18 : 16	RESPONSE	See description of PING_STATUS. Default Value: Undefined
15 : 0	CURR_DATA_NR	See description of PING_STATUS. Default Value: Undefined

## 8 Deep Sleep Amplifier Bias (DSAB) Registers



This section discusses the DSAB registers. It lists all the registers in mapping tables, in address order.

---

### 8.1 Register Details

Register Name	Address
<a href="#">PASS_DSAB_DSAB_CTRL</a>	0x403F0E00
<a href="#">PASS_DSAB_DSAB_DFT</a>	0x403F0E04

## 8.1.1 PASS\_DSAB\_DSAB\_CTRL

global DSAB control

Address: 0x403F0E00

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		CURRENT_SEL [5:0]					

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW			
HW Access	None				R			
Name	None [15:12]				SEL_OUT [11:8]			

Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				REF_SWAP_EN [19:16]			

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None		RW	None			RW
HW Access	R	None		R	None			R
Name	ENABLED	None [30:29]		STARTUP_RM	None [27:25]			BYPASS_MODE_EN

Bits	Name	Description
31	ENABLED	##### ##### Default Value: 0
28	STARTUP_RM	Risk mitigation control 1 - Force start the startup circuit Default Value: 0
24	BYPASS_MODE_EN	0 - DSAB PTAT generator is powered from DSAB regulator: VDDA must be at least 2.4V 1 - DSAB PTAT generator is powered directly from VDDA: VDDA cannot exceed 4.0V Default Value: 0
19 : 16	REF_SWAP_EN	This field (along with SEL_OUT and ENABLED) provides bitwise selection of the current sources that drive the DSAB ZTC and PTAT outputs.  See SEL_OUT field for truth tables. Default Value: 0
11 : 8	SEL_OUT	##### ##### Default Value: 0

### 8.1.1 PASS\_DSAB\_DSAB\_CTRL (continued)

5 : 0      CURRENT\_SEL      DSAB DAC control field

Nominal DSAB Output Current = CURRENT\_SEL \* 0.075 uA  
Default Value: 0

## 8.1.2 PASS\_DSAB\_DSAB\_DFT

DFT bits

Address: 0x403F0E04

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				EN_DFT [3:0]			

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3 : 0	EN_DFT	- 0: DSAB DFT disabled - 1: DSAB DFT enabled (connect output to amuxbus)
		0001 - PTAT<0> 0010 - PTAT<1> 0011 - PTAT<1:0> 0100 - PTAT<2> 0111 - PTAT<2:0> 1000 - PTAT<3> 1111 - PTAT<3:0> 1001 - DSAB Reg Out Default Value: 0

## 9 GPIO - Common Registers



This section discusses the GPIO registers. It lists all the registers in mapping tables, in address order.

---

### 9.1 Register Details

Register Name	Address
<a href="#">GPIO_INTR_CAUSE</a>	0x40041000

## 9.1.1 GPIO\_INTR\_CAUSE

Interrupt port cause register

Address: 0x40041000

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		R					
HW Access	None		W					
Name	None [7:6]		PORT_INT [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	PORT_INT	Each IO port has an associated bit field in this register. The bit field reflects the IO port's interrupt line (bit field i reflects "gpio_interrupts[i]" for IO port i). The register is used when the system uses a shared/combined interrupt line "gpio_interrupt". The SW ISR reads the register to determine which IO port(s) is responsible for the shared/combined interrupt line "gpio_interrupt". Once, the IO port(s) is determined, the IO port's INTR register is read to determine the IO pad(s) in the IO port that caused the interrupt. Default Value: 0

# 10 GPIO - Port Specific Registers



This section discusses the GPIO Port registers. It lists all the registers in mapping tables, in address order.

## 10.1 Register Details

Register Name	Address
<a href="#">GPIO_PRT0_DR</a>	0x40040000
<a href="#">GPIO_PRT0_PS</a>	0x40040004
<a href="#">GPIO_PRT0_PC</a>	0x40040008
<a href="#">GPIO_PRT0_INTR_CFG</a>	0x4004000C
<a href="#">GPIO_PRT0_INTR</a>	0x40040010
<a href="#">GPIO_PRT0_PC2</a>	0x40040018
<a href="#">GPIO_PRT0_DR_SET</a>	0x40040040
<a href="#">GPIO_PRT0_DR_CLR</a>	0x40040044
<a href="#">GPIO_PRT0_DR_INV</a>	0x40040048
<a href="#">GPIO_PRT1_DR</a>	0x40040100
<a href="#">GPIO_PRT1_PS</a>	0x40040104
<a href="#">GPIO_PRT1_PC</a>	0x40040108
<a href="#">GPIO_PRT1_INTR_CFG</a>	0x4004010C
<a href="#">GPIO_PRT1_INTR</a>	0x40040110
<a href="#">GPIO_PRT1_PC2</a>	0x40040118
<a href="#">GPIO_PRT1_DR_SET</a>	0x40040140
<a href="#">GPIO_PRT1_DR_CLR</a>	0x40040144
<a href="#">GPIO_PRT1_DR_INV</a>	0x40040148
<a href="#">GPIO_PRT2_DR</a>	0x40040200
<a href="#">GPIO_PRT2_PS</a>	0x40040204
<a href="#">GPIO_PRT2_PC</a>	0x40040208
<a href="#">GPIO_PRT2_INTR_CFG</a>	0x4004020C
<a href="#">GPIO_PRT2_INTR</a>	0x40040210
<a href="#">GPIO_PRT2_PC2</a>	0x40040218
<a href="#">GPIO_PRT2_DR_SET</a>	0x40040240
<a href="#">GPIO_PRT2_DR_CLR</a>	0x40040244
<a href="#">GPIO_PRT2_DR_INV</a>	0x40040248

Register Name	Address
GPIO_PRT3_DR	0x40040300
GPIO_PRT3_PS	0x40040304
GPIO_PRT3_PC	0x40040308
GPIO_PRT3_INTR_CFG	0x4004030C
GPIO_PRT3_INTR	0x40040310
GPIO_PRT3_PC2	0x40040318
GPIO_PRT3_DR_SET	0x40040340
GPIO_PRT3_DR_CLR	0x40040344
GPIO_PRT3_DR_INV	0x40040348
GPIO_PRT4_DR	0x40040400
GPIO_PRT4_PS	0x40040404
GPIO_PRT4_PC	0x40040408
GPIO_PRT4_INTR_CFG	0x4004040C
GPIO_PRT4_INTR	0x40040410
GPIO_PRT4_PC2	0x40040418
GPIO_PRT4_DR_SET	0x40040440
GPIO_PRT4_DR_CLR	0x40040444
GPIO_PRT4_DR_INV	0x40040448
GPIO_PRT5_DR	0x40040500
GPIO_PRT5_PS	0x40040504
GPIO_PRT5_PC	0x40040508
GPIO_PRT5_INTR_CFG	0x4004050C
GPIO_PRT5_INTR	0x40040510
GPIO_PRT5_PC2	0x40040518
GPIO_PRT5_DR_SET	0x40040540
GPIO_PRT5_DR_CLR	0x40040544
GPIO_PRT5_DR_INV	0x40040548

## 10.1.1 GPIO\_PRT0\_DR

Port output data register

Address: 0x40040000

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	RW	RW	RW	RW	RW	RW	RW	RW
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7	DATA7	IO pad 7 output data. Default Value: 0
6	DATA6	IO pad 6 output data. Default Value: 0
5	DATA5	IO pad 5 output data. Default Value: 0
4	DATA4	IO pad 4 output data. Default Value: 0
3	DATA3	IO pad 3 output data. Default Value: 0
2	DATA2	IO pad 2 output data. Default Value: 0
1	DATA1	IO pad 1 output data. Default Value: 0
0	DATA0	IO pad 0 output data. Default Value: 0

## 10.1.2 GPIO\_PRT0\_PS

Port IO pad state register

Address: 0x40040004

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							R
HW Access	None							W
Name	None [15:9]							FLT_DATA

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
8	FLT_DATA	Reads of this register return the logical state of the filtered pin. Default Value: 0
7	DATA7	IO pad 7 state. Default Value: 0
6	DATA6	IO pad 6 state. Default Value: 0
5	DATA5	IO pad 5 state. Default Value: 0
4	DATA4	IO pad 4 state. Default Value: 0
3	DATA3	IO pad 3 state. Default Value: 0
2	DATA2	IO pad 2 state. Default Value: 0
1	DATA1	IO pad 1 state. Default Value: 0

### 10.1.2 GPIO\_PRT0\_PS (continued)

0	DATA0	<p>IO pad 0 state:</p> <p>1: Logic high, if the pin voltage is above the input buffer threshold, logic high.</p> <p>0: Logic low, if the pin voltage is below that threshold, logic low.</p> <p>If the drive mode for the pin is set to high Z Analog, the pin state will read 0 independent of the voltage on the pin.</p> <p>Default Value: 0</p>
---	-------	---

## 10.1.3 GPIO\_PRT0\_PC

Port configuration register

Address: 0x40040008

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW			RW		
HW Access	R		R			R		
Name	DM2 [7:6]		DM1 [5:3]			DM0 [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	RW	RW			RW			RW
HW Access	R	R			R			R
Name	DM5	DM4 [14:12]			DM3 [11:9]			DM2

Bits	23	22	21	20	19	18	17	16
SW Access	RW			RW			RW	
HW Access	R			R			R	
Name	DM7 [23:21]			DM6 [20:18]			DM5 [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	RW		None				RW	RW
HW Access	R		None				R	R
Name	PORT_IB_MODE_SEL [31:30]		None [29:26]				PORT_SLOW	PORT_VTRIP_SEL

Bits	Name	Description
31 : 30	PORT_IB_MODE_SEL	This bit should always be 0. Default Value: 0
25	PORT_SLOW	This field controls the output edge rate of all pins on the port: '0': fast. '1': slow. Default Value: 0
24	PORT_VTRIP_SEL	The GPIO cells include a VTRIP_SEL signal to alter the input buffer voltage. 0: input buffer functions as a CMOS input buffer. 1: input buffer functions as a LVTTTL input buffer. Default Value: 0
23 : 21	DM7	The GPIO drive mode for IO pad 7. Default Value: 0
20 : 18	DM6	The GPIO drive mode for IO pad 6. Default Value: 0
17 : 15	DM5	The GPIO drive mode for IO pad 5. Default Value: 0

### 10.1.3 GPIO\_PRT0\_PC (continued)

14 : 12	DM4	The GPIO drive mode for IO pad 4. Default Value: 0
11 : 9	DM3	The GPIO drive mode for IO pad 3. Default Value: 0
8 : 6	DM2	The GPIO drive mode for IO pad 2. Default Value: 0
5 : 3	DM1	The GPIO drive mode for IO pad 1. Default Value: 0
2 : 0	DM0	The GPIO drive mode for IO pad 0. Note: when initializing IO's that are connected to a live bus (such as I2C), make sure the HSIOM is properly configured (HSIOM_PRT_SELx) before turning the IO on here to avoid producing glitches on the bus. Default Value: 0
<b>0x0: OFF:</b> Mode 0 (analog mode): Output buffer off (high Z). Input buffer off.		
<b>0x1: INPUT:</b> Mode 1: Output buffer off (high Z). Input buffer on.		
<b>0x2: 0_PU:</b> Mode 2: Strong pull down ('0'), weak/resistive pull up (PU). Input buffer on.		
<b>0x3: PD_1:</b> Mode 3: Weak/resistive pull down (PD), strong pull up ('1'). Input buffer on.		
<b>0x4: 0_Z:</b> Mode 4: Strong pull down ('0'), open drain (pull up off). Input buffer on.		
<b>0x5: Z_1:</b> Mode 5: Open drain (pull down off), strong pull up ('1'). Input buffer on.		
<b>0x6: 0_1:</b> Mode 6: Strong pull down ('0'), strong pull up ('1'). Input buffer on.		
<b>0x7: PD_PU:</b> Mode 7: Weak/resistive pull down (PD), weak/resistive pull up (PU). Input buffer on.		

## 10.1.4 GPIO\_PRT0\_INTR\_CFG

Port interrupt configuration register

Address: 0x4004000C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW		RW		RW	
HW Access	R		R		R		R	
Name	EDGE3_SEL [7:6]		EDGE2_SEL [5:4]		EDGE1_SEL [3:2]		EDGE0_SEL [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	RW		RW		RW		RW	
HW Access	R		R		R		R	
Name	EDGE7_SEL [15:14]		EDGE6_SEL [13:12]		EDGE5_SEL [11:10]		EDGE4_SEL [9:8]	

Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			RW
HW Access	None				R			R
Name	None [23:21]				FLT_SEL [20:18]			FLT_EDGE_SEL [17:16]

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
20 : 18	FLT_SEL	Selects which pin is routed through the 50ns glitch filter to provide a glitch-safe interrupt. Default Value: 0
17 : 16	FLT_EDGE_SEL	Sets which edge will trigger an IRQ for glitch filtered pin (selected by FLT_SELECT). Default Value: 0  <b>0x0: DISABLE:</b> Disabled  <b>0x1: RISING:</b> Rising edge  <b>0x2: FALLING:</b> Falling edge  <b>0x3: BOTH:</b> Both rising and falling edges
15 : 14	EDGE7_SEL	Sets which edge will trigger an IRQ for IO pad 7. Default Value: 0
13 : 12	EDGE6_SEL	Sets which edge will trigger an IRQ for IO pad 6. Default Value: 0

### 10.1.4 GPIO\_PRT0\_INTR\_CFG (continued)

11 : 10	EDGE5_SEL	Sets which edge will trigger an IRQ for IO pad 5. Default Value: 0
9 : 8	EDGE4_SEL	Sets which edge will trigger an IRQ for IO pad 4. Default Value: 0
7 : 6	EDGE3_SEL	Sets which edge will trigger an IRQ for IO pad 3. Default Value: 0
5 : 4	EDGE2_SEL	Sets which edge will trigger an IRQ for IO pad 2. Default Value: 0
3 : 2	EDGE1_SEL	Sets which edge will trigger an IRQ for IO pad 1. Default Value: 0
1 : 0	EDGE0_SEL	Sets which edge will trigger an IRQ for IO pad 0. Default Value: 0
<b>0x0: DISABLE:</b> Disabled		
<b>0x1: RISING:</b> Rising edge		
<b>0x2: FALLING:</b> Falling edge		
<b>0x3: BOTH:</b> Both rising and falling edges		

## 10.1.5 GPIO\_PRT0\_INTR

Port interrupt status register

Address: 0x40040010

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

Bits	15	14	13	12	11	10	9	8
SW Access	None							RW1C
HW Access	None							A
Name	None [15:9]							FLT_DATA

Bits	23	22	21	20	19	18	17	16
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	PS_DATA7	PS_DATA6	PS_DATA5	PS_DATA4	PS_DATA3	PS_DATA2	PS_DATA1	PS_DATA0

Bits	31	30	29	28	27	26	25	24
SW Access	None							R
HW Access	None							W
Name	None [31:25]							PS_FLT_DATA

Bits	Name	Description
24	PS_FLT_DATA	This is a duplicate of the contents of the PS register, provided here to allow reading of both pin state and interrupt state of the port in a single read operation. Default Value: 0
23	PS_DATA7	Default Value: 0
22	PS_DATA6	Default Value: 0
21	PS_DATA5	Default Value: 0
20	PS_DATA4	Default Value: 0
19	PS_DATA3	Default Value: 0
18	PS_DATA2	Default Value: 0
17	PS_DATA1	Default Value: 0
16	PS_DATA0	Default Value: 0
8	FLT_DATA	Deglinted interrupt pending (selected by FLT_SELECT). Default Value: 0

### 10.1.5 GPIO\_PRT0\_INTR (continued)

7	DATA7	Interrupt pending on IO pad 7. Firmware writes 1 to clear the interrupt. Default Value: 0
6	DATA6	Interrupt pending on IO pad 6. Firmware writes 1 to clear the interrupt. Default Value: 0
5	DATA5	Interrupt pending on IO pad 5. Firmware writes 1 to clear the interrupt. Default Value: 0
4	DATA4	Interrupt pending on IO pad 4. Firmware writes 1 to clear the interrupt. Default Value: 0
3	DATA3	Interrupt pending on IO pad 3. Firmware writes 1 to clear the interrupt. Default Value: 0
2	DATA2	Interrupt pending on IO pad 2. Firmware writes 1 to clear the interrupt. Default Value: 0
1	DATA1	Interrupt pending on IO pad 1. Firmware writes 1 to clear the interrupt. Default Value: 0
0	DATA0	Interrupt pending on IO pad 0. Firmware writes 1 to clear the interrupt. Default Value: 0

## 10.1.6 GPIO\_PRT0\_PC2

Port configuration register 2

Address: 0x40040018

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	R	R	R	R	R	R	R	R
Name	INP_DIS7	INP_DIS6	INP_DIS5	INP_DIS4	INP_DIS3	INP_DIS2	INP_DIS1	INP_DIS0

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7	INP_DIS7	Disables the input buffer for IO pad 7. Default Value: 0
6	INP_DIS6	Disables the input buffer for IO pad 6. Default Value: 0
5	INP_DIS5	Disables the input buffer for IO pad 5. Default Value: 0
4	INP_DIS4	Disables the input buffer for IO pad 4. Default Value: 0
3	INP_DIS3	Disables the input buffer for IO pad 3. Default Value: 0
2	INP_DIS2	Disables the input buffer for IO pad 2. Default Value: 0
1	INP_DIS1	Disables the input buffer for IO pad 1. Default Value: 0

### 10.1.6 GPIO\_PRT0\_PC2 (continued)

0	INP_DIS0	Disables the input buffer for IO pad 0 independent of the port control drive mode (PC.DM). This bit should be set when analog signals are present on the pin and PC.DM != 0 is required to use the output driver. Default Value: 0
---	----------	---

## 10.1.7 GPIO\_PRT0\_DR\_SET

Port output data set register

Address: 0x40040040

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	A							
Name	DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	DATA	IO pad i: '0': Output state DR.DATA[i] not affected. '1': Output state DR.DATA[i] set to '1'. Default Value: 0

## 10.1.8 GPIO\_PRT0\_DR\_CLR

Port output data clear register

Address: 0x40040044

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	A							
Name	DATA [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	DATA	IO pad i: '0': Output state DR.DATA[i] not affected. '1': Output state DR.DATA[i] set to '0'. Default Value: 0

## 10.1.9 GPIO\_PRT0\_DR\_INV

Port output data invert register

Address: 0x40040048

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	A							
Name	DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	DATA	IO pad i: '0': Output state DR.DATA[i] not affected. '1': Output state DR.DATA[i] inverted ('0' => '1', '1' => '0'). Default Value: 0

## 10.1.10 GPIO\_PRT1\_DR

Port output data register

Address: 0x40040100

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	RW	RW	RW	RW	RW	RW	RW	RW
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7	DATA7	IO pad 7 output data. Default Value: 0
6	DATA6	IO pad 6 output data. Default Value: 0
5	DATA5	IO pad 5 output data. Default Value: 0
4	DATA4	IO pad 4 output data. Default Value: 0
3	DATA3	IO pad 3 output data. Default Value: 0
2	DATA2	IO pad 2 output data. Default Value: 0
1	DATA1	IO pad 1 output data. Default Value: 0
0	DATA0	IO pad 0 output data. Default Value: 0

## 10.1.11 GPIO\_PRT1\_PS

Port IO pad state register

Address: 0x40040104

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							R
HW Access	None							W
Name	None [15:9]							FLT_DATA

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
8	FLT_DATA	Reads of this register return the logical state of the filtered pin. Default Value: 0
7	DATA7	IO pad 7 state. Default Value: 0
6	DATA6	IO pad 6 state. Default Value: 0
5	DATA5	IO pad 5 state. Default Value: 0
4	DATA4	IO pad 4 state. Default Value: 0
3	DATA3	IO pad 3 state. Default Value: 0
2	DATA2	IO pad 2 state. Default Value: 0
1	DATA1	IO pad 1 state. Default Value: 0

### 10.1.11 GPIO\_PRT1\_PS (continued)

0	DATA0	<p>IO pad 0 state:</p> <p>1: Logic high, if the pin voltage is above the input buffer threshold, logic high.</p> <p>0: Logic low, if the pin voltage is below that threshold, logic low.</p> <p>If the drive mode for the pin is set to high Z Analog, the pin state will read 0 independent of the voltage on the pin.</p> <p>Default Value: 0</p>
---	-------	---

## 10.1.12 GPIO\_PRT1\_PC

Port configuration register

Address: 0x40040108

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW			RW		
HW Access	R		R			R		
Name	DM2 [7:6]		DM1 [5:3]			DM0 [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	RW	RW			RW			RW
HW Access	R	R			R			R
Name	DM5	DM4 [14:12]			DM3 [11:9]			DM2

Bits	23	22	21	20	19	18	17	16
SW Access	RW			RW			RW	
HW Access	R			R			R	
Name	DM7 [23:21]			DM6 [20:18]			DM5 [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	RW		None				RW	RW
HW Access	R		None				R	R
Name	PORT_IB_MODE_SEL [31:30]		None [29:26]				PORT_SLOW	PORT_VTRIP_SEL

Bits	Name	Description
31 : 30	PORT_IB_MODE_SEL	This bit should always be 0. Default Value: 0
25	PORT_SLOW	This field controls the output edge rate of all pins on the port: '0': fast. '1': slow. Default Value: 0
24	PORT_VTRIP_SEL	The GPIO cells include a VTRIP_SEL signal to alter the input buffer voltage. 0: input buffer functions as a CMOS input buffer. 1: input buffer functions as a LVTTTL input buffer. Default Value: 0
23 : 21	DM7	The GPIO drive mode for IO pad 7. Default Value: 0
20 : 18	DM6	The GPIO drive mode for IO pad 6. Default Value: 0
17 : 15	DM5	The GPIO drive mode for IO pad 5. Default Value: 0

### 10.1.12 GPIO\_PRT1\_PC (continued)

14 : 12	DM4	The GPIO drive mode for IO pad 4. Default Value: 0
11 : 9	DM3	The GPIO drive mode for IO pad 3. Default Value: 0
8 : 6	DM2	The GPIO drive mode for IO pad 2. Default Value: 0
5 : 3	DM1	The GPIO drive mode for IO pad 1. Default Value: 0
2 : 0	DM0	<p>The GPIO drive mode for IO pad 0.</p> <p>Note: when initializing IO's that are connected to a live bus (such as I2C), make sure the HSIOM is properly configured (HSIOM_PRT_SELx) before turning the IO on here to avoid producing glitches on the bus.</p> <p>Default Value: 0</p> <p><b>0x0: OFF:</b> Mode 0 (analog mode): Output buffer off (high Z). Input buffer off.</p> <p><b>0x1: INPUT:</b> Mode 1: Output buffer off (high Z). Input buffer on.</p> <p><b>0x2: 0_PU:</b> Mode 2: Strong pull down ('0'), weak/resistive pull up (PU). Input buffer on.</p> <p><b>0x3: PD_1:</b> Mode 3: Weak/resistive pull down (PD), strong pull up ('1'). Input buffer on.</p> <p><b>0x4: 0_Z:</b> Mode 4: Strong pull down ('0'), open drain (pull up off). Input buffer on.</p> <p><b>0x5: Z_1:</b> Mode 5: Open drain (pull down off), strong pull up ('1'). Input buffer on.</p> <p><b>0x6: 0_1:</b> Mode 6: Strong pull down ('0'), strong pull up ('1'). Input buffer on.</p> <p><b>0x7: PD_PU:</b> Mode 7: Weak/resistive pull down (PD), weak/resistive pull up (PU). Input buffer on.</p>

## 10.1.13 GPIO\_PRT1\_INTR\_CFG

Port interrupt configuration register

Address: 0x4004010C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW		RW		RW	
HW Access	R		R		R		R	
Name	EDGE3_SEL [7:6]		EDGE2_SEL [5:4]		EDGE1_SEL [3:2]		EDGE0_SEL [1:0]	

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW		RW		RW		RW	
HW Access	R		R		R		R	
Name	EDGE7_SEL [15:14]		EDGE6_SEL [13:12]		EDGE5_SEL [11:10]		EDGE4_SEL [9:8]	

  

Bits	23	22	21	20	19	18	17	16
SW Access	None				RW		RW	
HW Access	None				R		R	
Name	None [23:21]				FLT_SEL [20:18]		FLT_EDGE_SEL [17:16]	

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
20 : 18	FLT_SEL	Selects which pin is routed through the 50ns glitch filter to provide a glitch-safe interrupt. Default Value: 0
17 : 16	FLT_EDGE_SEL	Sets which edge will trigger an IRQ for glitch filtered pin (selected by FLT_SELECT). Default Value: 0  <b>0x0: DISABLE:</b> Disabled  <b>0x1: RISING:</b> Rising edge  <b>0x2: FALLING:</b> Falling edge  <b>0x3: BOTH:</b> Both rising and falling edges
15 : 14	EDGE7_SEL	Sets which edge will trigger an IRQ for IO pad 7. Default Value: 0
13 : 12	EDGE6_SEL	Sets which edge will trigger an IRQ for IO pad 6. Default Value: 0

### 10.1.13 GPIO\_PRT1\_INTR\_CFG (continued)

11 : 10	EDGE5_SEL	Sets which edge will trigger an IRQ for IO pad 5. Default Value: 0
9 : 8	EDGE4_SEL	Sets which edge will trigger an IRQ for IO pad 4. Default Value: 0
7 : 6	EDGE3_SEL	Sets which edge will trigger an IRQ for IO pad 3. Default Value: 0
5 : 4	EDGE2_SEL	Sets which edge will trigger an IRQ for IO pad 2. Default Value: 0
3 : 2	EDGE1_SEL	Sets which edge will trigger an IRQ for IO pad 1. Default Value: 0
1 : 0	EDGE0_SEL	Sets which edge will trigger an IRQ for IO pad 0. Default Value: 0
<b>0x0: DISABLE:</b> Disabled		
<b>0x1: RISING:</b> Rising edge		
<b>0x2: FALLING:</b> Falling edge		
<b>0x3: BOTH:</b> Both rising and falling edges		

## 10.1.14 GPIO\_PRT1\_INTR

Port interrupt status register

Address: 0x40040110

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

Bits	15	14	13	12	11	10	9	8
SW Access	None							RW1C
HW Access	None							A
Name	None [15:9]							FLT_DATA

Bits	23	22	21	20	19	18	17	16
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	PS_DATA7	PS_DATA6	PS_DATA5	PS_DATA4	PS_DATA3	PS_DATA2	PS_DATA1	PS_DATA0

Bits	31	30	29	28	27	26	25	24
SW Access	None							R
HW Access	None							W
Name	None [31:25]							PS_FLT_DATA

Bits	Name	Description
24	PS_FLT_DATA	This is a duplicate of the contents of the PS register, provided here to allow reading of both pin state and interrupt state of the port in a single read operation. Default Value: 0
23	PS_DATA7	Default Value: 0
22	PS_DATA6	Default Value: 0
21	PS_DATA5	Default Value: 0
20	PS_DATA4	Default Value: 0
19	PS_DATA3	Default Value: 0
18	PS_DATA2	Default Value: 0
17	PS_DATA1	Default Value: 0
16	PS_DATA0	Default Value: 0
8	FLT_DATA	Deglitched interrupt pending (selected by FLT_SELECT). Default Value: 0

### 10.1.14 GPIO\_PRT1\_INTR (continued)

7	DATA7	Interrupt pending on IO pad 7. Firmware writes 1 to clear the interrupt. Default Value: 0
6	DATA6	Interrupt pending on IO pad 6. Firmware writes 1 to clear the interrupt. Default Value: 0
5	DATA5	Interrupt pending on IO pad 5. Firmware writes 1 to clear the interrupt. Default Value: 0
4	DATA4	Interrupt pending on IO pad 4. Firmware writes 1 to clear the interrupt. Default Value: 0
3	DATA3	Interrupt pending on IO pad 3. Firmware writes 1 to clear the interrupt. Default Value: 0
2	DATA2	Interrupt pending on IO pad 2. Firmware writes 1 to clear the interrupt. Default Value: 0
1	DATA1	Interrupt pending on IO pad 1. Firmware writes 1 to clear the interrupt. Default Value: 0
0	DATA0	Interrupt pending on IO pad 0. Firmware writes 1 to clear the interrupt. Default Value: 0

## 10.1.15 GPIO\_PRT1\_PC2

Port configuration register 2

Address: 0x40040118

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	R	R	R	R	R	R	R	R
Name	INP_DIS7	INP_DIS6	INP_DIS5	INP_DIS4	INP_DIS3	INP_DIS2	INP_DIS1	INP_DIS0

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7	INP_DIS7	Disables the input buffer for IO pad 7. Default Value: 0
6	INP_DIS6	Disables the input buffer for IO pad 6. Default Value: 0
5	INP_DIS5	Disables the input buffer for IO pad 5. Default Value: 0
4	INP_DIS4	Disables the input buffer for IO pad 4. Default Value: 0
3	INP_DIS3	Disables the input buffer for IO pad 3. Default Value: 0
2	INP_DIS2	Disables the input buffer for IO pad 2. Default Value: 0
1	INP_DIS1	Disables the input buffer for IO pad 1. Default Value: 0

### 10.1.15 GPIO\_PRT1\_PC2 (continued)

0	INP_DIS0	Disables the input buffer for IO pad 0 independent of the port control drive mode (PC.DM). This bit should be set when analog signals are present on the pin and PC.DM != 0 is required to use the output driver. Default Value: 0
---	----------	---

## 10.1.16 GPIO\_PRT1\_DR\_SET

Port output data set register

Address: 0x40040140

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	A							
Name	DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	DATA	IO pad i: '0': Output state DR.DATA[i] not affected. '1': Output state DR.DATA[i] set to '1'. Default Value: 0

## 10.1.17 GPIO\_PRT1\_DR\_CLR

Port output data clear register

Address: 0x40040144

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	A							
Name	DATA [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	DATA	IO pad i: '0': Output state DR.DATA[i] not affected. '1': Output state DR.DATA[i] set to '0'. Default Value: 0

## 10.1.18 GPIO\_PRT1\_DR\_INV

Port output data invert register

Address: 0x40040148

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	A							
Name	DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	DATA	IO pad i: '0': Output state DR.DATA[i] not affected. '1': Output state DR.DATA[i] inverted ('0' => '1', '1' => '0'). Default Value: 0

## 10.1.19 GPIO\_PRT2\_DR

Port output data register

Address: 0x40040200

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	RW	RW	RW	RW	RW	RW	RW	RW
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7	DATA7	IO pad 7 output data. Default Value: 0
6	DATA6	IO pad 6 output data. Default Value: 0
5	DATA5	IO pad 5 output data. Default Value: 0
4	DATA4	IO pad 4 output data. Default Value: 0
3	DATA3	IO pad 3 output data. Default Value: 0
2	DATA2	IO pad 2 output data. Default Value: 0
1	DATA1	IO pad 1 output data. Default Value: 0
0	DATA0	IO pad 0 output data. Default Value: 0

## 10.1.20 GPIO\_PRT2\_PS

Port IO pad state register

Address: 0x40040204

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

Bits	15	14	13	12	11	10	9	8
SW Access	None							R
HW Access	None							W
Name	None [15:9]							FLT_DATA

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
8	FLT_DATA	Reads of this register return the logical state of the filtered pin. Default Value: 0
7	DATA7	IO pad 7 state. Default Value: 0
6	DATA6	IO pad 6 state. Default Value: 0
5	DATA5	IO pad 5 state. Default Value: 0
4	DATA4	IO pad 4 state. Default Value: 0
3	DATA3	IO pad 3 state. Default Value: 0
2	DATA2	IO pad 2 state. Default Value: 0
1	DATA1	IO pad 1 state. Default Value: 0

### 10.1.20 GPIO\_PRT2\_PS (continued)

0	DATA0	<p>IO pad 0 state:</p> <p>1: Logic high, if the pin voltage is above the input buffer threshold, logic high.</p> <p>0: Logic low, if the pin voltage is below that threshold, logic low.</p> <p>If the drive mode for the pin is set to high Z Analog, the pin state will read 0 independent of the voltage on the pin.</p> <p>Default Value: 0</p>
---	-------	---

## 10.1.21 GPIO\_PRT2\_PC

Port configuration register

Address: 0x40040208

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW			RW		
HW Access	R		R			R		
Name	DM2 [7:6]		DM1 [5:3]			DM0 [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	RW	RW			RW			RW
HW Access	R	R			R			R
Name	DM5	DM4 [14:12]			DM3 [11:9]			DM2

Bits	23	22	21	20	19	18	17	16
SW Access	RW			RW			RW	
HW Access	R			R			R	
Name	DM7 [23:21]			DM6 [20:18]			DM5 [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	RW		None				RW	RW
HW Access	R		None				R	R
Name	PORT_IB_MODE_SEL [31:30]		None [29:26]				PORT_SLOW	PORT_VTRIP_SEL

Bits	Name	Description
31 : 30	PORT_IB_MODE_SEL	This bit should always be 0. Default Value: 0
25	PORT_SLOW	This field controls the output edge rate of all pins on the port: '0': fast. '1': slow. Default Value: 0
24	PORT_VTRIP_SEL	The GPIO cells include a VTRIP_SEL signal to alter the input buffer voltage. 0: input buffer functions as a CMOS input buffer. 1: input buffer functions as a LVTTTL input buffer. Default Value: 0
23 : 21	DM7	The GPIO drive mode for IO pad 7. Default Value: 0
20 : 18	DM6	The GPIO drive mode for IO pad 6. Default Value: 0
17 : 15	DM5	The GPIO drive mode for IO pad 5. Default Value: 0

### 10.1.21 GPIO\_PRT2\_PC (continued)

14 : 12	DM4	The GPIO drive mode for IO pad 4. Default Value: 0
11 : 9	DM3	The GPIO drive mode for IO pad 3. Default Value: 0
8 : 6	DM2	The GPIO drive mode for IO pad 2. Default Value: 0
5 : 3	DM1	The GPIO drive mode for IO pad 1. Default Value: 0
2 : 0	DM0	The GPIO drive mode for IO pad 0. Note: when initializing IO's that are connected to a live bus (such as I2C), make sure the HSIOM is properly configured (HSIOM_PRT_SELx) before turning the IO on here to avoid producing glitches on the bus. Default Value: 0
<b>0x0: OFF:</b> Mode 0 (analog mode): Output buffer off (high Z). Input buffer off.		
<b>0x1: INPUT:</b> Mode 1: Output buffer off (high Z). Input buffer on.		
<b>0x2: 0_PU:</b> Mode 2: Strong pull down ('0'), weak/resistive pull up (PU). Input buffer on.		
<b>0x3: PD_1:</b> Mode 3: Weak/resistive pull down (PD), strong pull up ('1'). Input buffer on.		
<b>0x4: 0_Z:</b> Mode 4: Strong pull down ('0'), open drain (pull up off). Input buffer on.		
<b>0x5: Z_1:</b> Mode 5: Open drain (pull down off), strong pull up ('1'). Input buffer on.		
<b>0x6: 0_1:</b> Mode 6: Strong pull down ('0'), strong pull up ('1'). Input buffer on.		
<b>0x7: PD_PU:</b> Mode 7: Weak/resistive pull down (PD), weak/resistive pull up (PU). Input buffer on.		

## 10.1.22 GPIO\_PRT2\_INTR\_CFG

Port interrupt configuration register

Address: 0x4004020C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW		RW		RW	
HW Access	R		R		R		R	
Name	EDGE3_SEL [7:6]		EDGE2_SEL [5:4]		EDGE1_SEL [3:2]		EDGE0_SEL [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	RW		RW		RW		RW	
HW Access	R		R		R		R	
Name	EDGE7_SEL [15:14]		EDGE6_SEL [13:12]		EDGE5_SEL [11:10]		EDGE4_SEL [9:8]	

Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			RW
HW Access	None				R			R
Name	None [23:21]				FLT_SEL [20:18]			FLT_EDGE_SEL [17:16]

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
20 : 18	FLT_SEL	Selects which pin is routed through the 50ns glitch filter to provide a glitch-safe interrupt. Default Value: 0
17 : 16	FLT_EDGE_SEL	Sets which edge will trigger an IRQ for glitch filtered pin (selected by FLT_SELECT). Default Value: 0  <b>0x0: DISABLE:</b> Disabled  <b>0x1: RISING:</b> Rising edge  <b>0x2: FALLING:</b> Falling edge  <b>0x3: BOTH:</b> Both rising and falling edges
15 : 14	EDGE7_SEL	Sets which edge will trigger an IRQ for IO pad 7. Default Value: 0
13 : 12	EDGE6_SEL	Sets which edge will trigger an IRQ for IO pad 6. Default Value: 0

### 10.1.22 GPIO\_PRT2\_INTR\_CFG (continued)

11 : 10	EDGE5_SEL	Sets which edge will trigger an IRQ for IO pad 5. Default Value: 0
9 : 8	EDGE4_SEL	Sets which edge will trigger an IRQ for IO pad 4. Default Value: 0
7 : 6	EDGE3_SEL	Sets which edge will trigger an IRQ for IO pad 3. Default Value: 0
5 : 4	EDGE2_SEL	Sets which edge will trigger an IRQ for IO pad 2. Default Value: 0
3 : 2	EDGE1_SEL	Sets which edge will trigger an IRQ for IO pad 1. Default Value: 0
1 : 0	EDGE0_SEL	Sets which edge will trigger an IRQ for IO pad 0. Default Value: 0

**0x0: DISABLE:**

Disabled

**0x1: RISING:**

Rising edge

**0x2: FALLING:**

Falling edge

**0x3: BOTH:**

Both rising and falling edges

## 10.1.23 GPIO\_PRT2\_INTR

Port interrupt status register

Address: 0x40040210

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

Bits	15	14	13	12	11	10	9	8
SW Access	None							RW1C
HW Access	None							A
Name	None [15:9]							FLT_DATA

Bits	23	22	21	20	19	18	17	16
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	PS_DATA7	PS_DATA6	PS_DATA5	PS_DATA4	PS_DATA3	PS_DATA2	PS_DATA1	PS_DATA0

Bits	31	30	29	28	27	26	25	24
SW Access	None							R
HW Access	None							W
Name	None [31:25]							PS_FLT_DATA

Bits	Name	Description
24	PS_FLT_DATA	This is a duplicate of the contents of the PS register, provided here to allow reading of both pin state and interrupt state of the port in a single read operation. Default Value: 0
23	PS_DATA7	Default Value: 0
22	PS_DATA6	Default Value: 0
21	PS_DATA5	Default Value: 0
20	PS_DATA4	Default Value: 0
19	PS_DATA3	Default Value: 0
18	PS_DATA2	Default Value: 0
17	PS_DATA1	Default Value: 0
16	PS_DATA0	Default Value: 0
8	FLT_DATA	Deglinted interrupt pending (selected by FLT_SELECT). Default Value: 0

### 10.1.23 GPIO\_PRT2\_INTR (continued)

7	DATA7	Interrupt pending on IO pad 7. Firmware writes 1 to clear the interrupt. Default Value: 0
6	DATA6	Interrupt pending on IO pad 6. Firmware writes 1 to clear the interrupt. Default Value: 0
5	DATA5	Interrupt pending on IO pad 5. Firmware writes 1 to clear the interrupt. Default Value: 0
4	DATA4	Interrupt pending on IO pad 4. Firmware writes 1 to clear the interrupt. Default Value: 0
3	DATA3	Interrupt pending on IO pad 3. Firmware writes 1 to clear the interrupt. Default Value: 0
2	DATA2	Interrupt pending on IO pad 2. Firmware writes 1 to clear the interrupt. Default Value: 0
1	DATA1	Interrupt pending on IO pad 1. Firmware writes 1 to clear the interrupt. Default Value: 0
0	DATA0	Interrupt pending on IO pad 0. Firmware writes 1 to clear the interrupt. Default Value: 0

## 10.1.24 GPIO\_PRT2\_PC2

Port configuration register 2

Address: 0x40040218

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	R	R	R	R	R	R	R	R
Name	INP_DIS7	INP_DIS6	INP_DIS5	INP_DIS4	INP_DIS3	INP_DIS2	INP_DIS1	INP_DIS0

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7	INP_DIS7	Disables the input buffer for IO pad 7. Default Value: 0
6	INP_DIS6	Disables the input buffer for IO pad 6. Default Value: 0
5	INP_DIS5	Disables the input buffer for IO pad 5. Default Value: 0
4	INP_DIS4	Disables the input buffer for IO pad 4. Default Value: 0
3	INP_DIS3	Disables the input buffer for IO pad 3. Default Value: 0
2	INP_DIS2	Disables the input buffer for IO pad 2. Default Value: 0
1	INP_DIS1	Disables the input buffer for IO pad 1. Default Value: 0

### 10.1.24 GPIO\_PRT2\_PC2 (continued)

0	INP_DIS0	Disables the input buffer for IO pad 0 independent of the port control drive mode (PC.DM). This bit should be set when analog signals are present on the pin and PC.DM != 0 is required to use the output driver. Default Value: 0
---	----------	---

## 10.1.25 GPIO\_PRT2\_DR\_SET

Port output data set register

Address: 0x40040240

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	A							
Name	DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	DATA	IO pad i: '0': Output state DR.DATA[i] not affected. '1': Output state DR.DATA[i] set to '1'. Default Value: 0

## 10.1.26 GPIO\_PRT2\_DR\_CLR

Port output data clear register

Address: 0x40040244

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	A							
Name	DATA [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	DATA	IO pad i: '0': Output state DR.DATA[i] not affected. '1': Output state DR.DATA[i] set to '0'. Default Value: 0

## 10.1.27 GPIO\_PRT2\_DR\_INV

Port output data invert register

Address: 0x40040248

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	A							
Name	DATA [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	DATA	IO pad i: '0': Output state DR.DATA[i] not affected. '1': Output state DR.DATA[i] inverted ('0' => '1', '1' => '0'). Default Value: 0

## 10.1.28 GPIO\_PRT3\_DR

Port output data register

Address: 0x40040300

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	RW	RW	RW	RW	RW	RW	RW	RW
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7	DATA7	IO pad 7 output data. Default Value: 0
6	DATA6	IO pad 6 output data. Default Value: 0
5	DATA5	IO pad 5 output data. Default Value: 0
4	DATA4	IO pad 4 output data. Default Value: 0
3	DATA3	IO pad 3 output data. Default Value: 0
2	DATA2	IO pad 2 output data. Default Value: 0
1	DATA1	IO pad 1 output data. Default Value: 0
0	DATA0	IO pad 0 output data. Default Value: 0

## 10.1.29 GPIO\_PRT3\_PS

Port IO pad state register

Address: 0x40040304

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							R
HW Access	None							W
Name	None [15:9]							FLT_DATA

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
8	FLT_DATA	Reads of this register return the logical state of the filtered pin. Default Value: 0
7	DATA7	IO pad 7 state. Default Value: 0
6	DATA6	IO pad 6 state. Default Value: 0
5	DATA5	IO pad 5 state. Default Value: 0
4	DATA4	IO pad 4 state. Default Value: 0
3	DATA3	IO pad 3 state. Default Value: 0
2	DATA2	IO pad 2 state. Default Value: 0
1	DATA1	IO pad 1 state. Default Value: 0

### 10.1.29 GPIO\_PRT3\_PS (continued)

0	DATA0	<p>IO pad 0 state:</p> <p>1: Logic high, if the pin voltage is above the input buffer threshold, logic high.</p> <p>0: Logic low, if the pin voltage is below that threshold, logic low.</p> <p>If the drive mode for the pin is set to high Z Analog, the pin state will read 0 independent of the voltage on the pin.</p> <p>Default Value: 0</p>
---	-------	---

## 10.1.30 GPIO\_PRT3\_PC

Port configuration register

Address: 0x40040308

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW			RW		
HW Access	R		R			R		
Name	DM2 [7:6]		DM1 [5:3]			DM0 [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	RW	RW			RW			RW
HW Access	R	R			R			R
Name	DM5	DM4 [14:12]			DM3 [11:9]			DM2

Bits	23	22	21	20	19	18	17	16
SW Access	RW			RW			RW	
HW Access	R			R			R	
Name	DM7 [23:21]			DM6 [20:18]			DM5 [17:16]	

Bits	31	30	29	28	27	26	25	24
SW Access	RW		None				RW	RW
HW Access	R		None				R	R
Name	PORT_IB_MODE_SEL [31:30]		None [29:26]				PORT_SLOW	PORT_VTRIP_SEL

Bits	Name	Description
31 : 30	PORT_IB_MODE_SEL	This bit should always be 0. Default Value: 0
25	PORT_SLOW	This field controls the output edge rate of all pins on the port: '0': fast. '1': slow. Default Value: 0
24	PORT_VTRIP_SEL	The GPIO cells include a VTRIP_SEL signal to alter the input buffer voltage. 0: input buffer functions as a CMOS input buffer. 1: input buffer functions as a LVTTTL input buffer. Default Value: 0
23 : 21	DM7	The GPIO drive mode for IO pad 7. Default Value: 0
20 : 18	DM6	The GPIO drive mode for IO pad 6. Default Value: 0
17 : 15	DM5	The GPIO drive mode for IO pad 5. Default Value: 0

### 10.1.30 GPIO\_PRT3\_PC (continued)

14 : 12	DM4	The GPIO drive mode for IO pad 4. Default Value: 0
11 : 9	DM3	The GPIO drive mode for IO pad 3. Default Value: 0
8 : 6	DM2	The GPIO drive mode for IO pad 2. Default Value: 0
5 : 3	DM1	The GPIO drive mode for IO pad 1. Default Value: 0
2 : 0	DM0	The GPIO drive mode for IO pad 0. Note: when initializing IO's that are connected to a live bus (such as I2C), make sure the HSIOM is properly configured (HSIOM_PRT_SELx) before turning the IO on here to avoid producing glitches on the bus. Default Value: 0
<b>0x0: OFF:</b> Mode 0 (analog mode): Output buffer off (high Z). Input buffer off.		
<b>0x1: INPUT:</b> Mode 1: Output buffer off (high Z). Input buffer on.		
<b>0x2: 0_PU:</b> Mode 2: Strong pull down ('0'), weak/resistive pull up (PU). Input buffer on.		
<b>0x3: PD_1:</b> Mode 3: Weak/resistive pull down (PD), strong pull up ('1'). Input buffer on.		
<b>0x4: 0_Z:</b> Mode 4: Strong pull down ('0'), open drain (pull up off). Input buffer on.		
<b>0x5: Z_1:</b> Mode 5: Open drain (pull down off), strong pull up ('1'). Input buffer on.		
<b>0x6: 0_1:</b> Mode 6: Strong pull down ('0'), strong pull up ('1'). Input buffer on.		
<b>0x7: PD_PU:</b> Mode 7: Weak/resistive pull down (PD), weak/resistive pull up (PU). Input buffer on.		

## 10.1.31 GPIO\_PRT3\_INTR\_CFG

Port interrupt configuration register

Address: 0x4004030C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW		RW		RW	
HW Access	R		R		R		R	
Name	EDGE3_SEL [7:6]		EDGE2_SEL [5:4]		EDGE1_SEL [3:2]		EDGE0_SEL [1:0]	

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW		RW		RW		RW	
HW Access	R		R		R		R	
Name	EDGE7_SEL [15:14]		EDGE6_SEL [13:12]		EDGE5_SEL [11:10]		EDGE4_SEL [9:8]	

  

Bits	23	22	21	20	19	18	17	16
SW Access	None			RW			RW	
HW Access	None			R			R	
Name	None [23:21]			FLT_SEL [20:18]			FLT_EDGE_SEL [17:16]	

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
20 : 18	FLT_SEL	Selects which pin is routed through the 50ns glitch filter to provide a glitch-safe interrupt. Default Value: 0
17 : 16	FLT_EDGE_SEL	Sets which edge will trigger an IRQ for glitch filtered pin (selected by FLT_SELECT). Default Value: 0  <b>0x0: DISABLE:</b> Disabled  <b>0x1: RISING:</b> Rising edge  <b>0x2: FALLING:</b> Falling edge  <b>0x3: BOTH:</b> Both rising and falling edges
15 : 14	EDGE7_SEL	Sets which edge will trigger an IRQ for IO pad 7. Default Value: 0
13 : 12	EDGE6_SEL	Sets which edge will trigger an IRQ for IO pad 6. Default Value: 0

### 10.1.31 GPIO\_PRT3\_INTR\_CFG (continued)

11 : 10	EDGE5_SEL	Sets which edge will trigger an IRQ for IO pad 5. Default Value: 0
9 : 8	EDGE4_SEL	Sets which edge will trigger an IRQ for IO pad 4. Default Value: 0
7 : 6	EDGE3_SEL	Sets which edge will trigger an IRQ for IO pad 3. Default Value: 0
5 : 4	EDGE2_SEL	Sets which edge will trigger an IRQ for IO pad 2. Default Value: 0
3 : 2	EDGE1_SEL	Sets which edge will trigger an IRQ for IO pad 1. Default Value: 0
1 : 0	EDGE0_SEL	Sets which edge will trigger an IRQ for IO pad 0. Default Value: 0

**0x0: DISABLE:**

Disabled

**0x1: RISING:**

Rising edge

**0x2: FALLING:**

Falling edge

**0x3: BOTH:**

Both rising and falling edges

## 10.1.32 GPIO\_PRT3\_INTR

Port interrupt status register

Address: 0x40040310

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

Bits	15	14	13	12	11	10	9	8
SW Access	None							RW1C
HW Access	None							A
Name	None [15:9]							FLT_DATA

Bits	23	22	21	20	19	18	17	16
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	PS_DATA7	PS_DATA6	PS_DATA5	PS_DATA4	PS_DATA3	PS_DATA2	PS_DATA1	PS_DATA0

Bits	31	30	29	28	27	26	25	24
SW Access	None							R
HW Access	None							W
Name	None [31:25]							PS_FLT_DATA

Bits	Name	Description
24	PS_FLT_DATA	This is a duplicate of the contents of the PS register, provided here to allow reading of both pin state and interrupt state of the port in a single read operation. Default Value: 0
23	PS_DATA7	Default Value: 0
22	PS_DATA6	Default Value: 0
21	PS_DATA5	Default Value: 0
20	PS_DATA4	Default Value: 0
19	PS_DATA3	Default Value: 0
18	PS_DATA2	Default Value: 0
17	PS_DATA1	Default Value: 0
16	PS_DATA0	Default Value: 0
8	FLT_DATA	Deglinted interrupt pending (selected by FLT_SELECT). Default Value: 0

### 10.1.32 GPIO\_PRT3\_INTR (continued)

7	DATA7	Interrupt pending on IO pad 7. Firmware writes 1 to clear the interrupt. Default Value: 0
6	DATA6	Interrupt pending on IO pad 6. Firmware writes 1 to clear the interrupt. Default Value: 0
5	DATA5	Interrupt pending on IO pad 5. Firmware writes 1 to clear the interrupt. Default Value: 0
4	DATA4	Interrupt pending on IO pad 4. Firmware writes 1 to clear the interrupt. Default Value: 0
3	DATA3	Interrupt pending on IO pad 3. Firmware writes 1 to clear the interrupt. Default Value: 0
2	DATA2	Interrupt pending on IO pad 2. Firmware writes 1 to clear the interrupt. Default Value: 0
1	DATA1	Interrupt pending on IO pad 1. Firmware writes 1 to clear the interrupt. Default Value: 0
0	DATA0	Interrupt pending on IO pad 0. Firmware writes 1 to clear the interrupt. Default Value: 0

## 10.1.33 GPIO\_PRT3\_PC2

Port configuration register 2

Address: 0x40040318

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	R	R	R	R	R	R	R	R
Name	INP_DIS7	INP_DIS6	INP_DIS5	INP_DIS4	INP_DIS3	INP_DIS2	INP_DIS1	INP_DIS0

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7	INP_DIS7	Disables the input buffer for IO pad 7. Default Value: 0
6	INP_DIS6	Disables the input buffer for IO pad 6. Default Value: 0
5	INP_DIS5	Disables the input buffer for IO pad 5. Default Value: 0
4	INP_DIS4	Disables the input buffer for IO pad 4. Default Value: 0
3	INP_DIS3	Disables the input buffer for IO pad 3. Default Value: 0
2	INP_DIS2	Disables the input buffer for IO pad 2. Default Value: 0
1	INP_DIS1	Disables the input buffer for IO pad 1. Default Value: 0

### 10.1.33 GPIO\_PRT3\_PC2 (continued)

0	INP_DIS0	Disables the input buffer for IO pad 0 independent of the port control drive mode (PC.DM). This bit should be set when analog signals are present on the pin and PC.DM != 0 is required to use the output driver. Default Value: 0
---	----------	---

## 10.1.34 GPIO\_PRT3\_DR\_SET

Port output data set register

Address: 0x40040340

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	A							
Name	DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	DATA	IO pad i: '0': Output state DR.DATA[i] not affected. '1': Output state DR.DATA[i] set to '1'. Default Value: 0

## 10.1.35 GPIO\_PRT3\_DR\_CLR

Port output data clear register

Address: 0x40040344

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	A							
Name	DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	DATA	IO pad i: '0': Output state DR.DATA[i] not affected. '1': Output state DR.DATA[i] set to '0'. Default Value: 0

## 10.1.36 GPIO\_PRT3\_DR\_INV

Port output data invert register

Address: 0x40040348

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	A							
Name	DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	DATA	IO pad i: '0': Output state DR.DATA[i] not affected. '1': Output state DR.DATA[i] inverted ('0' => '1', '1' => '0'). Default Value: 0

## 10.1.37 GPIO\_PRT4\_DR

Port output data register

Address: 0x40040400

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	RW
HW Access	None						RW	RW
Name	None [7:2]						DATA1	DATA0

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	DATA1	IO pad 1 output data. Default Value: 0
0	DATA0	IO pad 0 output data. Default Value: 0

## 10.1.38 GPIO\_PRT4\_PS

Port IO pad state register

Address: 0x40040404

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						R	R
HW Access	None						W	W
Name	None [7:2]						DATA1	DATA0

Bits	15	14	13	12	11	10	9	8
SW Access	None							R
HW Access	None							W
Name	None [15:9]							FLT_DATA

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
8	FLT_DATA	Reads of this register return the logical state of the filtered pin. Default Value: 0
1	DATA1	IO pad 1 state. Default Value: 0
0	DATA0	IO pad 0 state: 1: Logic high, if the pin voltage is above the input buffer threshold, logic high. 0: Logic low, if the pin voltage is below that threshold, logic low. If the drive mode for the pin is set to high Z Analog, the pin state will read 0 independent of the voltage on the pin. Default Value: 0

## 10.1.39 GPIO\_PRT4\_PC

Port configuration register

Address: 0x40040408

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW			RW		
HW Access	None		R			R		
Name	None [7:6]		DM1 [5:3]			DM0 [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW		None				RW	RW
HW Access	R		None				R	R
Name	PORT_IB_MODE_SEL [31:30]		None [29:26]				PORT_SLOW	PORT_VTRIP_SEL

Bits	Name	Description
31 : 30	PORT_IB_MODE_SEL	This bit should always be 0. Default Value: 0
25	PORT_SLOW	This field controls the output edge rate of all pins on the port: '0': fast. '1': slow. Default Value: 0
24	PORT_VTRIP_SEL	The GPIO cells include a VTRIP_SEL signal to alter the input buffer voltage. 0: input buffer functions as a CMOS input buffer. 1: input buffer functions as a LVTTTL input buffer. Default Value: 0
5 : 3	DM1	The GPIO drive mode for IO pad 1. Default Value: 0
2 : 0	DM0	The GPIO drive mode for IO pad 0. Note: when initializing IO's that are connected to a live bus (such as I2C), make sure the HSIOM is properly configured (HSIOM_PRT_SELx) before turning the IO on here to avoid producing glitches on the bus. Default Value: 0

### 10.1.39 GPIO\_PRT4\_PC (continued)

**0x0: OFF:**

Mode 0 (analog mode): Output buffer off (high Z). Input buffer off.

**0x1: INPUT:**

Mode 1: Output buffer off (high Z). Input buffer on.

**0x2: 0\_PU:**

Mode 2: Strong pull down ('0'), weak/resistive pull up (PU). Input buffer on.

**0x3: PD\_1:**

Mode 3: Weak/resistive pull down (PD), strong pull up ('1'). Input buffer on.

**0x4: 0\_Z:**

Mode 4: Strong pull down ('0'), open drain (pull up off). Input buffer on.

**0x5: Z\_1:**

Mode 5: Open drain (pull down off), strong pull up ('1'). Input buffer on.

**0x6: 0\_1:**

Mode 6: Strong pull down ('0'), strong pull up ('1'). Input buffer on.

**0x7: PD\_PU:**

Mode 7: Weak/resistive pull down (PD), weak/resistive pull up (PU). Input buffer on.

## 10.1.40 GPIO\_PRT4\_INTR\_CFG

Port interrupt configuration register

Address: 0x4004040C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW		RW	
HW Access	None				R		R	
Name	None [7:4]				EDGE1_SEL [3:2]		EDGE0_SEL [1:0]	

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None				RW		RW	
HW Access	None				R		R	
Name	None [23:21]				FLT_SEL [20:18]		FLT_EDGE_SEL [17:16]	

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
20 : 18	FLT_SEL	Selects which pin is routed through the 50ns glitch filter to provide a glitch-safe interrupt. Default Value: 0
17 : 16	FLT_EDGE_SEL	Sets which edge will trigger an IRQ for glitch filtered pin (selected by FLT_SELECT). Default Value: 0  <b>0x0: DISABLE:</b> Disabled  <b>0x1: RISING:</b> Rising edge  <b>0x2: FALLING:</b> Falling edge  <b>0x3: BOTH:</b> Both rising and falling edges
3 : 2	EDGE1_SEL	Sets which edge will trigger an IRQ for IO pad 1. Default Value: 0
1 : 0	EDGE0_SEL	Sets which edge will trigger an IRQ for IO pad 0. Default Value: 0

#### 10.1.40 GPIO\_PRT4\_INTR\_CFG (continued)

**0x0: DISABLE:**

Disabled

**0x1: RISING:**

Rising edge

**0x2: FALLING:**

Falling edge

**0x3: BOTH:**

Both rising and falling edges

## 10.1.41 GPIO\_PRT4\_INTR

Port interrupt status register

Address: 0x40040410

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1C	RW1C
HW Access	None						A	A
Name	None [7:2]						DATA1	DATA0

Bits	15	14	13	12	11	10	9	8
SW Access	None							RW1C
HW Access	None							A
Name	None [15:9]							FLT_DATA

Bits	23	22	21	20	19	18	17	16
SW Access	None						R	R
HW Access	None						W	W
Name	None [23:18]						PS_DATA1	PS_DATA0

Bits	31	30	29	28	27	26	25	24
SW Access	None							R
HW Access	None							W
Name	None [31:25]							PS_FLT_DATA

Bits	Name	Description
24	PS_FLT_DATA	This is a duplicate of the contents of the PS register, provided here to allow reading of both pin state and interrupt state of the port in a single read operation. Default Value: 0
17	PS_DATA1	Default Value: 0
16	PS_DATA0	` Default Value: 0
8	FLT_DATA	Deglinted interrupt pending (selected by FLT_SELECT). Default Value: 0
1	DATA1	Interrupt pending on IO pad 1. Firmware writes 1 to clear the interrupt. Default Value: 0
0	DATA0	Interrupt pending on IO pad 0. Firmware writes 1 to clear the interrupt. Default Value: 0

## 10.1.42 GPIO\_PRT4\_PC2

Port configuration register 2

Address: 0x40040418

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [7:2]						INP_DIS1	INP_DIS0

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	INP_DIS1	Disables the input buffer for IO pad 1. Default Value: 0
0	INP_DIS0	Disables the input buffer for IO pad 0 independent of the port control drive mode (PC.DM). This bit should be set when analog signals are present on the pin and PC.DM != 0 is required to use the output driver. Default Value: 0

## 10.1.43 GPIO\_PRT4\_DR\_SET

Port output data set register

Address: 0x40040440

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	A							
Name	DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	DATA	IO pad i: '0': Output state DR.DATA[i] not affected. '1': Output state DR.DATA[i] set to '1'. Default Value: 0

## 10.1.44 GPIO\_PRT4\_DR\_CLR

Port output data clear register

Address: 0x40040444

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	A							
Name	DATA [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	DATA	IO pad i: '0': Output state DR.DATA[i] not affected. '1': Output state DR.DATA[i] set to '0'. Default Value: 0

## 10.1.45 GPIO\_PRT4\_DR\_INV

Port output data invert register

Address: 0x40040448

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	A							
Name	DATA [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	DATA	IO pad i: '0': Output state DR.DATA[i] not affected. '1': Output state DR.DATA[i] inverted ('0' => '1', '1' => '0'). Default Value: 0

## 10.1.46 GPIO\_PRT5\_DR

Port output data register

Address: 0x40040500

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW	RW	RW	RW
HW Access	None				RW	RW	RW	RW
Name	None [7:4]				DATA3	DATA2	DATA1	DATA0

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	DATA3	IO pad 3 output data. Default Value: 0
2	DATA2	IO pad 2 output data. Default Value: 0
1	DATA1	IO pad 1 output data. Default Value: 0
0	DATA0	IO pad 0 output data. Default Value: 0

## 10.1.47 GPIO\_PRT5\_PS

Port IO pad state register

Address: 0x40040504

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				R	R	R	R
HW Access	None				W	W	W	W
Name	None [7:4]				DATA3	DATA2	DATA1	DATA0

Bits	15	14	13	12	11	10	9	8
SW Access	None							R
HW Access	None							W
Name	None [15:9]							FLT_DATA

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
8	FLT_DATA	Reads of this register return the logical state of the filtered pin. Default Value: 0
3	DATA3	IO pad 3 state. Default Value: 0
2	DATA2	IO pad 2 state. Default Value: 0
1	DATA1	IO pad 1 state. Default Value: 0
0	DATA0	IO pad 0 state: 1: Logic high, if the pin voltage is above the input buffer threshold, logic high. 0: Logic low, if the pin voltage is below that threshold, logic low. If the drive mode for the pin is set to high Z Analog, the pin state will read 0 independent of the voltage on the pin. Default Value: 0

## 10.1.48 GPIO\_PRT5\_PC

Port configuration register

Address: 0x40040508

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW			RW		
HW Access	R		R			R		
Name	DM2 [7:6]		DM1 [5:3]			DM0 [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW			RW
HW Access	None				R			R
Name	None [15:12]				DM3 [11:9]			DM2

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW		None				RW	RW
HW Access	R		None				R	R
Name	PORT_IB_MODE_SEL [31:30]		None [29:26]				PORT_SLOW	PORT_VTRIP_SEL

Bits	Name	Description
31 : 30	PORT_IB_MODE_SEL	This bit should always be 0. Default Value: 0
25	PORT_SLOW	This field controls the output edge rate of all pins on the port: '0': fast. '1': slow. Default Value: 0
24	PORT_VTRIP_SEL	The GPIO cells include a VTRIP_SEL signal to alter the input buffer voltage. 0: input buffer functions as a CMOS input buffer. 1: input buffer functions as a LVTTTL input buffer. Default Value: 0
11 : 9	DM3	The GPIO drive mode for IO pad 3. Default Value: 0
8 : 6	DM2	The GPIO drive mode for IO pad 2. Default Value: 0
5 : 3	DM1	The GPIO drive mode for IO pad 1. Default Value: 0

## 10.1.48 GPIO\_PRT5\_PC (continued)

2 : 0 DM0

The GPIO drive mode for IO pad 0.

Note: when initializing IO's that are connected to a live bus (such as I2C), make sure the HSIOM is properly configured (HSIOM\_PRT\_SELx) before turning the IO on here to avoid producing glitches on the bus.

Default Value: 0

**0x0: OFF:**

Mode 0 (analog mode): Output buffer off (high Z). Input buffer off.

**0x1: INPUT:**

Mode 1: Output buffer off (high Z). Input buffer on.

**0x2: 0\_PU:**

Mode 2: Strong pull down ('0'), weak/resistive pull up (PU). Input buffer on.

**0x3: PD\_1:**

Mode 3: Weak/resistive pull down (PD), strong pull up ('1'). Input buffer on.

**0x4: 0\_Z:**

Mode 4: Strong pull down ('0'), open drain (pull up off). Input buffer on.

**0x5: Z\_1:**

Mode 5: Open drain (pull down off), strong pull up ('1'). Input buffer on.

**0x6: 0\_1:**

Mode 6: Strong pull down ('0'), strong pull up ('1'). Input buffer on.

**0x7: PD\_PU:**

Mode 7: Weak/resistive pull down (PD), weak/resistive pull up (PU). Input buffer on.

## 10.1.49 GPIO\_PRT5\_INTR\_CFG

Port interrupt configuration register

Address: 0x4004050C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW		RW		RW	
HW Access	R		R		R		R	
Name	EDGE3_SEL [7:6]		EDGE2_SEL [5:4]		EDGE1_SEL [3:2]		EDGE0_SEL [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			RW
HW Access	None				R			R
Name	None [23:21]				FLT_SEL [20:18]			FLT_EDGE_SEL [17:16]

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
20 : 18	FLT_SEL	Selects which pin is routed through the 50ns glitch filter to provide a glitch-safe interrupt. Default Value: 0
17 : 16	FLT_EDGE_SEL	Sets which edge will trigger an IRQ for glitch filtered pin (selected by FLT_SELECT). Default Value: 0  <b>0x0: DISABLE:</b> Disabled  <b>0x1: RISING:</b> Rising edge  <b>0x2: FALLING:</b> Falling edge  <b>0x3: BOTH:</b> Both rising and falling edges
7 : 6	EDGE3_SEL	Sets which edge will trigger an IRQ for IO pad 3. Default Value: 0
5 : 4	EDGE2_SEL	Sets which edge will trigger an IRQ for IO pad 2. Default Value: 0

### 10.1.49 GPIO\_PRT5\_INTR\_CFG (continued)

3 : 2	EDGE1_SEL	Sets which edge will trigger an IRQ for IO pad 1. Default Value: 0
1 : 0	EDGE0_SEL	Sets which edge will trigger an IRQ for IO pad 0. Default Value: 0
		<b>0x0: DISABLE:</b> Disabled
		<b>0x1: RISING:</b> Rising edge
		<b>0x2: FALLING:</b> Falling edge
		<b>0x3: BOTH:</b> Both rising and falling edges

## 10.1.50 GPIO\_PRT5\_INTR

Port interrupt status register

Address: 0x40040510

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW1C	RW1C	RW1C	RW1C
HW Access	None				A	A	A	A
Name	None [7:4]				DATA3	DATA2	DATA1	DATA0

Bits	15	14	13	12	11	10	9	8
SW Access	None							RW1C
HW Access	None							A
Name	None [15:9]							FLT_DATA

Bits	23	22	21	20	19	18	17	16
SW Access	None				R	R	R	R
HW Access	None				W	W	W	W
Name	None [23:20]				PS_DATA3	PS_DATA2	PS_DATA1	PS_DATA0

Bits	31	30	29	28	27	26	25	24
SW Access	None							R
HW Access	None							W
Name	None [31:25]							PS_FLT_DATA

Bits	Name	Description
24	PS_FLT_DATA	This is a duplicate of the contents of the PS register, provided here to allow reading of both pin state and interrupt state of the port in a single read operation. Default Value: 0
19	PS_DATA3	Default Value: 0
18	PS_DATA2	Default Value: 0
17	PS_DATA1	Default Value: 0
16	PS_DATA0	Default Value: 0
8	FLT_DATA	Deglinted interrupt pending (selected by FLT_SELECT). Default Value: 0
3	DATA3	Interrupt pending on IO pad 3. Firmware writes 1 to clear the interrupt. Default Value: 0
2	DATA2	Interrupt pending on IO pad 2. Firmware writes 1 to clear the interrupt. Default Value: 0

### 10.1.50 GPIO\_PRT5\_INTR (continued)

1	DATA1	Interrupt pending on IO pad 1. Firmware writes 1 to clear the interrupt. Default Value: 0
0	DATA0	Interrupt pending on IO pad 0. Firmware writes 1 to clear the interrupt. Default Value: 0

## 10.1.51 GPIO\_PRT5\_PC2

Port configuration register 2

Address: 0x40040518

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [7:4]				INP_DIS3	INP_DIS2	INP_DIS1	INP_DIS0

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	INP_DIS3	Disables the input buffer for IO pad 3. Default Value: 0
2	INP_DIS2	Disables the input buffer for IO pad 2. Default Value: 0
1	INP_DIS1	Disables the input buffer for IO pad 1. Default Value: 0
0	INP_DIS0	Disables the input buffer for IO pad 0 independent of the port control drive mode (PC.DM). This bit should be set when analog signals are present on the pin and PC.DM != 0 is required to use the output driver. Default Value: 0

## 10.1.52 GPIO\_PRT5\_DR\_SET

Port output data set register

Address: 0x40040540

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	A							
Name	DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	DATA	IO pad i: '0': Output state DR.DATA[i] not affected. '1': Output state DR.DATA[i] set to '1'. Default Value: 0

## 10.1.53 GPIO\_PRT5\_DR\_CLR

Port output data clear register

Address: 0x40040544

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	A							
Name	DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	DATA	IO pad i: '0': Output state DR.DATA[i] not affected. '1': Output state DR.DATA[i] set to '0'. Default Value: 0

## 10.1.54 GPIO\_PRT5\_DR\_INV

Port output data invert register

Address: 0x40040548

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	A							
Name	DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	DATA	IO pad i: '0': Output state DR.DATA[i] not affected. '1': Output state DR.DATA[i] inverted ('0' => '1', '1' => '0'). Default Value: 0

# 11 High Speed IO Matrix (HSIOM) Registers



This section discusses the HSIOM common registers. It lists all the registers in mapping tables, in address order.

## 11.1 Register Details

Register Name	Address
<a href="#">HSIOM_AMUX_SPLIT_CTL0</a>	0x40022100
<a href="#">HSIOM_AMUX_SPLIT_CTL1</a>	0x40022104
<a href="#">HSIOM_AMUX_SPLIT_CTL2</a>	0x40022108

## 11.1.1 HSIOM\_AMUX\_SPLIT\_CTL0

AMUX splitter cell control

Address: 0x40022100

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW	RW	RW	None	RW	RW	RW
HW Access	None	R	R	R	None	R	R	R
Name	None	SWITCH_BB_S0	SWITCH_BB_SR	SWITCH_BB_SL	None	SWITCH_AA_S0	SWITCH_AA_SR	SWITCH_AA_SL

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
6	SWITCH_BB_S0	T-switch control for AMUXBUSB vssa/ground switch. Default Value: 0
5	SWITCH_BB_SR	T-switch control for Right AMUXBUSB switch. Default Value: 0
4	SWITCH_BB_SL	T-switch control for Left AMUXBUSB switch. Default Value: 0
2	SWITCH_AA_S0	T-switch control for AMUXBUSA vssa/ground switch: '0': switch open. '1': switch closed. Default Value: 0
1	SWITCH_AA_SR	T-switch control for Right AMUXBUSA switch: '0': switch open. '1': switch closed. Default Value: 0

### 11.1.1 HSIOM\_AMUX\_SPLIT\_CTL0 (continued)

0	SWITCH_AA_SL	T-switch control for Left AMUXBUS switch: '0': switch open. '1': switch closed. Default Value: 0
---	--------------	---

## 11.1.2 HSIOM\_AMUX\_SPLIT\_CTL1

AMUX splitter cell control

Address: 0x40022104

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW	RW	RW	None	RW	RW	RW
HW Access	None	R	R	R	None	R	R	R
Name	None	SWITCH_BB_S0	SWITCH_BB_SR	SWITCH_BB_SL	None	SWITCH_AA_S0	SWITCH_AA_SR	SWITCH_AA_SL

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
6	SWITCH_BB_S0	T-switch control for AMUXBUSB vssa/ground switch. Default Value: 0
5	SWITCH_BB_SR	T-switch control for Right AMUXBUSB switch. Default Value: 0
4	SWITCH_BB_SL	T-switch control for Left AMUXBUSB switch. Default Value: 0
2	SWITCH_AA_S0	T-switch control for AMUXBUSA vssa/ground switch: '0': switch open. '1': switch closed. Default Value: 0
1	SWITCH_AA_SR	T-switch control for Right AMUXBUSA switch: '0': switch open. '1': switch closed. Default Value: 0

### 11.1.2 HSIOM\_AMUX\_SPLIT\_CTL1 (continued)

0	SWITCH_AA_SL	T-switch control for Left AMUXBUS switch: '0': switch open. '1': switch closed. Default Value: 0
---	--------------	---

### 11.1.3 HSIOM\_AMUX\_SPLIT\_CTL2

AMUX splitter cell control

Address: 0x40022108

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW	RW	RW	None	RW	RW	RW
HW Access	None	R	R	R	None	R	R	R
Name	None	SWITCH_BB_S0	SWITCH_BB_SR	SWITCH_BB_SL	None	SWITCH_AA_S0	SWITCH_AA_SR	SWITCH_AA_SL

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
6	SWITCH_BB_S0	T-switch control for AMUXBUSB vssa/ground switch. Default Value: 0
5	SWITCH_BB_SR	T-switch control for Right AMUXBUSB switch. Default Value: 0
4	SWITCH_BB_SL	T-switch control for Left AMUXBUSB switch. Default Value: 0
2	SWITCH_AA_S0	T-switch control for AMUXBUSA vssa/ground switch: '0': switch open. '1': switch closed. Default Value: 0
1	SWITCH_AA_SR	T-switch control for Right AMUXBUSA switch: '0': switch open. '1': switch closed. Default Value: 0

### 11.1.3 HSIOM\_AMUX\_SPLIT\_CTL2 (continued)

0	SWITCH_AA_SL	T-switch control for Left AMUXBUS switch: '0': switch open. '1': switch closed. Default Value: 0
---	--------------	---

## 12 HSIOM - Port Specific Registers



This section discusses the HSIOM Port Specific registers. It lists all the registers in mapping tables, in address order.

---

### 12.1 Register Details

Register Name	Address
<a href="#">HSIOM_PORT_SEL0</a>	0x40020000
<a href="#">HSIOM_PORT_SEL1</a>	0x40020100
<a href="#">HSIOM_PORT_SEL2</a>	0x40020200
<a href="#">HSIOM_PORT_SEL3</a>	0x40020300
<a href="#">HSIOM_PORT_SEL4</a>	0x40020400
<a href="#">HSIOM_PORT_SEL5</a>	0x40020500

## 12.1.1 HSIOM\_PORT\_SEL0

Port selection register

Address: 0x40020000

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW				RW			
HW Access	RW				RW			
Name	IO1_SEL [7:4]				IO0_SEL [3:0]			

Bits	15	14	13	12	11	10	9	8
SW Access	RW				RW			
HW Access	RW				RW			
Name	IO3_SEL [15:12]				IO2_SEL [11:8]			

Bits	23	22	21	20	19	18	17	16
SW Access	RW				RW			
HW Access	RW				RW			
Name	IO5_SEL [23:20]				IO4_SEL [19:16]			

Bits	31	30	29	28	27	26	25	24
SW Access	RW				RW			
HW Access	RW				RW			
Name	IO7_SEL [31:28]				IO6_SEL [27:24]			

Bits	Name	Description
31 : 28	IO7_SEL	Selects connection for IO pad 7 route. Default Value: 0
27 : 24	IO6_SEL	Selects connection for IO pad 6 route. Default Value: 0
23 : 20	IO5_SEL	Selects connection for IO pad 5 route. Default Value: 0
19 : 16	IO4_SEL	Selects connection for IO pad 4 route. Default Value: 0
15 : 12	IO3_SEL	Selects connection for IO pad 3 route. Default Value: 0
11 : 8	IO2_SEL	Selects connection for IO pad 2 route. Default Value: 0
7 : 4	IO1_SEL	Selects connection for IO pad 1 route. Default Value: 0
3 : 0	IO0_SEL	Selects connection for IO pad 0 route. Default Value: 0

## 12.1.1 HSIOM\_PORT\_SEL0 (continued)

### 0x0: GPIO:

SW controlled GPIO.

### 0x1: GPIO\_DSI:

Not applicable

### 0x2: DSI\_DSI:

Not applicable

### 0x3: DSI\_GPIO:

Not applicable

### 0x4: CSD\_SENSE:

CSD sense connection (analog mode)

### 0x5: CSD\_SHIELD:

CSD shield connection (analog mode)

### 0x6: AMUXA:

AMUXBUS A connection.

### 0x7: AMUXB:

AMUXBUS B connection. This mode is also used for CSD GPIO charging. When CSD GPIO charging is enabled in CSD\_CONTROL, "oe\_n" is connected to "!csd\_charge" signal (and IO pad is also still connected to AMUXBUS B).

### 0x8: ACT\_0:

Chip specific Active source 0 connection.

### 0x9: ACT\_1:

Chip specific Active source 1 connection.

### 0xa: ACT\_2:

Chip specific Active source 2 connection.

### 0xb: ACT\_3:

Chip specific Active source 3 connection.

### 0xc: LCD\_COM:

LCD common connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

### 0xc: DS\_0:

Chip specific DeepSleep source 0 connection.

### 0xd: LCD\_SEG:

LCD segment connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

### 0xd: DS\_1:

Chip specific DeepSleep source 1 connection.

### 0xe: DS\_2:

Chip specific DeepSleep source 2 connection.

### 0xf: DS\_3:

Chip specific DeepSleep source 3 connection.

## 12.1.2 HSIOM\_PORT\_SEL1

Port selection register

Address: 0x40020100

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW				RW			
HW Access	RW				RW			
Name	IO1_SEL [7:4]				IO0_SEL [3:0]			

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW				RW			
HW Access	RW				RW			
Name	IO3_SEL [15:12]				IO2_SEL [11:8]			

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW				RW			
HW Access	RW				RW			
Name	IO5_SEL [23:20]				IO4_SEL [19:16]			

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW				RW			
HW Access	RW				RW			
Name	IO7_SEL [31:28]				IO6_SEL [27:24]			

Bits	Name	Description
31 : 28	IO7_SEL	Selects connection for IO pad 7 route. Default Value: 0
27 : 24	IO6_SEL	Selects connection for IO pad 6 route. Default Value: 0
23 : 20	IO5_SEL	Selects connection for IO pad 5 route. Default Value: 0
19 : 16	IO4_SEL	Selects connection for IO pad 4 route. Default Value: 0
15 : 12	IO3_SEL	Selects connection for IO pad 3 route. Default Value: 0
11 : 8	IO2_SEL	Selects connection for IO pad 2 route. Default Value: 0
7 : 4	IO1_SEL	Selects connection for IO pad 1 route. Default Value: 0
3 : 0	IO0_SEL	Selects connection for IO pad 0 route. Default Value: 0

## 12.1.2 HSIOM\_PORT\_SEL1 (continued)

### 0x0: GPIO:

SW controlled GPIO.

### 0x1: GPIO\_DSI:

Not applicable

### 0x2: DSI\_DSI:

Not applicable

### 0x3: DSI\_GPIO:

Not applicable

### 0x4: CSD\_SENSE:

CSD sense connection (analog mode)

### 0x5: CSD\_SHIELD:

CSD shield connection (analog mode)

### 0x6: AMUXA:

AMUXBUS A connection.

### 0x7: AMUXB:

AMUXBUS B connection. This mode is also used for CSD GPIO charging. When CSD GPIO charging is enabled in CSD\_CONTROL, "oe\_n" is connected to "!csd\_charge" signal (and IO pad is also still connected to AMUXBUS B).

### 0x8: ACT\_0:

Chip specific Active source 0 connection.

### 0x9: ACT\_1:

Chip specific Active source 1 connection.

### 0xa: ACT\_2:

Chip specific Active source 2 connection.

### 0xb: ACT\_3:

Chip specific Active source 3 connection.

### 0xc: LCD\_COM:

LCD common connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

### 0xc: DS\_0:

Chip specific DeepSleep source 0 connection.

### 0xd: LCD\_SEG:

LCD segment connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

### 0xd: DS\_1:

Chip specific DeepSleep source 1 connection.

### 0xe: DS\_2:

Chip specific DeepSleep source 2 connection.

### 0xf: DS\_3:

Chip specific DeepSleep source 3 connection.

## 12.1.3 HSIOM\_PORT\_SEL2

Port selection register

Address: 0x40020200

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW				RW			
HW Access	RW				RW			
Name	IO1_SEL [7:4]				IO0_SEL [3:0]			

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW				RW			
HW Access	RW				RW			
Name	IO3_SEL [15:12]				IO2_SEL [11:8]			

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW				RW			
HW Access	RW				RW			
Name	IO5_SEL [23:20]				IO4_SEL [19:16]			

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW				RW			
HW Access	RW				RW			
Name	IO7_SEL [31:28]				IO6_SEL [27:24]			

Bits	Name	Description
31 : 28	IO7_SEL	Selects connection for IO pad 7 route. Default Value: 0
27 : 24	IO6_SEL	Selects connection for IO pad 6 route. Default Value: 0
23 : 20	IO5_SEL	Selects connection for IO pad 5 route. Default Value: 0
19 : 16	IO4_SEL	Selects connection for IO pad 4 route. Default Value: 0
15 : 12	IO3_SEL	Selects connection for IO pad 3 route. Default Value: 0
11 : 8	IO2_SEL	Selects connection for IO pad 2 route. Default Value: 0
7 : 4	IO1_SEL	Selects connection for IO pad 1 route. Default Value: 0
3 : 0	IO0_SEL	Selects connection for IO pad 0 route. Default Value: 0

### 12.1.3 HSIOM\_PORT\_SEL2 (continued)

**0x0: GPIO:**

SW controlled GPIO.

**0x1: GPIO\_DSI:**

Not applicable

**0x2: DSI\_DSI:**

Not applicable

**0x3: DSI\_GPIO:**

Not applicable

**0x4: CSD\_SENSE:**

CSD sense connection (analog mode)

**0x5: CSD\_SHIELD:**

CSD shield connection (analog mode)

**0x6: AMUXA:**

AMUXBUS A connection.

**0x7: AMUXB:**

AMUXBUS B connection. This mode is also used for CSD GPIO charging. When CSD GPIO charging is enabled in CSD\_CONTROL, "oe\_n" is connected to "!csd\_charge" signal (and IO pad is also still connected to AMUXBUS B).

**0x8: ACT\_0:**

Chip specific Active source 0 connection.

**0x9: ACT\_1:**

Chip specific Active source 1 connection.

**0xa: ACT\_2:**

Chip specific Active source 2 connection.

**0xb: ACT\_3:**

Chip specific Active source 3 connection.

**0xc: LCD\_COM:**

LCD common connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

**0xc: DS\_0:**

Chip specific DeepSleep source 0 connection.

**0xd: LCD\_SEG:**

LCD segment connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

**0xd: DS\_1:**

Chip specific DeepSleep source 1 connection.

**0xe: DS\_2:**

Chip specific DeepSleep source 2 connection.

**0xf: DS\_3:**

Chip specific DeepSleep source 3 connection.

## 12.1.4 HSIOM\_PORT\_SEL3

Port selection register

Address: 0x40020300

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW				RW			
HW Access	RW				RW			
Name	IO1_SEL [7:4]				IO0_SEL [3:0]			

Bits	15	14	13	12	11	10	9	8
SW Access	RW				RW			
HW Access	RW				RW			
Name	IO3_SEL [15:12]				IO2_SEL [11:8]			

Bits	23	22	21	20	19	18	17	16
SW Access	RW				RW			
HW Access	RW				RW			
Name	IO5_SEL [23:20]				IO4_SEL [19:16]			

Bits	31	30	29	28	27	26	25	24
SW Access	RW				RW			
HW Access	RW				RW			
Name	IO7_SEL [31:28]				IO6_SEL [27:24]			

Bits	Name	Description
31 : 28	IO7_SEL	Selects connection for IO pad 7 route. Default Value: 0
27 : 24	IO6_SEL	Selects connection for IO pad 6 route. Default Value: 0
23 : 20	IO5_SEL	Selects connection for IO pad 5 route. Default Value: 0
19 : 16	IO4_SEL	Selects connection for IO pad 4 route. Default Value: 0
15 : 12	IO3_SEL	Selects connection for IO pad 3 route. Default Value: 0
11 : 8	IO2_SEL	Selects connection for IO pad 2 route. Default Value: 0
7 : 4	IO1_SEL	Selects connection for IO pad 1 route. Default Value: 0
3 : 0	IO0_SEL	Selects connection for IO pad 0 route. Default Value: 0

## 12.1.4 HSIOM\_PORT\_SEL3 (continued)

### 0x0: GPIO:

SW controlled GPIO.

### 0x1: GPIO\_DSI:

Not applicable

### 0x2: DSI\_DSI:

Not applicable

### 0x3: DSI\_GPIO:

Not applicable

### 0x4: CSD\_SENSE:

CSD sense connection (analog mode)

### 0x5: CSD\_SHIELD:

CSD shield connection (analog mode)

### 0x6: AMUXA:

AMUXBUS A connection.

### 0x7: AMUXB:

AMUXBUS B connection. This mode is also used for CSD GPIO charging. When CSD GPIO charging is enabled in CSD\_CONTROL, "oe\_n" is connected to "!csd\_charge" signal (and IO pad is also still connected to AMUXBUS B).

### 0x8: ACT\_0:

Chip specific Active source 0 connection.

### 0x9: ACT\_1:

Chip specific Active source 1 connection.

### 0xa: ACT\_2:

Chip specific Active source 2 connection.

### 0xb: ACT\_3:

Chip specific Active source 3 connection.

### 0xc: LCD\_COM:

LCD common connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

### 0xc: DS\_0:

Chip specific DeepSleep source 0 connection.

### 0xd: LCD\_SEG:

LCD segment connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

### 0xd: DS\_1:

Chip specific DeepSleep source 1 connection.

### 0xe: DS\_2:

Chip specific DeepSleep source 2 connection.

### 0xf: DS\_3:

Chip specific DeepSleep source 3 connection.

## 12.1.5 HSIOM\_PORT\_SEL4

Port selection register

Address: 0x40020400

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW				RW			
HW Access	RW				RW			
Name	IO1_SEL [7:4]				IO0_SEL [3:0]			

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 4	IO1_SEL	Selects connection for IO pad 1 route. Default Value: 0
3 : 0	IO0_SEL	Selects connection for IO pad 0 route. Default Value: 0
	<b>0x0: GPIO:</b>	SW controlled GPIO.
	<b>0x1: GPIO_DSI:</b>	Not applicable
	<b>0x2: DSI_DSI:</b>	Not applicable
	<b>0x3: DSI_GPIO:</b>	Not applicable
	<b>0x4: CSD_SENSE:</b>	CSD sense connection (analog mode)
	<b>0x5: CSD_SHIELD:</b>	CSD shield connection (analog mode)

## 12.1.5 HSIOM\_PORT\_SEL4 (continued)

**0x6: AMUXA:**

AMUXBUS A connection.

**0x7: AMUXB:**

AMUXBUS B connection. This mode is also used for CSD GPIO charging. When CSD GPIO charging is enabled in CSD\_CONTROL, "oe\_n" is connected to "!csd\_charge" signal (and IO pad is also still connected to AMUXBUS B).

**0x8: ACT\_0:**

Chip specific Active source 0 connection.

**0x9: ACT\_1:**

Chip specific Active source 1 connection.

**0xa: ACT\_2:**

Chip specific Active source 2 connection.

**0xb: ACT\_3:**

Chip specific Active source 3 connection.

**0xc: LCD\_COM:**

LCD common connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

**0xc: DS\_0:**

Chip specific DeepSleep source 0 connection.

**0xd: LCD\_SEG:**

LCD segment connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

**0xd: DS\_1:**

Chip specific DeepSleep source 1 connection.

**0xe: DS\_2:**

Chip specific DeepSleep source 2 connection.

**0xf: DS\_3:**

Chip specific DeepSleep source 3 connection.

## 12.1.6 HSIOM\_PORT\_SEL5

Port selection register

Address: 0x40020500

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW				RW			
HW Access	RW				RW			
Name	IO1_SEL [7:4]				IO0_SEL [3:0]			

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW				RW			
HW Access	RW				RW			
Name	IO3_SEL [15:12]				IO2_SEL [11:8]			

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 12	IO3_SEL	Selects connection for IO pad 3 route. Default Value: 0
11 : 8	IO2_SEL	Selects connection for IO pad 2 route. Default Value: 0
7 : 4	IO1_SEL	Selects connection for IO pad 1 route. Default Value: 0
3 : 0	IO0_SEL	Selects connection for IO pad 0 route. Default Value: 0
<b>0x0: GPIO:</b> SW controlled GPIO.		
<b>0x1: GPIO_DSI:</b> Not applicable		
<b>0x2: DSI_DSI:</b> Not applicable		
<b>0x3: DSI_GPIO:</b> Not applicable		

## 12.1.6 HSIOM\_PORT\_SEL5 (continued)

**0x4: CSD\_SENSE:**

CSD sense connection (analog mode)

**0x5: CSD\_SHIELD:**

CSD shield connection (analog mode)

**0x6: AMUXA:**

AMUXBUS A connection.

**0x7: AMUXB:**

AMUXBUS B connection. This mode is also used for CSD GPIO charging. When CSD GPIO charging is enabled in CSD\_CONTROL, "oe\_n" is connected to "!csd\_charge" signal (and IO pad is also still connected to AMUXBUS B).

**0x8: ACT\_0:**

Chip specific Active source 0 connection.

**0x9: ACT\_1:**

Chip specific Active source 1 connection.

**0xa: ACT\_2:**

Chip specific Active source 2 connection.

**0xb: ACT\_3:**

Chip specific Active source 3 connection.

**0xc: LCD\_COM:**

LCD common connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

**0xc: DS\_0:**

Chip specific DeepSleep source 0 connection.

**0xd: LCD\_SEG:**

LCD segment connection. This mode provides DeepSleep functionality (provided that the LCD block is enabled and properly configured).

**0xd: DS\_1:**

Chip specific DeepSleep source 1 connection.

**0xe: DS\_2:**

Chip specific DeepSleep source 2 connection.

**0xf: DS\_3:**

Chip specific DeepSleep source 3 connection.

# 13 LCD Registers



This section discusses the LCD registers. It lists all the registers in mapping tables, in address order.

## 13.1 Register Details

Register Name	Address
LCD_ID	0x400B0000
LCD_DIVIDER	0x400B0004
LCD_CONTROL	0x400B0008
LCD_DATA00	0x400B0100
LCD_DATA01	0x400B0104
LCD_DATA02	0x400B0108
LCD_DATA03	0x400B010C
LCD_DATA04	0x400B0110
LCD_DATA05	0x400B0114
LCD_DATA06	0x400B0118
LCD_DATA07	0x400B011C
LCD_DATA10	0x400B0200
LCD_DATA11	0x400B0204
LCD_DATA12	0x400B0208
LCD_DATA13	0x400B020C
LCD_DATA14	0x400B0210
LCD_DATA15	0x400B0214
LCD_DATA16	0x400B0218
LCD_DATA17	0x400B021C

## 13.1.1 LCD\_ID

ID &amp; Revision

Address: 0x400B0000

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	ID [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	ID [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	REVISION [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	REVISION [31:24]							

Bits	Name	Description
31 : 16	REVISION	The version number is 0x0001 Default Value: 1
15 : 0	ID	The ID of LCD controller peripheral is 0xF0F0 Default Value: 61680

## 13.1.2 LCD\_DIVIDER

LCD Divider Register

Address: 0x400B0004

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	SUBFR_DIV [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	SUBFR_DIV [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	DEAD_DIV [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	DEAD_DIV [31:24]							

Bits	Name	Description
31 : 16	DEAD_DIV	Length of the dead time period in cycles. When set to zero, no dead time period exists. Default Value: 0
15 : 0	SUBFR_DIV	Input clock frequency divide value, to generate the 1/4 sub-frame period. The sub-frame period is 4*(SUBFR_DIV+1) cycles long. Default Value: 0

### 13.1.3 LCD\_CONTROL

LCD Configuration Register

Address: 0x400B0008

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW		RW	RW	RW	RW	RW
HW Access	None	R		R	R	R	R	R
Name	None	BIAS [6:5]		OP_MODE	TYPE	LCD_MODE	HS_EN	LS_EN

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW			
HW Access	None				R			
Name	None [15:12]				COM_NUM [11:8]			

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	None						
HW Access	W	None						
Name	LS_EN_STAT	None [30:24]						

Bits	Name	Description
31	LS_EN_STAT	<p>LS enable status bit. This bit is a copy of LS_EN that is synchronized to the low speed clock domain and back to the system clock domain. Firmware can use this bit to observe whether LS_EN has taken effect in the low speed clock domain. Firmware should never change the configuration for the LS generator without ensuring this bit is 0.</p> <p>The following procedure should be followed to disable the LS generator:</p> <ol style="list-style-type: none"> <li>1. If LS_EN=0 we are done. Exit the procedure.</li> <li>2. Check that LS_EN_STAT=1. If not, wait until it is. This will catch the case of a recent enable (LS_EN=1) that has not taken effect yet.</li> <li>3. Set LS_EN=0.</li> <li>4. Wait until LS_EN_STAT=0.</li> </ol> <p>Default Value: 0</p>

### 13.1.3 LCD\_CONTROL (continued)

11 : 8	COM_NUM	<p>The number of COM connections minus 2. So:</p> <p>0: 2 COM's</p> <p>1: 3 COM's</p> <p>...</p> <p>13: 15 COM's</p> <p>14: 16 COM's</p> <p>15: undefined</p> <p>Default Value: 0</p>
6 : 5	BIAS	<p>PWM bias selection</p> <p>Default Value: 0</p> <p><b>0x0: HALF:</b> 1/2 Bias</p> <p><b>0x1: THIRD:</b> 1/3 Bias</p> <p><b>0x2: FOURTH:</b> 1/4 Bias (not supported by LS generator)</p> <p><b>0x3: FIFTH:</b> 1/5 Bias (not supported by LS generator)</p>
4	OP_MODE	<p>Driving mode configuration</p> <p>Default Value: 0</p> <p><b>0x0: PWM:</b> PWM Mode</p> <p><b>0x1: CORRELATION:</b> Digital Correlation Mode</p>
3	TYPE	<p>LCD driving waveform type configuration.</p> <p>Default Value: 0</p> <p><b>0x0: TYPE_A:</b> Type A - Each frame addresses each COM pin only once with a balanced (DC=0) waveform.</p> <p><b>0x1: TYPE_B:</b> Type B - Each frame addresses each COM pin twice in sequence with a positive and negative waveform that together are balanced (DC=0).</p>
2	LCD_MODE	<p>HS/LS Mode selection</p> <p>Default Value: 0</p> <p><b>0x0: LS:</b> Select Low Speed (32kHz) Generator (Works in Active, Sleep and DeepSleep power modes).</p> <p><b>0x1: HS:</b> Select High Speed (system clock) Generator (Works in Active and Sleep power modes only).</p>
1	HS_EN	<p>High speed (HS) generator enable</p> <p>1: enable</p> <p>0: disable</p> <p>Default Value: 0</p>
0	LS_EN	<p>Low speed (LS) generator enable</p> <p>1: enable</p> <p>0: disable</p> <p>Default Value: 0</p>

## 13.1.4 LCD\_DATA00

LCD Pin Data Registers

Address: 0x400B0100

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	DATA [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	DATA [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	DATA [31:24]							

Bits	Name	Description
31 : 0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 1-4 (COM1 is lsb). Default Value: 0

## 13.1.5 LCD\_DATA01

LCD Pin Data Registers

Address: 0x400B0104

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	DATA [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	DATA [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	DATA [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	DATA [31:24]							

Bits	Name	Description
31 : 0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 1-4 (COM1 is lsb). Default Value: 0

## 13.1.6 LCD\_DATA02

LCD Pin Data Registers

Address: 0x400B0108

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	DATA [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	DATA [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	DATA [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	DATA [31:24]							

Bits	Name	Description
31 : 0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 1-4 (COM1 is lsb). Default Value: 0

## 13.1.7 LCD\_DATA03

LCD Pin Data Registers

Address: 0x400B010C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	DATA [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	DATA [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	DATA [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	DATA [31:24]							

Bits	Name	Description
31 : 0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 1-4 (COM1 is lsb). Default Value: 0

## 13.1.8 LCD\_DATA04

LCD Pin Data Registers

Address: 0x400B0110

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	DATA [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	DATA [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	DATA [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	DATA [31:24]							

Bits	Name	Description
31 : 0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 1-4 (COM1 is lsb). Default Value: 0

## 13.1.9 LCD\_DATA05

LCD Pin Data Registers

Address: 0x400B0114

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	DATA [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	DATA [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	DATA [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	DATA [31:24]							

Bits	Name	Description
31 : 0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 1-4 (COM1 is lsb). Default Value: 0

## 13.1.10 LCD\_DATA06

LCD Pin Data Registers

Address: 0x400B0118

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	DATA [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	DATA [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	DATA [31:24]							

Bits	Name	Description
31 : 0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 1-4 (COM1 is lsb). Default Value: 0

## 13.1.11 LCD\_DATA07

LCD Pin Data Registers

Address: 0x400B011C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	DATA [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	DATA [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	DATA [31:24]							

Bits	Name	Description
31 : 0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 1-4 (COM1 is lsb). Default Value: 0

## 13.1.12 LCD\_DATA10

LCD Pin Data Registers

Address: 0x400B0200

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	DATA [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	DATA [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	DATA [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	DATA [31:24]							

Bits	Name	Description
31 : 0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 5-8 (COM5 is lsb). Default Value: 0

### 13.1.13 LCD\_DATA11

LCD Pin Data Registers

Address: 0x400B0204

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	DATA [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	DATA [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	DATA [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	DATA [31:24]							

Bits	Name	Description
31 : 0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 5-8 (COM5 is lsb). Default Value: 0

## 13.1.14 LCD\_DATA12

LCD Pin Data Registers

Address: 0x400B0208

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	DATA [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	DATA [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	DATA [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	DATA [31:24]							

Bits	Name	Description
31 : 0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 5-8 (COM5 is lsb). Default Value: 0

## 13.1.15 LCD\_DATA13

LCD Pin Data Registers

Address: 0x400B020C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	DATA [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	DATA [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	DATA [31:24]							

Bits	Name	Description
31 : 0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 5-8 (COM5 is lsb). Default Value: 0

## 13.1.16 LCD\_DATA14

LCD Pin Data Registers

Address: 0x400B0210

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	DATA [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	DATA [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	DATA [31:24]							

Bits	Name	Description
31 : 0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 5-8 (COM5 is lsb). Default Value: 0

## 13.1.17 LCD\_DATA15

LCD Pin Data Registers

Address: 0x400B0214

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	DATA [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	DATA [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	DATA [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	DATA [31:24]							

Bits	Name	Description
31 : 0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 5-8 (COM5 is lsb). Default Value: 0

## 13.1.18 LCD\_DATA16

LCD Pin Data Registers

Address: 0x400B0218

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	DATA [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	DATA [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	DATA [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	DATA [31:24]							

Bits	Name	Description
31 : 0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 5-8 (COM5 is lsb). Default Value: 0

## 13.1.19 LCD\_DATA17

LCD Pin Data Registers

Address: 0x400B021C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	DATA [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	DATA [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	DATA [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	DATA [31:24]							

Bits	Name	Description
31 : 0	DATA	Bits [4i+3:4i] represent the pin data for pin [i] for COMS 5-8 (COM5 is lsb). Default Value: 0

# 14 Low Power Comparator (LPCOMP) Registers



This section discusses the LPCOMP registers. It lists all the registers in mapping tables, in address order.

## 14.1 Register Details

Register Name	Address
LPCOMP_ID	0x400E0000
LPCOMP_CONFIG	0x400E0004
LPCOMP_INTR	0x400E0010
LPCOMP_INTR_SET	0x400E0014
LPCOMP_INTR_MASK	0x400E0018
LPCOMP_INTR_MASKED	0x400E001C
LPCOMP_TRIM1	0x400EFF00
LPCOMP_TRIM2	0x400EFF04
LPCOMP_TRIM3	0x400EFF08
LPCOMP_TRIM4	0x400EFF0C

## 14.1.1 LPCOMP\_ID

ID &amp; Revision

Address: 0x400E0000

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	ID [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	ID [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	REVISION [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	REVISION [31:24]							

Bits	Name	Description
31 : 16	REVISION	the version number is 0x0001 Default Value: 1
15 : 0	ID	the ID of LPCOMP peripheral is 0xE0E0 Default Value: 57568

## 14.1.2 LPCOMP\_CONFIG

LPCOMP Configuration Register

Address: 0x400E0004

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	R	RW		RW	RW	RW	
HW Access	R	RW	R		R	R	R	
Name	ENABLE1	OUT1	INTTYPE1 [5:4]		FILTER1	HYST1	MODE1 [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	RW	R	RW		RW	RW	RW	
HW Access	R	RW	R		R	R	R	
Name	ENABLE2	OUT2	INTTYPE2 [13:12]		FILTER2	HYST2	MODE2 [9:8]	

Bits	23	22	21	20	19	18	17	16
SW Access	None		RW	RW	None		RW	RW
HW Access	None		R	R	None		R	R
Name	None [23:22]		DSI_LEVEL 2	DSI_BYPAS S2	None [19:18]		DSI_LEVEL 1	DSI_BYPAS S1

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
21	DSI_LEVEL2	Reserved bit - It should be set to 0. Default Value: 0
20	DSI_BYPASS2	Reserved bit - It should be set to 0. Default Value: 0
17	DSI_LEVEL1	Reserved bit - It should be set to 0. Default Value: 0
16	DSI_BYPASS1	Reserved bit - It should be set to 0. Default Value: 0
15	ENABLE2	Enable Comparator 1 Default Value: 0
14	OUT2	Current output value of the Comparator 1 Default Value: 0
13 : 12	INTTYPE2	Sets which edge in the Comparator 1 output triggers an interrupt Default Value: 0

## 14.1.2 LPCOMP\_CONFIG (continued)

		<b>0x0: DISABLE:</b> Disabled, no interrupts will be generated
		<b>0x1: RISING:</b> Rising edge
		<b>0x2: FALLING:</b> Falling edge
		<b>0x3: BOTH:</b> Both rising and falling edges
11	FILTER2	Reserved bit - It should be set to 0. Default Value: 0
10	HYST2	10mV hysteresis for Comparator 1 0: Enable Hysteresis 1: Disable Hysteresis Default Value: 0
9 : 8	MODE2	Sets the operating mode for Comparator 1 Default Value: 0
		<b>0x0: SLOW:</b> Slow operating mode
		<b>0x1: FAST:</b> Fast operating mode (Highest block current)
		<b>0x2: ULP:</b> Ultra low power operating mode (lowest block current)
7	ENABLE1	Enable Comparator 0 Default Value: 0
6	OUT1	Current output value of the Comparator 0 Default Value: 0
5 : 4	INTTYPE1	Sets which edge in the Comparator 0 output triggers an interrupt Default Value: 0
		<b>0x0: DISABLE:</b> Disabled, no interrupts will be generated
		<b>0x1: RISING:</b> Rising edge
		<b>0x2: FALLING:</b> Falling edge
		<b>0x3: BOTH:</b> Both rising and falling edges
3	FILTER1	Reserved bit - It should be set to 0. Default Value: 0
2	HYST1	10mV hysteresis for Comparator 0 0: Enable Hysteresis 1: Disable Hysteresis Default Value: 0
1 : 0	MODE1	Sets the operating mode for Comparator 0 Default Value: 0
		<b>0x0: SLOW:</b> Slow operating mode

### 14.1.2 LPCOMP\_CONFIG (continued)

**0x1: FAST:**

Fast operating mode (Highest block current)

**0x2: ULP:**

Ultra low power operating mode (lowest block current)

### 14.1.3 LPCOMP\_INTR

LPCOMP Interrupt request register

Address: 0x400E0010

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1C	RW1C
HW Access	None						RW1S	RW1S
Name	None [7:2]						COMP2	COMP1

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	COMP2	Comparator 1 Interrupt: Hardware sets this bit when comparator 1 triggers. Write with '1' to clear bit. Default Value: 0
0	COMP1	Comparator 0 Interrupt: Hardware sets this bit when comparator 0 triggers. Write with '1' to clear bit. Default Value: 0

## 14.1.4 LPCOMP\_INTR\_SET

LPCOMP Interrupt set register

Address: 0x400E0014

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1S	RW1S
HW Access	None						A	A
Name	None [7:2]						COMP2	COMP1

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	COMP2	Write with '1' to set COMP2 bit in the interrupt request register. This triggers Comparator 1 interrupt. Default Value: 0
0	COMP1	Write with '1' to set COMP1 bit in the interrupt request register. This triggers Comparator 0 interrupt. Default Value: 0

## 14.1.5 LPCOMP\_INTR\_MASK

LPCOMP Interrupt request mask

Address: 0x400E0018

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [7:2]						COMP2_M ASK	COMP1_M ASK

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	COMP2_MASK	Interrupt mask bit for Comparator 1 Default Value: 0
0	COMP1_MASK	Interrupt mask bit for Comparator 0 Default Value: 0

## 14.1.6 LPCOMP\_INTR\_MASKED

LPCOMP Interrupt request masked

Address: 0x400E001C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						R	R
HW Access	None						W	W
Name	None [7:2]						COMP2_M ASKED	COMP1_M ASKED

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	COMP2_MASKED	Logical AND of the Comparator 1 interrupt request register bit and the interrupt mask bit. Default Value: 0
0	COMP1_MASKED	Logical AND of the Comparator 0 interrupt request register bit and the interrupt mask bit. Default Value: 0

## 14.1.7 LPCOMP\_TRIM1

LPCOMP Trim Register

Address: 0x400EFF00

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			COMP1_TRIMA [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	COMP1_TRIMA	Trim A for Comparator 0. These bits are used to correct/trim the comparator offset (Coarse tuning bits) . Trim A bits[3:0] control the amount of offset and Trim A bit[4] controls the polarity of offset ('1' indicates positive offset and '0' indicates negative offset). Default Value: 0

## 14.1.8 LPCOMP\_TRIM2

LPCOMP Trim Register

Address: 0x400EFF04

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			COMP1_TRIMB [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	COMP1_TRIMB	Trim B for Comparator #1 Default Value: 0

## 14.1.9 LPCOMP\_TRIM3

LPCOMP Trim Register

Address: 0x400EFF08

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			COMP2_TRIMA [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	COMP2_TRIMA	Trim A for Comparator 1. These bits are used to correct/trim the comparator offset (Coarse tuning bits) . Trim A bits[3:0] control the amount of offset and Trim A bit[4] controls the polarity of offset ('1' indicates positive offset and '0' indicates negative offset). Default Value: 0

## 14.1.10 LPCOMP\_TRIM4

LPCOMP Trim Register

Address: 0x400EFF0C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			COMP2_TRIMB [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	COMP2_TRIMB	Trim B for Comparator 1. These bits are used to correct/trim the comparator offset (fine tuning bits). These bits must be tuned after tuning Trim A bits for the comparator. Default Value: 0

# 15 PASS MMIO Registers



This section discusses the Programmable Analog Sub System Memory Mapped IO (PASS MMIO) registers. It lists all the registers in mapping tables, in address order.

## 15.1 Register Details

Register Name	Address
PASS_INTR_CAUSE	0x403F0000
PASS_TRIG_SYNC	0x403F0100
PASS_SAR_TRIG_SEL	0x403F0104
PASS_PASS_CTRL	0x403F0108
PASS_PRB_CTRL	0x403F0200
PASS_PRB_REF0	0x403F0204
PASS_PRB_REF1	0x403F0208
PASS_PRB_REF2	0x403F020C
PASS_PRB_REF3	0x403F0210
PASS_LNFE_CTRL	0x403F0300
PASS_LNFE_SW	0x403F0304
PASS_DSAB_TRIM	0x403F0F00
PASS_PRB_TRIM	0x403F0F04

## 15.1.1 PASS\_INTR\_CAUSE

Interrupt cause register

Address: 0x403F0000

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						R	R
HW Access	None						W	W
Name	None [7:2]						CTB1_INT	CTB0_INT

Bits	15	14	13	12	11	10	9	8
SW Access	None							R
HW Access	None							W
Name	None [15:9]							VDAC0_INT

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
8	VDAC0_INT	VDAC0 interrupt pending Default Value: 0
1	CTB1_INT	CTB1 interrupt pending Default Value: 0
0	CTB0_INT	CTB0 interrupt pending Default Value: 0

## 15.1.2 PASS\_TRIG\_SYNC

Trigger synchronization bypass

Address: 0x403F0100

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW					
HW Access	None		R					
Name	None [15:14]		DSI_SYNC0_EN [13:8]					

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
13 : 8	DSI_SYNC0_EN	Synchronize DSI input 1 (0: bypass synchronization) Default Value: 0

## 15.1.3 PASS\_SAR\_TRIG\_SEL

Trigger select for SAR

Address: 0x403F0104

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None			RW				
HW Access	None			R				
Name	None [31:29]			TRIG_SEL [28:24]				

Bits	Name	Description
28 : 24	TRIG_SEL	Trigger select 0=VDAC0 trigger output 1=VDAC1 trigger output 8-30 = generic trigger inputs 31=SAR trigger output For PSoC 4100PS only values 0-1 and 8-13 and 31 are legal. Default Value: 8

## 15.1.4 PASS\_PASS\_CTRL

PASS control

Address: 0x403F0108

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [7:2]						PMPCLK_SRC	PMPCLK_BY

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	RMB_BITS [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 8	RMB_BITS	Risk mitigation bits Default Value: 0
1	PMPCLK_SRC	- 0: Pump clk is clk_hf - 1: Pump clk is direct from SRSS Default Value: 0
0	PMPCLK_BY	- 0: Pump clk is clk_hf/2 - 1: Pump clk is selected from PMPCLK_SRC Default Value: 0

## 15.1.5 PASS\_PRB\_CTRL

global PRB control

Address: 0x403F0200

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW	None		RW	
HW Access	None			R	None		R	
Name	None [7:5]			VDDA_ENABLE	None [3:2]		VBGR_BUF_GAIN [1:0]	

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	None					
HW Access	R	R	None					
Name	ENABLED	DEEPSLEEP_P_ON	None [29:24]					

Bits	Name	Description
31	ENABLED	- 0: PRB IP disabled (put analog in power down, open all switches) - 1: PRB IP enabled Default Value: 0
30	DEEPSLEEP_ON	- 0: PRB IP disabled off during DeepSleep power mode - 1: PRB IP remains enabled during DeepSleep power mode (if ENABLED=1) Only VDDA reference is available in DeepSleep power mode Default Value: 0
4	VDDA_ENABLE	- 0: VDDA references disabled (open switch at bottom of resistor ladder) - 1: VDDA references enabled (close switch at bottom of resistor ladder) This feature is available in DeepSleep power mode Default Value: 0
1 : 0	VBGR_BUF_GAIN	- 0: buffer off - 1: gain of 1 - 2: gain of 2 - 3: reserved This feature is not available in DeepSleep power mode Default Value: 0

## 15.1.6 PASS\_PRB\_REF0

VREF0 control

Address: 0x403F0204

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW				None		RW	RW
HW Access	R				None		R	R
Name	VREF0_SEL [7:4]				None [3:2]		VREF0_SUP_SEL	VREF0_ENABLE

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 4	VREF0_SEL	Level select, VTOP= VSUP * (VREF_SEL+1)/16 (15: VTOP=VSUP) Default Value: 0
1	VREF0_SUP_SEL	Supply select 0: VSUP= VGBR * gain, 1: VSUP= VDDA Default Value: 0
0	VREF0_ENABLE	0=disconnect, 1= connect & enable resistor string Default Value: 0

## 15.1.7 PASS\_PRB\_REF1

VREF1 control

Address: 0x403F0208

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW				None		RW	RW
HW Access	R				None		R	R
Name	VREF1_SEL [7:4]				None [3:2]		VREF1_SUP_SEL	VREF1_ENABLE

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 4	VREF1_SEL	Level select, VTOP= VSUP * (VREF_SEL+1)/16 (15: VTOP=VSUP) Default Value: 0
1	VREF1_SUP_SEL	Supply select 0: VSUP= VGBR * gain, 1: VSUP= VDDA Default Value: 0
0	VREF1_ENABLE	0=disconnect, 1= connect & enable resistor string Default Value: 0

## 15.1.8 PASS\_PRB\_REF2

VREF2 control

Address: 0x403F020C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW				None		RW	RW
HW Access	R				None		R	R
Name	VREF2_SEL [7:4]				None [3:2]		VREF2_SUP_SEL	VREF2_ENABLE

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 4	VREF2_SEL	Level select, $V_{TOP} = V_{SUP} * (VREF\_SEL + 1) / 16$ (15: $V_{TOP} = V_{SUP}$ ) Default Value: 0
1	VREF2_SUP_SEL	Supply select 0: $V_{SUP} = V_{GBR} * gain$ , 1: $V_{SUP} = V_{DDA}$ Default Value: 0
0	VREF2_ENABLE	0=disconnect, 1= connect & enable resistor string Default Value: 0

## 15.1.9 PASS\_PRB\_REF3

VREF3 control

Address: 0x403F0210

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW				None		RW	RW
HW Access	R				None		R	R
Name	VREF3_SEL [7:4]				None [3:2]		VREF3_SUP_SEL	VREF3_ENABLE

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 4	VREF3_SEL	Level select, VTOP= VSUP * (VREF_SEL+1)/16 (15: VTOP=VSUP) Default Value: 0
1	VREF3_SUP_SEL	Supply select 0: VSUP= VGBR * gain, 1: VSUP= VDDA Default Value: 0
0	VREF3_ENABLE	0=disconnect, 1= connect & enable resistor string Default Value: 0

## 15.1.10 PASS\_LNFE\_CTRL

global LNFE control

Address: 0x403F0300

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	None					
HW Access	R	R	None					
Name	ENABLED	DEEPSLEEP_P_ON	None [29:24]					

Bits	Name	Description
31	ENABLED	- 0: LNFE IP disabled (put analog in power down, open all switches) - 1: LNFE IP enabled Default Value: 0
30	DEEPSLEEP_ON	- 0: LNFE IP disabled off during DeepSleep power mode - 1: LNFE IP remains enabled during DeepSleep power mode (if ENABLED=1) Default Value: 0

## 15.1.11 PASS\_LNFE\_SW

LNFE switch control

Address: 0x403F0304

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [7:2]						LE	LB

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	LE	Connect NPN Emitter to pin Default Value: 0
0	LB	Connect NPN Base to pin Default Value: 0

## 15.1.12 PASS\_DSAB\_TRIM

DSAB Trim bits

Address: 0x403F0F00

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW		RW			
HW Access	None		R		R			
Name	None [7:6]		DSAB_RMB_BITS [5:4]		IBIAS_TRIM [3:0]			

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 4	DSAB_RMB_BITS	Risk mitigation bits Default Value: 0
3 : 0	IBIAS_TRIM	1111=lowest, 0000=highest Default Value: 0

## 15.1.13 PASS\_PRB\_TRIM

PRB Trim bits

Address: 0x403F0F04

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		VBGR_BUF_TRIM [5:0]					

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						PRB_RMB_BITS [9:8]	

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9 : 8	PRB_RMB_BITS	Risk mitigation bits Default Value: 0
5 : 0	VBGR_BUF_TRIM	6 bits signed value [-32..31], ~1mV per step Default Value: 0

# 16 Peripheral Interconnect (PERI) Registers



This section discusses the Clock Dividers and Peripheral Interconnect (PERI) registers. It lists all the registers in mapping tables, in address order.

## 16.1 Register Details

Register Name	Address
<a href="#">PERI_DIV_CMD</a>	0x40000000
<a href="#">PERI_PCLK_CTL0</a>	0x40000100
<a href="#">PERI_PCLK_CTL1</a>	0x40000104
<a href="#">PERI_PCLK_CTL2</a>	0x40000108
<a href="#">PERI_PCLK_CTL3</a>	0x4000010C
<a href="#">PERI_PCLK_CTL4</a>	0x40000110
<a href="#">PERI_PCLK_CTL5</a>	0x40000114
<a href="#">PERI_PCLK_CTL6</a>	0x40000118
<a href="#">PERI_PCLK_CTL7</a>	0x4000011C
<a href="#">PERI_PCLK_CTL8</a>	0x40000120
<a href="#">PERI_PCLK_CTL9</a>	0x40000124
<a href="#">PERI_PCLK_CTL10</a>	0x40000128
<a href="#">PERI_PCLK_CTL11</a>	0x4000012C
<a href="#">PERI_PCLK_CTL12</a>	0x40000130
<a href="#">PERI_PCLK_CTL13</a>	0x40000134
<a href="#">PERI_PCLK_CTL14</a>	0x40000138
<a href="#">PERI_PCLK_CTL15</a>	0x4000013C
<a href="#">PERI_PCLK_CTL16</a>	0x40000140
<a href="#">PERI_DIV_16_CTL0</a>	0x40000300
<a href="#">PERI_DIV_16_CTL1</a>	0x40000304
<a href="#">PERI_DIV_16_CTL2</a>	0x40000308
<a href="#">PERI_DIV_16_CTL3</a>	0x4000030C
<a href="#">PERI_DIV_16_CTL4</a>	0x40000310
<a href="#">PERI_DIV_16_CTL5</a>	0x40000314
<a href="#">PERI_DIV_16_CTL6</a>	0x40000318
<a href="#">PERI_DIV_16_5_CTL0</a>	0x40000400
<a href="#">PERI_DIV_16_5_CTL1</a>	0x40000404

Register Name	Address
PERI_DIV_16_5_CTL2	0x40000408
PERI_DIV_24_5_CTL	0x40000500
PERI_TR_CTL	0x40000600

## 16.1.1 PERI\_DIV\_CMD

Divider command register

Address: 0x40000000

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW					
HW Access	R		R					
Name	SEL_TYPE [7:6]		SEL_DIV [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW		RW					
HW Access	R		R					
Name	PA_SEL_TYPE [15:14]		PA_SEL_DIV [13:8]					

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	None					
HW Access	RW1C	RW1C	None					
Name	ENABLE	DISABLE	None [29:24]					

Bits	Name	Description
------	------	-------------

### 16.1.1 PERI\_DIV\_CMD (continued)

31	ENABLE	<p>Clock divider enable command (mutually exclusive with DISABLE). Typically, SW sets this field to '1' to enable a divider and HW sets this field to '0' to indicate that divider enabling has completed. When a divider is enabled, its integer and fractional (if present) counters are initialized to "0". If a divider is to be re-enabled using different integer and fractional divider values, the SW should follow these steps:</p> <p>0: Disable the divider using the DIV_CMD.DISABLE field.          1: Configure the divider's DIV_XXX_CTL register.          2: Enable the divider using the DIV_CMD_ENABLE field.</p> <p>The SEL_DIV and SEL_TYPE fields specify which divider is to be enabled. The enabled divider may be phase aligned to either "clk_hf" (typical usage) or to ANY enabled divider.</p> <p>The PA_SEL_DIV and P_SEL_TYPE fields specify the reference divider.</p> <p>The HW sets the ENABLE field to '0' when the enabling is performed and the HW set the DIV_XXX_CTL.EN field of the divider to '1' when the enabling is performed. Note that enabling with phase alignment to a low frequency divider takes time. E.g. To align to a divider that generates a clock of "clk_hf"/n (with n being the integer divider value INT_DIV+1), up to n cycles may be required to perform alignment. Phase alignment to "clk_hf" takes affect immediately. SW can set this field to '0' during phase alignment to abort the enabling process.</p> <p>Default Value: 0</p>
30	DISABLE	<p>Clock divider disable command (mutually exclusive with ENABLE). SW sets this field to '1' and HW sets this field to '0'.</p> <p>The SEL_DIV and SEL_TYPE fields specify which divider is to be disabled.</p> <p>The HW sets the DISABLE field to '0' immediately and the HW sets the DIV_XXX_CTL.EN field of the divider to '0' immediately.</p> <p>Default Value: 0</p>
15 : 14	PA_SEL_TYPE	<p>Specifies the divider type of the divider to which phase alignment is performed for the clock enable command:</p> <p>0: 8.0 (integer) clock dividers.          1: 16.0 (integer) clock dividers.          2: 16.5 (fractional) clock dividers.          3: 24.5 (fractional) clock dividers.</p> <p>Default Value: 3</p>
13 : 8	PA_SEL_DIV	<p>(PA_SEL_TYPE, PA_SEL_DIV) pecifies the divider to which phase alignment is performed for the clock enable command. Any enabled divider can be used as reference. This allows all dividers to be aligned with each other, even when they are enabled at different times.</p> <p>If PA_SEL_DIV is "63" and "PA_SEL_TYPE" is "3", "clk_hf" is used as reference.</p> <p>Default Value: 63</p>
7 : 6	SEL_TYPE	<p>Specifies the divider type of the divider on which the command is performed:</p> <p>0: 8.0 (integer) clock dividers.          1: 16.0 (integer) clock dividers.          2: 16.5 (fractional) clock dividers.          3: 24.5 (fractional) clock dividers.</p> <p>Default Value: 3</p>
5 : 0	SEL_DIV	<p>(SEL_TYPE, SEL_DIV) specifies the divider on which the command (DISABLE/ENABLE) is performed.</p> <p>If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock signal(s) are generated.</p> <p>Default Value: 63</p>

## 16.1.2 PERI\_PCLK\_CTL0

Programmable clock control register

Address: 0x40000100

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None			RW		
HW Access	R		None			R		
Name	SEL_TYPE [7:6]		None [5:3]			SEL_DIV [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
2 : 0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.  If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.  When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one HFCLK cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods. Default Value: 7

## 16.1.3 PERI\_PCLK\_CTL1

Programmable clock control register

Address: 0x40000104

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None			RW		
HW Access	R		None			R		
Name	SEL_TYPE [7:6]		None [5:3]			SEL_DIV [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
2 : 0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.  If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.  When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one HFCLK cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods. Default Value: 7

## 16.1.4 PERI\_PCLK\_CTL2

Programmable clock control register

Address: 0x40000108

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None			RW		
HW Access	R		None			R		
Name	SEL_TYPE [7:6]		None [5:3]			SEL_DIV [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
2 : 0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.  If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.  When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one HFCLK cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods. Default Value: 7

## 16.1.5 PERI\_PCLK\_CTL3

Programmable clock control register

Address: 0x4000010C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None			RW		
HW Access	R		None			R		
Name	SEL_TYPE [7:6]		None [5:3]			SEL_DIV [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
2 : 0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.  If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.  When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one HFCLK cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods. Default Value: 7

## 16.1.6 PERI\_PCLK\_CTL4

Programmable clock control register

Address: 0x40000110

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None			RW		
HW Access	R		None			R		
Name	SEL_TYPE [7:6]		None [5:3]			SEL_DIV [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
2 : 0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.  If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.  When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one HFCLK cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods. Default Value: 7

## 16.1.7 PERI\_PCLK\_CTL5

Programmable clock control register

Address: 0x40000114

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None			RW		
HW Access	R		None			R		
Name	SEL_TYPE [7:6]		None [5:3]			SEL_DIV [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
2 : 0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.  If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.  When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one HFCLK cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods. Default Value: 7

## 16.1.8 PERI\_PCLK\_CTL6

Programmable clock control register

Address: 0x40000118

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None			RW		
HW Access	R		None			R		
Name	SEL_TYPE [7:6]		None [5:3]			SEL_DIV [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
2 : 0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.  If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.  When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one HFCLK cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods. Default Value: 7

## 16.1.9 PERI\_PCLK\_CTL7

Programmable clock control register

Address: 0x4000011C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None			RW		
HW Access	R		None			R		
Name	SEL_TYPE [7:6]		None [5:3]			SEL_DIV [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
2 : 0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.  If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.  When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one HFCLK cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods. Default Value: 7

## 16.1.10 PERI\_PCLK\_CTL8

Programmable clock control register

Address: 0x40000120

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None			RW		
HW Access	R		None			R		
Name	SEL_TYPE [7:6]		None [5:3]			SEL_DIV [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
2 : 0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.  If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.  When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one HFCLK cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods. Default Value: 7

## 16.1.11 PERI\_PCLK\_CTL9

Programmable clock control register

Address: 0x40000124

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None			RW		
HW Access	R		None			R		
Name	SEL_TYPE [7:6]		None [5:3]			SEL_DIV [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
2 : 0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.  If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.  When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one HFCLK cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods. Default Value: 7

## 16.1.12 PERI\_PCLK\_CTL10

Programmable clock control register

Address: 0x40000128

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None			RW		
HW Access	R		None			R		
Name	SEL_TYPE [7:6]		None [5:3]			SEL_DIV [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
2 : 0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.  If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.  When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one HFCLK cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods. Default Value: 7

## 16.1.13 PERI\_PCLK\_CTL11

Programmable clock control register

Address: 0x4000012C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None			RW		
HW Access	R		None			R		
Name	SEL_TYPE [7:6]		None [5:3]			SEL_DIV [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
2 : 0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.  If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.  When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one HFCLK cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods. Default Value: 7

## 16.1.14 PERI\_PCLK\_CTL12

Programmable clock control register

Address: 0x40000130

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None			RW		
HW Access	R		None			R		
Name	SEL_TYPE [7:6]		None [5:3]			SEL_DIV [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
2 : 0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.  If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.  When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one HFCLK cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods. Default Value: 7

## 16.1.15 PERI\_PCLK\_CTL13

Programmable clock control register

Address: 0x40000134

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None			RW		
HW Access	R		None			R		
Name	SEL_TYPE [7:6]		None [5:3]			SEL_DIV [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
2 : 0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.  If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.  When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one HFCLK cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods. Default Value: 7

## 16.1.16 PERI\_PCLK\_CTL14

Programmable clock control register

Address: 0x40000138

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None			RW		
HW Access	R		None			R		
Name	SEL_TYPE [7:6]		None [5:3]			SEL_DIV [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
2 : 0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.  If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.  When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one HFCLK cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods. Default Value: 7

## 16.1.17 PERI\_PCLK\_CTL15

Programmable clock control register

Address: 0x4000013C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None			RW		
HW Access	R		None			R		
Name	SEL_TYPE [7:6]		None [5:3]			SEL_DIV [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
2 : 0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.  If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.  When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one HFCLK cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods. Default Value: 7

## 16.1.18 PERI\_PCLK\_CTL16

Programmable clock control register

Address: 0x40000140

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		None			RW		
HW Access	R		None			R		
Name	SEL_TYPE [7:6]		None [5:3]			SEL_DIV [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
2 : 0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.  If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.  When transitioning a clock between two out of phase dividers, spurious clock control signals may be generated for one HFCLK cycle during this transition. These clock control signals may cause a single clock period that is smaller than any of the two divider periods. To prevent these spurious clock signals, the clock multiplexer can be disconnected (SEL_DIV is "63" and "SEL_TYPE" is "3") for a transition time that is larger than the smaller of the two divider periods. Default Value: 7

## 16.1.19 PERI\_DIV\_16\_CTL0

Divider control register (for 16.0 divider)

Address: 0x40000300

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access	None							RW
Name	None [7:1]							EN

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	INT16_DIV [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	INT16_DIV [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 8	INT16_DIV	<p>Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: this type of divider does NOT allow for a fractional division.</p> <p>For the generation of a divided clock, the integer division range is restricted to [2, 65,536].</p> <p>For the generation of a 50/50% duty cycle digital divided clock, the integer division range is restricted to even numbers in the range [2, 65,536]. The generation of a 50/50 % duty cycle analog divided clock has no restrictions.</p> <p>Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0</p>
0	EN	<p>Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.</p> <p>Note that this field is retained. As a result, the divider does NOT have to be re-enabled after transitioning from DeepSleep to Active power mode. Default Value: 0</p>

## 16.1.20 PERI\_DIV\_16\_CTL1

Divider control register (for 16.0 divider)

Address: 0x40000304

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access	None							RW
Name	None [7:1]							EN

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	INT16_DIV [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	INT16_DIV [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 8	INT16_DIV	<p>Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: this type of divider does NOT allow for a fractional division.</p> <p>For the generation of a divided clock, the integer division range is restricted to [2, 65,536].</p> <p>For the generation of a 50/50% duty cycle digital divided clock, the integer division range is restricted to even numbers in the range [2, 65,536]. The generation of a 50/50 % duty cycle analog divided clock has no restrictions.</p> <p>Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0</p>
0	EN	<p>Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.</p> <p>Note that this field is retained. As a result, the divider does NOT have to be re-enabled after transitioning from DeepSleep to Active power mode. Default Value: 0</p>

## 16.1.21 PERI\_DIV\_16\_CTL2

Divider control register (for 16.0 divider)

Address: 0x40000308

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access	None							RW
Name	None [7:1]							EN

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	INT16_DIV [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	INT16_DIV [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 8	INT16_DIV	<p>Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: this type of divider does NOT allow for a fractional division.</p> <p>For the generation of a divided clock, the integer division range is restricted to [2, 65,536].</p> <p>For the generation of a 50/50% duty cycle digital divided clock, the integer division range is restricted to even numbers in the range [2, 65,536]. The generation of a 50/50 % duty cycle analog divided clock has no restrictions.</p> <p>Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0</p>
0	EN	<p>Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.</p> <p>Note that this field is retained. As a result, the divider does NOT have to be re-enabled after transitioning from DeepSleep to Active power mode. Default Value: 0</p>

## 16.1.22 PERI\_DIV\_16\_CTL3

Divider control register (for 16.0 divider)

Address: 0x4000030C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access	None							RW
Name	None [7:1]							EN

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	INT16_DIV [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	INT16_DIV [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 8	INT16_DIV	<p>Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: this type of divider does NOT allow for a fractional division.</p> <p>For the generation of a divided clock, the integer division range is restricted to [2, 65,536].</p> <p>For the generation of a 50/50% duty cycle digital divided clock, the integer division range is restricted to even numbers in the range [2, 65,536]. The generation of a 50/50 % duty cycle analog divided clock has no restrictions.</p> <p>Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0</p>
0	EN	<p>Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.</p> <p>Note that this field is retained. As a result, the divider does NOT have to be re-enabled after transitioning from DeepSleep to Active power mode. Default Value: 0</p>

## 16.1.23 PERI\_DIV\_16\_CTL4

Divider control register (for 16.0 divider)

Address: 0x40000310

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access	None							RW
Name	None [7:1]							EN

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	INT16_DIV [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	INT16_DIV [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 8	INT16_DIV	<p>Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: this type of divider does NOT allow for a fractional division.</p> <p>For the generation of a divided clock, the integer division range is restricted to [2, 65,536].</p> <p>For the generation of a 50/50% duty cycle digital divided clock, the integer division range is restricted to even numbers in the range [2, 65,536]. The generation of a 50/50 % duty cycle analog divided clock has no restrictions.</p> <p>Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0</p>
0	EN	<p>Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.</p> <p>Note that this field is retained. As a result, the divider does NOT have to be re-enabled after transitioning from DeepSleep to Active power mode. Default Value: 0</p>

## 16.1.24 PERI\_DIV\_16\_CTL5

Divider control register (for 16.0 divider)

Address: 0x40000314

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access	None							RW
Name	None [7:1]							EN

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	INT16_DIV [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	INT16_DIV [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 8	INT16_DIV	<p>Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: this type of divider does NOT allow for a fractional division.</p> <p>For the generation of a divided clock, the integer division range is restricted to [2, 65,536].</p> <p>For the generation of a 50/50% duty cycle digital divided clock, the integer division range is restricted to even numbers in the range [2, 65,536]. The generation of a 50/50 % duty cycle analog divided clock has no restrictions.</p> <p>Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0</p>
0	EN	<p>Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.</p> <p>Note that this field is retained. As a result, the divider does NOT have to be re-enabled after transitioning from DeepSleep to Active power mode. Default Value: 0</p>

## 16.1.25 PERI\_DIV\_16\_CTL6

Divider control register (for 16.0 divider)

Address: 0x40000318

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access	None							RW
Name	None [7:1]							EN

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	INT16_DIV [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	INT16_DIV [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 8	INT16_DIV	<p>Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: this type of divider does NOT allow for a fractional division.</p> <p>For the generation of a divided clock, the integer division range is restricted to [2, 65,536].</p> <p>For the generation of a 50/50% duty cycle digital divided clock, the integer division range is restricted to even numbers in the range [2, 65,536]. The generation of a 50/50 % duty cycle analog divided clock has no restrictions.</p> <p>Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0</p>
0	EN	<p>Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.</p> <p>Note that this field is retained. As a result, the divider does NOT have to be re-enabled after transitioning from DeepSleep to Active power mode. Default Value: 0</p>

## 16.1.26 PERI\_DIV\_16\_5\_CTL0

Divider control register (for 16.5 divider)

Address: 0x40000400

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW					None		R
HW Access	R					None		RW
Name	FRAC5_DIV [7:3]					None [2:1]		EN

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	INT16_DIV [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	INT16_DIV [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 8	INT16_DIV	<p>Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: combined with fractional division, this divider type allows for a division in the range [1, 65,536 31/32] in 1/32 increments.</p> <p>For the generation of a divided clock, the division range is restricted to [2, 65,536 31/32].</p> <p>For the generation of a 50/50% duty cycle divided clock, the division range is restricted to [2, 65,536].</p> <p>Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0</p>
7 : 3	FRAC5_DIV	<p>Fractional division by (FRAC5_DIV/32). Allows for fractional divisions in the range [0, 31/32]. Note that fractional division results in clock jitter as some clock periods may be 1 HFCLK cycle longer than other clock periods.</p> <p>Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0</p>

### 16.1.26 PERI\_DIV\_16\_5\_CTL0 (continued)

0	EN	<p>Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.</p> <p>Note that this field is retained. As a result, the divider does NOT have to be re-enabled after transitioning from DeepSleep to Active power mode.</p> <p>Default Value: 0</p>
---	----	---

## 16.1.27 PERI\_DIV\_16\_5\_CTL1

Divider control register (for 16.5 divider)

Address: 0x40000404

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW					None		R
HW Access	R					None		RW
Name	FRAC5_DIV [7:3]					None [2:1]		EN

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	INT16_DIV [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	INT16_DIV [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 8	INT16_DIV	<p>Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: combined with fractional division, this divider type allows for a division in the range [1, 65,536 31/ 32] in 1/32 increments.</p> <p>For the generation of a divided clock, the division range is restricted to [2, 65,536 31/32].</p> <p>For the generation of a 50/50% duty cycle divided clock, the division range is restricted to [2, 65,536].</p> <p>Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0</p>
7 : 3	FRAC5_DIV	<p>Fractional division by (FRAC5_DIV/32). Allows for fractional divisions in the range [0, 31/32]. Note that fractional division results in clock jitter as some clock periods may be 1 HFCLK cycle longer than other clock periods.</p> <p>Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0</p>

**16.1.27 PERI\_DIV\_16\_5\_CTL1** (continued)

0	EN	<p>Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.</p> <p>Note that this field is retained. As a result, the divider does NOT have to be re-enabled after transitioning from DeepSleep to Active power mode.</p> <p>Default Value: 0</p>
---	----	---

## 16.1.28 PERI\_DIV\_16\_5\_CTL2

Divider control register (for 16.5 divider)

Address: 0x40000408

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW					None		R
HW Access	R					None		RW
Name	FRAC5_DIV [7:3]					None [2:1]		EN

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	INT16_DIV [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	INT16_DIV [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 8	INT16_DIV	<p>Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: combined with fractional division, this divider type allows for a division in the range [1, 65,536 31/32] in 1/32 increments.</p> <p>For the generation of a divided clock, the division range is restricted to [2, 65,536 31/32].</p> <p>For the generation of a 50/50% duty cycle divided clock, the division range is restricted to [2, 65,536].</p> <p>Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0</p>
7 : 3	FRAC5_DIV	<p>Fractional division by (FRAC5_DIV/32). Allows for fractional divisions in the range [0, 31/32]. Note that fractional division results in clock jitter as some clock periods may be 1 HFCLK cycle longer than other clock periods.</p> <p>Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0</p>

### 16.1.28 PERI\_DIV\_16\_5\_CTL2 (continued)

0	EN	<p>Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.</p> <p>Note that this field is retained. As a result, the divider does NOT have to be re-enabled after transitioning from DeepSleep to Active power mode.</p> <p>Default Value: 0</p>
---	----	---

## 16.1.29 PERI\_DIV\_24\_5\_CTL

Divider control register (for 24.5 divider)

Address: 0x40000500

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW					None		R
HW Access	R					None		RW
Name	FRAC5_DIV [7:3]					None [2:1]		EN

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	INT24_DIV [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	INT24_DIV [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	INT24_DIV [31:24]							

Bits	Name	Description
31 : 8	INT24_DIV	<p>Integer division by (1+INT24_DIV). Allows for integer divisions in the range [1, 16,777,216]. Note: combined with fractional division, this divider type allows for a division in the range [1, 16,777,216 31/32] in 1/32 increments.</p> <p>For the generation of a divided clock, the integer division range is restricted to [2, 16,777,216 31/32].</p> <p>For the generation of a 50/50% duty cycle divided clock, the division range is restricted to [2, 16,777,216].</p> <p>Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0</p>
7 : 3	FRAC5_DIV	<p>Fractional division by (FRAC5_DIV/32). Allows for fractional divisions in the range [0, 31/32]. Note that fractional division results in clock jitter as some clock periods may be 1 HFCLK cycle longer than other clock periods.</p> <p>Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0</p>

### 16.1.29 PERI\_DIV\_24\_5\_CTL (continued)

0	EN	<p>Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.</p> <p>Note that this field is retained. As a result, the divider does NOT have to be re-enabled after transitioning from DeepSleep to Active power mode.</p> <p>Default Value: 0</p>
---	----	---

## 16.1.30 PERI\_TR\_CTL

Trigger control register

Address: 0x40000600

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW						
HW Access	None	R						
Name	None	TR_SEL [6:0]						

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW			
HW Access	None				R			
Name	None [15:12]				TR_GROUP [11:8]			

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	RW							
Name	TR_COUNT [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	None					
HW Access	RW1C	R	None					
Name	TR_ACT	TR_OUT	None [29:24]					

Bits	Name	Description
31	TR_ACT	SW sets this field to '1' by to activate (set to '1') a trigger as identified by TR_SEL and TR_OUT for TR_COUNT cycles. HW sets this field to '0' when the cycle counter is decremented to "0". Note: a TR_COUNT value of 255 is a special case and trigger activation is under direct control of the TR_ACT field (the counter is not decremented). Default Value: 0
30	TR_OUT	Specifies whether trigger activation is for a specific input or output trigger of the trigger multiplexer. Activation of a specific input trigger, will result in activation of all output triggers that have the specific input trigger selected through their TR_OUT_CTL.SEL field. Activation of a specific output trigger, will result in activation of the specified TR_SEL output trigger only. '0': TR_SEL selection and trigger activation is for an input trigger to the trigger multiplexer. '1': TR_SEL selection and trigger activation is for an output trigger from the trigger multiplexer. Default Value: 0
23 : 16	TR_COUNT	Amount of cycles a specific trigger is activated. During activation (TR_ACT is '1'), HW decrements this field to "0" using a cycle counter. During activation, SW should not modify this register field. A value of 255 is a special case: HW does NOT decrement this field to "0" and trigger activation is under direct control of TR_ACT: when TR_ACT is '1' the trigger is activated and when TR_ACT is '0' the trigger is deactivated. Default Value: 0

### 16.1.30 PERI\_TR\_CTL (continued)

11 : 8	TR_GROUP	Specifies the trigger group. Default Value: 0
6 : 0	TR_SEL	Specifies the activated trigger when TR_ACT is '1'. TR_OUT specifies whether the activated trigger is an input trigger or output trigger to the trigger multiplexer. During activation (TR_ACT is '1'), SW should not modify this register field. If the specified trigger is not present, the trigger activation has no effect. Default Value: 0

# 17 PRGIO\_PRT0 Registers



This section discusses the PRGIO\_PRT registers. It lists all the registers in mapping tables, in address order.

## 17.1 Register Details

Register Name	Address
PRGIO_PRT0_CTL	0x40050000
PRGIO_PRT0_SYNC_CTL	0x40050010
PRGIO_PRT0_LUT_SEL0	0x40050020
PRGIO_PRT0_LUT_SEL1	0x40050024
PRGIO_PRT0_LUT_SEL2	0x40050028
PRGIO_PRT0_LUT_SEL3	0x4005002C
PRGIO_PRT0_LUT_SEL4	0x40050030
PRGIO_PRT0_LUT_SEL5	0x40050034
PRGIO_PRT0_LUT_SEL6	0x40050038
PRGIO_PRT0_LUT_SEL7	0x4005003C
PRGIO_PRT0_LUT_CTL0	0x40050040
PRGIO_PRT0_LUT_CTL1	0x40050044
PRGIO_PRT0_LUT_CTL2	0x40050048
PRGIO_PRT0_LUT_CTL3	0x4005004C
PRGIO_PRT0_LUT_CTL4	0x40050050
PRGIO_PRT0_LUT_CTL5	0x40050054
PRGIO_PRT0_LUT_CTL6	0x40050058
PRGIO_PRT0_LUT_CTL7	0x4005005C
PRGIO_PRT0_DU_SEL	0x400500C0
PRGIO_PRT0_DU_CTL	0x400500C4
PRGIO_PRT0_DATA	0x400500F0

## 17.1.1 PRGIO\_PRT0\_CTL

Control register

Address: 0x40050000

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	BYPASS [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW			
HW Access	None				R			
Name	None [15:13]				CLOCK_SRC [12:8]			

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None					RW	RW
HW Access	R	None					R	R
Name	ENABLED	None [30:26]					PIPELINE_EN	HLD_OVR

Bits	Name	Description
31	ENABLED	<p>Enable for programmable IO. Should only be set to '1' when the programmable IO is completely configured:</p> <p>'0': Disabled (signals are bypassed; behavior as if BYPASS is 0xFF). When disabled, the block (data unit and LUTs) reset is activated.</p> <p>If the IP is disabled:</p> <ul style="list-style-type: none"> <li>- The PIPELINE_EN register field should be set to '1', to ensure low power consumption by preventing combinatorial loops.</li> <li>- The CLOCK_SRC register field should be set to "20"- "30" (clock is constant '0'), to ensure low power consumption.</li> </ul> <p>'1': Enabled. Once enabled, it takes 3 "clk_block" clock cycles till the block reset is de-activated and the block becomes fully functional. This ensures that the IO pins' input synchronizer states are flushed when the block is fully functional.</p> <p>Default Value: 0</p>
25	PIPELINE_EN	<p>Enable for pipeline register:</p> <p>'0': Disabled (register is bypassed).</p> <p>'1': Enabled.</p> <p>Default Value: 1</p>

### 17.1.1 PRGIO\_PRT0\_CTL (continued)

24	HLD_OVR	<p>IO cell hold override functionality. In DeepSleep power mode, the HSIOM holds the IO cell output and output enable signals by default. This is undesirable if the PRGIO is supposed to deliver DeepSleep output functionality on these IO pads. This field is used to control the hold override functionality from the PRGIO:</p> <p>GPIO hold-override functionality in DeepSleep:</p> <p>'0': The HSIOM controls the GPIO functionality in DeepSleep</p> <p>'1': In bypass mode (ENABLED is '0' or BYPASS[i] is '1'), the HSIOM controls GPIO. In NON bypass mode (ENABLED is '1' and BYPASS[i] is '0'), the PRGIO controls the GPIO functionality in DeepSleep power mode.</p> <p>Default Value: Undefined</p>
12 : 8	CLOCK_SRC	<p>Clock ("clk_block") and reset ("rst_block_n") source selection:</p> <p>"0": io_data_in[0]/'1'.</p> <p>...</p> <p>"7": io_data_in[7]/'1'.</p> <p>"8": chip_data[0]/'1'.</p> <p>...</p> <p>"15": chip_data[7]/'1'.</p> <p>"16": clk_prgio/rst_sys_act_n. Used for Active mode synchronous logic on "clk_prgio". This selection is intended for synchronous operation on a PCLK specified clock frequency ("clock_prgio"). Note that the block's clocked elements are frequency aligned, but NOT phase aligned to "clk_sys". This selection asserts reset in any power mode other than Active i.e. PRGIO is active only in Active power mode with clock from peripheral divider</p> <p>"17": clk_prgio/rst_sys_dpslp_n. Used for DeepSleep mode synchronous logic on "clk_prgio" (note that "clk_prgio" is NOT available in DeepSleep power mode). This selection is intended for synchronous operation on a PCLK specified clock frequency ("clock_prgio"). This selection enables PRGIO in all power modes with clock from peripheral divider but the clock will not be active in DeepSleep power mode (i.e only asynchronous/combinational logics will work in DeepSleep).</p> <p>"19": clk_lf/rst_lf_dpslp_n (note that "clk_lf" is only available in DeepSleep power mode). This selection is intended for synchronous operation on "clk_lf". Note that the block's clocked elements are frequency aligned, but NOT phase aligned to other "clk_lf" clocked elements. This selection enables PRGIO in all power modes with clock from ILO (clk_lf) synchronous operations in DeepSleep will use clk_lf.</p> <p>"20"-"30": Clock source is constant '0'. Any of these clock sources should be selected when the IP is disabled to ensure low power consumption.</p> <p>"31": clk_sys/'1'. This selection is NOT intended for "clk_sys" operation, but for asynchronous operation: three "clk_sys" cycles after enabling the IP, the IP is fully functional (reset is de-activated). To be used for asynchronous (clockless) block functionality.</p> <p>Default Value: 20</p>
7 : 0	BYPASS	<p>Bypass of the programmable IO - BYPASS[i] is for IO pin i.</p> <p>'0': No bypass</p> <p>'1': Bypass</p> <p>Default Value: Undefined</p>

## 17.1.2 PRGIO\_PRT0\_SYNC\_CTL

Synchronization control register

Address: 0x40050010

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	IO_SYNC_EN [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	CHIP_SYNC_EN [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 8	CHIP_SYNC_EN	Synchronization of the chip input signals to "clk_block", one bit for each input: CHIP_SYNC_EN[i] is for input i. '0': No synchronization. '1': Synchronization. Default Value: Undefined
7 : 0	IO_SYNC_EN	Synchronization of the IO pin input signals to "clk_block", one bit for each IO pin: IO_SYNC_EN[i] is for IO pin i. '0': No synchronization. '1': Synchronization. Default Value: Undefined

## 17.1.3 PRGIO\_PRT0\_LUT\_SEL0

LUT component input selection

Address: 0x40050020

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				LUT_TR0_SEL [3:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	None				RW			
HW Access	None				R			
Name	None [15:12]				LUT_TR1_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				LUT_TR2_SEL [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11 : 8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined

### 17.1.3 PRGIO\_PRT0\_LUT\_SEL0 (continued)

3 : 0	LUT_TR0_SEL	<p>LUT input signal "tr0_in" source selection:</p> <p>"0": Data unit output.</p> <p>"1": LUT 1 output.</p> <p>"2": LUT 2 output.</p> <p>"3": LUT 3 output.</p> <p>"4": LUT 4 output.</p> <p>"5": LUT 5 output.</p> <p>"6": LUT 6 output.</p> <p>"7": LUT 7 output.</p> <p>"8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7).</p> <p>"9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7).</p> <p>"10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7).</p> <p>"11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7).</p> <p>"12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7).</p> <p>"13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7).</p> <p>"14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7).</p> <p>"15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7).</p> <p>Default Value: Undefined</p>
-------	-------------	--

## 17.1.4 PRGIO\_PRT0\_LUT\_SEL1

LUT component input selection

Address: 0x40050024

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				LUT_TR0_SEL [3:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	None				RW			
HW Access	None				R			
Name	None [15:12]				LUT_TR1_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				LUT_TR2_SEL [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11 : 8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined

### 17.1.4 PRGIO\_PRT0\_LUT\_SEL1 (continued)

3 : 0	LUT_TR0_SEL	<p>LUT input signal "tr0_in" source selection:</p> <p>"0": Data unit output.</p> <p>"1": LUT 1 output.</p> <p>"2": LUT 2 output.</p> <p>"3": LUT 3 output.</p> <p>"4": LUT 4 output.</p> <p>"5": LUT 5 output.</p> <p>"6": LUT 6 output.</p> <p>"7": LUT 7 output.</p> <p>"8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7).</p> <p>"9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7).</p> <p>"10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7).</p> <p>"11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7).</p> <p>"12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7).</p> <p>"13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7).</p> <p>"14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7).</p> <p>"15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7).</p> <p>Default Value: Undefined</p>
-------	-------------	--

## 17.1.5 PRGIO\_PRT0\_LUT\_SEL2

LUT component input selection

Address: 0x40050028

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				LUT_TR0_SEL [3:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	None				RW			
HW Access	None				R			
Name	None [15:12]				LUT_TR1_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				LUT_TR2_SEL [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11 : 8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined

### 17.1.5 PRGIO\_PRT0\_LUT\_SEL2 (continued)

3 : 0	LUT_TR0_SEL	<p>LUT input signal "tr0_in" source selection:</p> <p>"0": Data unit output.</p> <p>"1": LUT 1 output.</p> <p>"2": LUT 2 output.</p> <p>"3": LUT 3 output.</p> <p>"4": LUT 4 output.</p> <p>"5": LUT 5 output.</p> <p>"6": LUT 6 output.</p> <p>"7": LUT 7 output.</p> <p>"8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7).</p> <p>"9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7).</p> <p>"10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7).</p> <p>"11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7).</p> <p>"12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7).</p> <p>"13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7).</p> <p>"14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7).</p> <p>"15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7).</p> <p>Default Value: Undefined</p>
-------	-------------	--

## 17.1.6 PRGIO\_PRT0\_LUT\_SEL3

LUT component input selection

Address: 0x4005002C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				LUT_TR0_SEL [3:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	None				RW			
HW Access	None				R			
Name	None [15:12]				LUT_TR1_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				LUT_TR2_SEL [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11 : 8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined

### 17.1.6 PRGIO\_PRT0\_LUT\_SEL3 (continued)

3 : 0	LUT_TR0_SEL	<p>LUT input signal "tr0_in" source selection:</p> <p>"0": Data unit output.</p> <p>"1": LUT 1 output.</p> <p>"2": LUT 2 output.</p> <p>"3": LUT 3 output.</p> <p>"4": LUT 4 output.</p> <p>"5": LUT 5 output.</p> <p>"6": LUT 6 output.</p> <p>"7": LUT 7 output.</p> <p>"8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7).</p> <p>"9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7).</p> <p>"10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7).</p> <p>"11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7).</p> <p>"12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7).</p> <p>"13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7).</p> <p>"14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7).</p> <p>"15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7).</p> <p>Default Value: Undefined</p>
-------	-------------	--

## 17.1.7 PRGIO\_PRT0\_LUT\_SEL4

LUT component input selection

Address: 0x40050030

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				LUT_TR0_SEL [3:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	None				RW			
HW Access	None				R			
Name	None [15:12]				LUT_TR1_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				LUT_TR2_SEL [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11 : 8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined

### 17.1.7 PRGIO\_PRT0\_LUT\_SEL4 (continued)

3 : 0	LUT_TR0_SEL	<p>LUT input signal "tr0_in" source selection:</p> <p>"0": Data unit output.</p> <p>"1": LUT 1 output.</p> <p>"2": LUT 2 output.</p> <p>"3": LUT 3 output.</p> <p>"4": LUT 4 output.</p> <p>"5": LUT 5 output.</p> <p>"6": LUT 6 output.</p> <p>"7": LUT 7 output.</p> <p>"8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7).</p> <p>"9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7).</p> <p>"10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7).</p> <p>"11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7).</p> <p>"12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7).</p> <p>"13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7).</p> <p>"14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7).</p> <p>"15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7).</p> <p>Default Value: Undefined</p>
-------	-------------	--

## 17.1.8 PRGIO\_PRT0\_LUT\_SEL5

LUT component input selection

Address: 0x40050034

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				LUT_TR0_SEL [3:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	None				RW			
HW Access	None				R			
Name	None [15:12]				LUT_TR1_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				LUT_TR2_SEL [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11 : 8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined

### 17.1.8 PRGIO\_PRT0\_LUT\_SEL5 (continued)

3 : 0	LUT_TR0_SEL	<p>LUT input signal "tr0_in" source selection:</p> <p>"0": Data unit output.</p> <p>"1": LUT 1 output.</p> <p>"2": LUT 2 output.</p> <p>"3": LUT 3 output.</p> <p>"4": LUT 4 output.</p> <p>"5": LUT 5 output.</p> <p>"6": LUT 6 output.</p> <p>"7": LUT 7 output.</p> <p>"8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7).</p> <p>"9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7).</p> <p>"10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7).</p> <p>"11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7).</p> <p>"12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7).</p> <p>"13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7).</p> <p>"14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7).</p> <p>"15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7).</p> <p>Default Value: Undefined</p>
-------	-------------	--

## 17.1.9 PRGIO\_PRT0\_LUT\_SEL6

LUT component input selection

Address: 0x40050038

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				LUT_TR0_SEL [3:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	None				RW			
HW Access	None				R			
Name	None [15:12]				LUT_TR1_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				LUT_TR2_SEL [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11 : 8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined

### 17.1.9 PRGIO\_PRT0\_LUT\_SEL6 (continued)

3 : 0	LUT_TR0_SEL	<p>LUT input signal "tr0_in" source selection:</p> <p>"0": Data unit output.</p> <p>"1": LUT 1 output.</p> <p>"2": LUT 2 output.</p> <p>"3": LUT 3 output.</p> <p>"4": LUT 4 output.</p> <p>"5": LUT 5 output.</p> <p>"6": LUT 6 output.</p> <p>"7": LUT 7 output.</p> <p>"8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7).</p> <p>"9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7).</p> <p>"10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7).</p> <p>"11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7).</p> <p>"12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7).</p> <p>"13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7).</p> <p>"14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7).</p> <p>"15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7).</p> <p>Default Value: Undefined</p>
-------	-------------	--

## 17.1.10 PRGIO\_PRT0\_LUT\_SEL7

LUT component input selection

Address: 0x4005003C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				LUT_TR0_SEL [3:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	None				RW			
HW Access	None				R			
Name	None [15:12]				LUT_TR1_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				LUT_TR2_SEL [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19 : 16	LUT_TR2_SEL	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL. Default Value: Undefined
11 : 8	LUT_TR1_SEL	LUT input signal "tr1_in" source selection: "0": LUT 0 output. "1": LUT 1 output. "2": LUT 2 output. "3": LUT 3 output. "4": LUT 4 output. "5": LUT 5 output. "6": LUT 6 output. "7": LUT 7 output. "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7). "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7). "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7). "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7). "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7). "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7). "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7). "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7). Default Value: Undefined

### 17.1.10 PRGIO\_PRT0\_LUT\_SEL7 (continued)

3 : 0	LUT_TR0_SEL	<p>LUT input signal "tr0_in" source selection:</p> <p>"0": Data unit output.</p> <p>"1": LUT 1 output.</p> <p>"2": LUT 2 output.</p> <p>"3": LUT 3 output.</p> <p>"4": LUT 4 output.</p> <p>"5": LUT 5 output.</p> <p>"6": LUT 6 output.</p> <p>"7": LUT 7 output.</p> <p>"8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7).</p> <p>"9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7).</p> <p>"10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7).</p> <p>"11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7).</p> <p>"12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7).</p> <p>"13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7).</p> <p>"14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7).</p> <p>"15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7).</p> <p>Default Value: Undefined</p>
-------	-------------	--

## 17.1.11 PRGIO\_PRT0\_LUT\_CTL0

LUT component control register

Address: 0x40050040

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	LUT [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						LUT_OPC [9:8]	

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9 : 8	LUT_OPC	<p>LUT opcode specifies the LUT operation:</p> <p>"0": Combinatorial output, no feedback.  <math>tr\_out = LUT[\{tr2\_in, tr1\_in, tr0\_in\}]</math>.</p> <p>"1": Combinatorial output, feedback.  <math>tr\_out = LUT[\{lut\_reg, tr1\_in, tr0\_in\}]</math>.</p> <p>On clock:  <math>lut\_reg \leq tr\_in2</math>.</p> <p>"2": Sequential output, no feedback.  <math>temp = LUT[\{tr2\_in, tr1\_in, tr0\_in\}]</math>.  <math>tr\_out = lut\_reg</math>.</p> <p>On clock:  <math>lut\_reg \leq temp</math>.</p> <p>"3": Register with asynchronous set and reset.  <math>tr\_out = lut\_reg</math>.  <math>enable = (tr2\_in \wedge LUT[4]) \vee LUT[5]</math>.  <math>set = enable \wedge (tr1\_in \wedge LUT[2]) \wedge LUT[3]</math>.  <math>clr = enable \wedge (tr0\_in \wedge LUT[0]) \wedge LUT[1]</math>.</p> <p>Asynchronously (no clock required):  <math>lut\_reg \leq if (clr) '0' else if (set) '1'</math></p> <p>Default Value: Undefined</p>

### 17.1.11 PRGIO\_PRT0\_LUT\_CTL0 (continued)

7 : 0	LUT	<p>LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg).</p> <p>Default Value: Undefined</p>
-------	-----	---

## 17.1.12 PRGIO\_PRT0\_LUT\_CTL1

LUT component control register

Address: 0x40050044

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	LUT [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						LUT_OPC [9:8]	

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9 : 8	LUT_OPC	<p>LUT opcode specifies the LUT operation:</p> <p>"0": Combinatorial output, no feedback.  <math>tr\_out = LUT[\{tr2\_in, tr1\_in, tr0\_in\}]</math>.</p> <p>"1": Combinatorial output, feedback.  <math>tr\_out = LUT[\{lut\_reg, tr1\_in, tr0\_in\}]</math>.</p> <p>On clock:  <math>lut\_reg \leq tr\_in2</math>.</p> <p>"2": Sequential output, no feedback.  <math>temp = LUT[\{tr2\_in, tr1\_in, tr0\_in\}]</math>.  <math>tr\_out = lut\_reg</math>.</p> <p>On clock:  <math>lut\_reg \leq temp</math>.</p> <p>"3": Register with asynchronous set and reset.  <math>tr\_out = lut\_reg</math>.  <math>enable = (tr2\_in \wedge LUT[4]) \vee LUT[5]</math>.  <math>set = enable \wedge (tr1\_in \wedge LUT[2]) \wedge LUT[3]</math>.  <math>clr = enable \wedge (tr0\_in \wedge LUT[0]) \wedge LUT[1]</math>.</p> <p>Asynchronously (no clock required):  <math>lut\_reg \leq \text{if } (clr) '0' \text{ else if } (set) '1'</math></p> <p>Default Value: Undefined</p>

### 17.1.12 PRGIO\_PRT0\_LUT\_CTL1 (continued)

7 : 0	LUT	<p>LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg).</p> <p>Default Value: Undefined</p>
-------	-----	---

## 17.1.13 PRGIO\_PRT0\_LUT\_CTL2

LUT component control register

Address: 0x40050048

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	LUT [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						LUT_OPC [9:8]	

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9 : 8	LUT_OPC	<p>LUT opcode specifies the LUT operation:</p> <p>"0": Combinatorial output, no feedback.  <math>tr\_out = LUT[\{tr2\_in, tr1\_in, tr0\_in\}]</math>.</p> <p>"1": Combinatorial output, feedback.  <math>tr\_out = LUT[\{lut\_reg, tr1\_in, tr0\_in\}]</math>.</p> <p>On clock:  <math>lut\_reg \leq tr\_in2</math>.</p> <p>"2": Sequential output, no feedback.  <math>temp = LUT[\{tr2\_in, tr1\_in, tr0\_in\}]</math>.  <math>tr\_out = lut\_reg</math>.</p> <p>On clock:  <math>lut\_reg \leq temp</math>.</p> <p>"3": Register with asynchronous set and reset.  <math>tr\_out = lut\_reg</math>.  <math>enable = (tr2\_in \wedge LUT[4]) \vee LUT[5]</math>.  <math>set = enable \wedge (tr1\_in \wedge LUT[2]) \wedge LUT[3]</math>.  <math>clr = enable \wedge (tr0\_in \wedge LUT[0]) \wedge LUT[1]</math>.</p> <p>Asynchronously (no clock required):  <math>lut\_reg \leq if (clr) '0' else if (set) '1'</math></p> <p>Default Value: Undefined</p>

### 17.1.13 PRGIO\_PRT0\_LUT\_CTL2 (continued)

7 : 0	LUT	<p>LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg).</p> <p>Default Value: Undefined</p>
-------	-----	---

## 17.1.14 PRGIO\_PRT0\_LUT\_CTL3

LUT component control register

Address: 0x4005004C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	LUT [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						LUT_OPC [9:8]	

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9 : 8	LUT_OPC	<p>LUT opcode specifies the LUT operation:</p> <p>"0": Combinatorial output, no feedback.  <math>tr\_out = LUT[\{tr2\_in, tr1\_in, tr0\_in\}]</math>.</p> <p>"1": Combinatorial output, feedback.  <math>tr\_out = LUT[\{lut\_reg, tr1\_in, tr0\_in\}]</math>.</p> <p>On clock:  <math>lut\_reg \leq tr\_in2</math>.</p> <p>"2": Sequential output, no feedback.  <math>temp = LUT[\{tr2\_in, tr1\_in, tr0\_in\}]</math>.  <math>tr\_out = lut\_reg</math>.</p> <p>On clock:  <math>lut\_reg \leq temp</math>.</p> <p>"3": Register with asynchronous set and reset.  <math>tr\_out = lut\_reg</math>.  <math>enable = (tr2\_in \wedge LUT[4]) \vee LUT[5]</math>.  <math>set = enable \wedge (tr1\_in \wedge LUT[2]) \wedge LUT[3]</math>.  <math>clr = enable \wedge (tr0\_in \wedge LUT[0]) \wedge LUT[1]</math>.</p> <p>Asynchronously (no clock required):  <math>lut\_reg \leq if (clr) '0' else if (set) '1'</math></p> <p>Default Value: Undefined</p>

### 17.1.14 PRGIO\_PRT0\_LUT\_CTL3 (continued)

7 : 0	LUT	LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg). Default Value: Undefined
-------	-----	--

## 17.1.15 PRGIO\_PRT0\_LUT\_CTL4

LUT component control register

Address: 0x40050050

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	LUT [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						LUT_OPC [9:8]	

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9 : 8	LUT_OPC	<p>LUT opcode specifies the LUT operation:</p> <p>"0": Combinatorial output, no feedback.  <math>tr\_out = LUT[\{tr2\_in, tr1\_in, tr0\_in\}]</math>.</p> <p>"1": Combinatorial output, feedback.  <math>tr\_out = LUT[\{lut\_reg, tr1\_in, tr0\_in\}]</math>.</p> <p>On clock:  <math>lut\_reg \leq tr\_in2</math>.</p> <p>"2": Sequential output, no feedback.  <math>temp = LUT[\{tr2\_in, tr1\_in, tr0\_in\}]</math>.  <math>tr\_out = lut\_reg</math>.</p> <p>On clock:  <math>lut\_reg \leq temp</math>.</p> <p>"3": Register with asynchronous set and reset.  <math>tr\_out = lut\_reg</math>.  <math>enable = (tr2\_in \wedge LUT[4]) \vee LUT[5]</math>.  <math>set = enable \wedge (tr1\_in \wedge LUT[2]) \wedge LUT[3]</math>.  <math>clr = enable \wedge (tr0\_in \wedge LUT[0]) \wedge LUT[1]</math>.</p> <p>Asynchronously (no clock required):  <math>lut\_reg \leq if (clr) '0' else if (set) '1'</math></p> <p>Default Value: Undefined</p>

### 17.1.15 PRGIO\_PRT0\_LUT\_CTL4 (continued)

7 : 0	LUT	<p>LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg).</p> <p>Default Value: Undefined</p>
-------	-----	---

## 17.1.16 PRGIO\_PRT0\_LUT\_CTL5

LUT component control register

Address: 0x40050054

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	LUT [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						LUT_OPC [9:8]	

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9 : 8	LUT_OPC	<p>LUT opcode specifies the LUT operation:</p> <p>"0": Combinatorial output, no feedback.  <math>tr\_out = LUT[\{tr2\_in, tr1\_in, tr0\_in\}]</math>.</p> <p>"1": Combinatorial output, feedback.  <math>tr\_out = LUT[\{lut\_reg, tr1\_in, tr0\_in\}]</math>.</p> <p>On clock:  <math>lut\_reg \leq tr\_in2</math>.</p> <p>"2": Sequential output, no feedback.  <math>temp = LUT[\{tr2\_in, tr1\_in, tr0\_in\}]</math>.  <math>tr\_out = lut\_reg</math>.</p> <p>On clock:  <math>lut\_reg \leq temp</math>.</p> <p>"3": Register with asynchronous set and reset.  <math>tr\_out = lut\_reg</math>.  <math>enable = (tr2\_in \wedge LUT[4]) \vee LUT[5]</math>.  <math>set = enable \wedge (tr1\_in \wedge LUT[2]) \wedge LUT[3]</math>.  <math>clr = enable \wedge (tr0\_in \wedge LUT[0]) \wedge LUT[1]</math>.</p> <p>Asynchronously (no clock required):  <math>lut\_reg \leq if (clr) '0' else if (set) '1'</math></p> <p>Default Value: Undefined</p>

### 17.1.16 PRGIO\_PRT0\_LUT\_CTL5 (continued)

7 : 0	LUT	<p>LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg).</p> <p>Default Value: Undefined</p>
-------	-----	---

## 17.1.17 PRGIO\_PRT0\_LUT\_CTL6

LUT component control register

Address: 0x40050058

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	LUT [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						LUT_OPC [9:8]	

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9 : 8	LUT_OPC	<p>LUT opcode specifies the LUT operation:</p> <p>"0": Combinatorial output, no feedback.  <math>tr\_out = LUT[\{tr2\_in, tr1\_in, tr0\_in\}]</math>.</p> <p>"1": Combinatorial output, feedback.  <math>tr\_out = LUT[\{lut\_reg, tr1\_in, tr0\_in\}]</math>.</p> <p>On clock:  <math>lut\_reg \leq tr\_in2</math>.</p> <p>"2": Sequential output, no feedback.  <math>temp = LUT[\{tr2\_in, tr1\_in, tr0\_in\}]</math>.  <math>tr\_out = lut\_reg</math>.</p> <p>On clock:  <math>lut\_reg \leq temp</math>.</p> <p>"3": Register with asynchronous set and reset.  <math>tr\_out = lut\_reg</math>.  <math>enable = (tr2\_in \wedge LUT[4]) \vee LUT[5]</math>.  <math>set = enable \wedge (tr1\_in \wedge LUT[2]) \wedge LUT[3]</math>.  <math>clr = enable \wedge (tr0\_in \wedge LUT[0]) \wedge LUT[1]</math>.</p> <p>Asynchronously (no clock required):  <math>lut\_reg \leq if (clr) '0' else if (set) '1'</math></p> <p>Default Value: Undefined</p>

### 17.1.17 PRGIO\_PRT0\_LUT\_CTL6 (continued)

7 : 0	LUT	<p>LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg).</p> <p>Default Value: Undefined</p>
-------	-----	---

## 17.1.18 PRGIO\_PRT0\_LUT\_CTL7

LUT component control register

Address: 0x4005005C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	LUT [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						LUT_OPC [9:8]	

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9 : 8	LUT_OPC	<p>LUT opcode specifies the LUT operation:</p> <p>"0": Combinatorial output, no feedback.  <math>tr\_out = LUT[\{tr2\_in, tr1\_in, tr0\_in\}]</math>.</p> <p>"1": Combinatorial output, feedback.  <math>tr\_out = LUT[\{lut\_reg, tr1\_in, tr0\_in\}]</math>.</p> <p>On clock:  <math>lut\_reg \leq tr\_in2</math>.</p> <p>"2": Sequential output, no feedback.  <math>temp = LUT[\{tr2\_in, tr1\_in, tr0\_in\}]</math>.  <math>tr\_out = lut\_reg</math>.</p> <p>On clock:  <math>lut\_reg \leq temp</math>.</p> <p>"3": Register with asynchronous set and reset.  <math>tr\_out = lut\_reg</math>.  <math>enable = (tr2\_in \wedge LUT[4]) \vee LUT[5]</math>.  <math>set = enable \wedge (tr1\_in \wedge LUT[2]) \wedge LUT[3]</math>.  <math>clr = enable \wedge (tr0\_in \wedge LUT[0]) \wedge LUT[1]</math>.</p> <p>Asynchronously (no clock required):  <math>lut\_reg \leq if (clr) '0' else if (set) '1'</math></p> <p>Default Value: Undefined</p>

### 17.1.18 PRGIO\_PRT0\_LUT\_CTL7 (continued)

7 : 0	LUT	<p>LUT configuration. Depending on the LUT opcode LUT_OPC, the internal state lut_reg (captured in a flip-flop) and the LUT input signals tr0_in, tr1_in, tr2_in, the LUT configuration is used to determine the LUT output signal(tr_out) and the next sequential state (lut_reg).</p> <p>Default Value: Undefined</p>
-------	-----	---

## 17.1.19 PRGIO\_PRT0\_DU\_SEL

Data unit component input selection

Address: 0x400500C0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				DU_TR0_SEL [3:0]			

  

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW			
HW Access	None				R			
Name	None [15:12]				DU_TR1_SEL [11:8]			

  

Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				DU_TR2_SEL [19:16]			

  

Bits	31	30	29	28	27	26	25	24
SW Access	None		RW		None		RW	
HW Access	None		R		None		R	
Name	None [31:30]		DU_DATA1_SEL [29:28]		None [27:26]		DU_DATA0_SEL [25:24]	

Bits	Name	Description
29 : 28	DU_DATA1_SEL	Data unit input data "data1_in" source selection. Encoding is the same as for DU_DATA0_SEL. Default Value: Undefined
25 : 24	DU_DATA0_SEL	Data unit input data "data0_in" source selection: "0": Constant "0". "1": chip_data[7:0]. "2": io_data_in[7:0]. "3": PRGIO_PRTx_DATA.DATA register field. Default Value: Undefined
19 : 16	DU_TR2_SEL	Data unit input signal "tr2_in" source selection. Encoding is the same as for DU_TR0_SEL. Default Value: Undefined
11 : 8	DU_TR1_SEL	Data unit input signal "tr1_in" source selection. Encoding is the same as for DU_TR0_SEL. Default Value: Undefined

### 17.1.19 PRGIO\_PRT0\_DU\_SEL (continued)

3 : 0	DU_TR0_SEL	<p>Data unit input signal "tr0_in" source selection:</p> <p>"0": Constant '0'.</p> <p>"1": Constant '1'.</p> <p>"2": Data unit output.</p> <p>"10-3": LUT 7 - 0 outputs.</p> <p>Otherwise: Undefined.</p> <p>Default Value: Undefined</p>
-------	------------	---

## 17.1.20 PRGIO\_PRT0\_DU\_CTL

Data unit component control register

Address: 0x400500C4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None					RW		
HW Access	None					R		
Name	None [7:3]					DU_SIZE [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None					RW		
HW Access	None					R		
Name	None [15:12]					DU_OPC [11:8]		

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11 : 8	DU_OPC	Data unit opcode specifies the data unit operation: "1": INCR "2": DECR "3": INCR_WRAP "4": DECR_WRAP "5": INCR_DECR "6": INCR_DECR_WRAP "7": ROR "8": SHR "9": AND_OR "10": SHR_MAJ3 "11": SHR_EQL. Otherwise: Undefined. Default Value: Undefined
2 : 0	DU_SIZE	Size/width of the data unit data operands (in bits) is DU_SIZE+1. E.g., if DU_SIZE is 7, the width is 8 bits. Default Value: Undefined

## 17.1.21 PRGIO\_PRT0\_DATA

Data register

Address: 0x400500F0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	DATA [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	DATA	Data unit input data source. Default Value: Undefined

# 18 CoreSight ROM Table Registers



This section discusses the ROM Table registers. It lists all the registers in mapping tables, in address order.

## 18.1 Register Details

Register Name	Address
<a href="#">ROMTABLE_ADDR</a>	0xF0000000
<a href="#">ROMTABLE_DID</a>	0xF0000FCC
<a href="#">ROMTABLE_PID4</a>	0xF0000FD0
<a href="#">ROMTABLE_PID5</a>	0xF0000FD4
<a href="#">ROMTABLE_PID6</a>	0xF0000FD8
<a href="#">ROMTABLE_PID7</a>	0xF0000FDC
<a href="#">ROMTABLE_PID0</a>	0xF0000FE0
<a href="#">ROMTABLE_PID1</a>	0xF0000FE4
<a href="#">ROMTABLE_PID2</a>	0xF0000FE8
<a href="#">ROMTABLE_PID3</a>	0xF0000FEC
<a href="#">ROMTABLE_CID0</a>	0xF0000FF0
<a href="#">ROMTABLE_CID1</a>	0xF0000FF4
<a href="#">ROMTABLE_CID2</a>	0xF0000FF8
<a href="#">ROMTABLE_CID3</a>	0xF0000FFC

## 18.1.1 ROMTABLE\_ADDR

Link to Cortex M0 ROM Table.

Address: 0xF0000000

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						R	R
HW Access	None						R	R
Name	None [7:2]						FORMAT_3 2BIT	PRESENT

Bits	15	14	13	12	11	10	9	8
SW Access	R				None			
HW Access	R				None			
Name	ADDR_OFFSET [15:12]				None [11:8]			

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	R							
Name	ADDR_OFFSET [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	R							
Name	ADDR_OFFSET [31:24]							

Bits	Name	Description
31 : 12	ADDR_OFFSET	Address offset of the Cortex-M0 ROM Table base address (0xe00f:f000) wrt. Cypress chip specific ROM Table base address (0xf000:0000). ADDR_OFFSET[19:0] = 0xe00f:f - 0xf000:0 = 0xf00f:f. Default Value: 983295
1	FORMAT_32BIT	ROM Table format: '0': 8-bit format. '1': 32-bit format. Default Value: 1
0	PRESENT	Entry present. Default Value: 1

## 18.1.2 ROMTABLE\_DID

Device Type Identifier register.

Address: 0xF0000FCC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	R							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	R							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	R							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	R							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	. Default Value: 1

## 18.1.3 ROMTABLE\_PID4

Peripheral Identification Register 4.

Address: 0xF0000FD0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R				R			
HW Access	R				R			
Name	COUNT [7:4]				JEP_CONTINUATION [3:0]			

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 4	COUNT	Size of ROM Table is $2^{\text{COUNT}} \times 4$ KByte. Default Value: 0
3 : 0	JEP_CONTINUATION	JEP106 continuation code. This value is product specific and specified as part of the product definition in the CPUSS.JEPCONTINUATION parameter. Default Value: Undefined

## 18.1.4 ROMTABLE\_PID5

Peripheral Identification Register 5.

Address: 0xF0000FD4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	R							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	R							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	R							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	R							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	. Default Value: 0

## 18.1.5 ROMTABLE\_PID6

Peripheral Identification Register 6.

Address: 0xF0000FD8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	R							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	R							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	R							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	R							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	. Default Value: 0

## 18.1.6 ROMTABLE\_PID7

Peripheral Identification Register 7.

Address: 0xF0000FDC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	R							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	R							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	R							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	R							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	. Default Value: 0

## 18.1.7 ROMTABLE\_PID0

Peripheral Identification Register 0.

Address: 0xF0000FE0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	R							
Name	PN_MIN [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	PN_MIN	JEP106 part number. 4 lsbs of CPUSS.PARTNUMBER parameter. These part numbers are maintained in spec 40-9500. Default Value: Undefined

## 18.1.8 ROMTABLE\_PID1

Peripheral Identification Register 1.

Address: 0xF0000FE4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R				R			
HW Access	R				R			
Name	JEPID_MIN [7:4]				PN_MAJ [3:0]			

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 4	JEPID_MIN	JEP106 vendor id. 4 lsbs of CPUSS.JEPID parameter. This number is maintained in spec 40-9500. Default Value: Undefined
3 : 0	PN_MAJ	JEP106 part number. 4 msbs of CPUSS.PARTNUMBER parameter. These part numbers are maintained in spec 40-9500. Default Value: Undefined

## 18.1.9 ROMTABLE\_PID2

Peripheral Identification Register 2.

Address: 0xF0000FE8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R				None	R		
HW Access	R				None	R		
Name	REV [7:4]				None	JEPID_MAJ [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 4	REV	Major REVersion number (chip specific). Identifies the design iteration of the component. For first tape out: 0x1. This field is implemented in RTL by an ECO-able tie-off structure and is incremented on subsequent tape outs. Default Value: Undefined
2 : 0	JEPID_MAJ	JEP106 vendor id. 4 msbs of CPUSS.JEPID parameter. This number is maintained in spec 40-9500. Default Value: Undefined

## 18.1.10 ROMTABLE\_PID3

Peripheral Identification Register 3.

Address: 0xF0000FEC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R				R			
HW Access	R				R			
Name	REV_AND [7:4]				CM [3:0]			

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 4	REV_AND	Minor REVision number (chip specific). For first tape out: 0x1. This field is implemented in RTL by an ECO-able tie-off structure and is incremented on subsequent tape outs. Default Value: Undefined
3 : 0	CM	Customer modified field. This field is used to track modifications to the original component design as a result of componenet IP reuse. Default Value: 0

## 18.1.11 ROMTABLE\_CID0

Component Identification Register 0.

Address: 0xF0000FF0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	R							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	R							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	R							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	R							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Component identification byte 0 of 4-byte component identification 0xB105:100D. Default Value: 13

## 18.1.12 ROMTABLE\_CID1

Component Identification Register 1.

Address: 0xF0000FF4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	R							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	R							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	R							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	R							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Component identification byte 1 of 4-byte component identification 0xB105:100D. Component class: "ROM Table". Default Value: 16

## 18.1.13 ROMTABLE\_CID2

Component Identification Register 2.

Address: 0xF0000FF8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	R							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	R							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	R							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	R							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Component identification byte 2 of 4-byte component identification 0xB105:100D. Default Value: 5

## 18.1.14 ROMTABLE\_CID3

Component Identification Register 3.

Address: 0xF0000FFC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	R							
Name	VALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	R							
Name	VALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	R							
Name	VALUE [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	R							
Name	VALUE [31:24]							

Bits	Name	Description
31 : 0	VALUE	Component identification byte 3 of 4-byte component identification 0xB105:100D. Default Value: 177

# 19 SAR Registers



This section discusses the SAR registers. It lists all the registers in mapping tables, in address order.

## 19.1 Register Details

Register Name	Address
<a href="#">SAR_CTRL</a>	0x403A0000
<a href="#">SAR_SAMPLE_CTRL</a>	0x403A0004
<a href="#">SAR_SAMPLE_TIME01</a>	0x403A0010
<a href="#">SAR_SAMPLE_TIME23</a>	0x403A0014
<a href="#">SAR_RANGE_THRES</a>	0x403A0018
<a href="#">SAR_RANGE_COND</a>	0x403A001C
<a href="#">SAR_CHAN_EN</a>	0x403A0020
<a href="#">SAR_START_CTRL</a>	0x403A0024
<a href="#">SAR_CHAN_CONFIG0</a>	0x403A0080
<a href="#">SAR_CHAN_CONFIG1</a>	0x403A0084
<a href="#">SAR_CHAN_CONFIG2</a>	0x403A0088
<a href="#">SAR_CHAN_CONFIG3</a>	0x403A008C
<a href="#">SAR_CHAN_CONFIG4</a>	0x403A0090
<a href="#">SAR_CHAN_CONFIG5</a>	0x403A0094
<a href="#">SAR_CHAN_CONFIG6</a>	0x403A0098
<a href="#">SAR_CHAN_CONFIG7</a>	0x403A009C
<a href="#">SAR_CHAN_CONFIG8</a>	0x403A00A0
<a href="#">SAR_CHAN_CONFIG9</a>	0x403A00A4
<a href="#">SAR_CHAN_CONFIG10</a>	0x403A00A8
<a href="#">SAR_CHAN_CONFIG11</a>	0x403A00AC
<a href="#">SAR_CHAN_CONFIG12</a>	0x403A00B0
<a href="#">SAR_CHAN_CONFIG13</a>	0x403A00B4
<a href="#">SAR_CHAN_CONFIG14</a>	0x403A00B8
<a href="#">SAR_CHAN_CONFIG15</a>	0x403A00BC
<a href="#">SAR_CHAN_WORK0</a>	0x403A0100
<a href="#">SAR_CHAN_WORK1</a>	0x403A0104
<a href="#">SAR_CHAN_WORK2</a>	0x403A0108

Register Name	Address
SAR_CHAN_WORK3	0x403A010C
SAR_CHAN_WORK4	0x403A0110
SAR_CHAN_WORK5	0x403A0114
SAR_CHAN_WORK6	0x403A0118
SAR_CHAN_WORK7	0x403A011C
SAR_CHAN_WORK8	0x403A0120
SAR_CHAN_WORK9	0x403A0124
SAR_CHAN_WORK10	0x403A0128
SAR_CHAN_WORK11	0x403A012C
SAR_CHAN_WORK12	0x403A0130
SAR_CHAN_WORK13	0x403A0134
SAR_CHAN_WORK14	0x403A0138
SAR_CHAN_WORK15	0x403A013C
SAR_CHAN_RESULT0	0x403A0180
SAR_CHAN_RESULT1	0x403A0184
SAR_CHAN_RESULT2	0x403A0188
SAR_CHAN_RESULT3	0x403A018C
SAR_CHAN_RESULT4	0x403A0190
SAR_CHAN_RESULT5	0x403A0194
SAR_CHAN_RESULT6	0x403A0198
SAR_CHAN_RESULT7	0x403A019C
SAR_CHAN_RESULT8	0x403A01A0
SAR_CHAN_RESULT9	0x403A01A4
SAR_CHAN_RESULT10	0x403A01A8
SAR_CHAN_RESULT11	0x403A01AC
SAR_CHAN_RESULT12	0x403A01B0
SAR_CHAN_RESULT13	0x403A01B4
SAR_CHAN_RESULT14	0x403A01B8
SAR_CHAN_RESULT15	0x403A01BC
SAR_CHAN_WORK_UPDATED	0x403A0200
SAR_CHAN_RESULT_UPDATED	0x403A0204
SAR_CHAN_WORK_NEWVALUE	0x403A0208
SAR_CHAN_RESULT_NEWVALUE	0x403A020C
SAR_INTR	0x403A0210
SAR_INTR_SET	0x403A0214
SAR_INTR_MASK	0x403A0218
SAR_INTR_MASKED	0x403A021C
SAR_SATURATE_INTR	0x403A0220
SAR_SATURATE_INTR_SET	0x403A0224
SAR_SATURATE_INTR_MASK	0x403A0228
SAR_SATURATE_INTR_MASKED	0x403A022C
SAR_RANGE_INTR	0x403A0230

Register Name	Address
SAR_RANGE_INTR_SET	0x403A0234
SAR_RANGE_INTR_MASK	0x403A0238
SAR_RANGE_INTR_MASKED	0x403A023C
SAR_INTR_CAUSE	0x403A0240
SAR_INJ_CHAN_CONFIG	0x403A0280
SAR_INJ_RESULT	0x403A0290
SAR_STATUS	0x403A02A0
SAR_AVG_STAT	0x403A02A4
SAR_MUX_SWITCH0	0x403A0300
SAR_MUX_SWITCH_CLEAR0	0x403A0304
SAR_MUX_SWITCH_HW_CTRL	0x403A0340
SAR_MUX_SWITCH_STATUS	0x403A0348
SAR_PUMP_CTRL	0x403A0380
SAR_ANA_TRIM	0x403A0F00

## 19.1.1 SAR\_CTRL

Analog control register.

Address: 0x403A0000

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW			None			
HW Access	R	R			None			
Name	VREF_BYP_CAP_EN	VREF_SEL [6:4]			None [3:0]			

Bits	15	14	13	12	11	10	9	8
SW Access	RW		RW	None	RW			None
HW Access	R		R	None	R			None
Name	PWR_CTRL_VREF [15:14]		SAR_HW_CTRL_NEG_VREF	None	NEG_SEL [11:9]			None

Bits	23	22	21	20	19	18	17	16
SW Access	None		RW	RW	RW			
HW Access	None		R	R	R			
Name	None [23:22]		REFBUF_EN	BOOSTPUMP_EN	SPARE [19:16]			

Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	RW	RW	RW	None	RW	
HW Access	R	R	R	R	R	None	R	
Name	ENABLED	SWITCH_DISABLE	DSI_MODE	DSI_SYNC_CONFIG	DEEPSLEEP_ON	None	ICONT_LV [25:24]	

Bits	Name	Description
31	ENABLED	- 0: SAR disabled (put analog in power down and stop clocks), also can clear FW_TRIGGER and INJ_START_EN (if not tailgating) on write. - 1: SAR enabled. Default Value: 0
30	SWITCH_DISABLE	Disable SAR sequencer from enabling routing switches (firmware can always close switches independent of this control) - 0: Normal mode, SAR sequencer changes switches according to pin address in channel configurations - 1: Switches disabled, SAR sequencer does not enable any switches, it is the responsibility of the firmware to set the switches to route the signal to be converted through the SARMUX Default Value: 0

## 19.1.1 SAR\_CTRL (continued)

29	DSI_MODE	<p>SAR sequencer takes configuration from DSI signals (note this also has the same effect as SWITCH_DISABLE==1)</p> <ul style="list-style-type: none"> <li>- 0: Normal mode, SAR sequencer operates according to CHAN_EN enables and CHAN_CONFIG channel configurations</li> <li>- 1: CHAN_EN, INJ_START_EN and channel configurations in CHAN_CONFIG and INJ_CHAN_CONFIG are ignored</li> </ul> <p>Default Value: 0</p>
28	DSI_SYNC_CONFIG	<p>Reserved bit</p> <p>Default Value: 1</p>
27	DEEPSLEEP_ON	<ul style="list-style-type: none"> <li>- 0: SARMUX disabled off during DeepSleep power mode</li> <li>- 1: SARMUX remains enabled during DeepSleep power mode (if ENABLED=1)</li> </ul> <p>Default Value: 0</p>
25 : 24	ICONT_LV	<p>SARADC low power mode.</p> <p>Default Value: 0</p> <p><b>0x0: NORMAL_PWR:</b> normal power (default), max clk_sar is 18MHz.</p> <p><b>0x1: HALF_PWR:</b> 1/2 power mode, max clk_sar is 9MHz.</p> <p><b>0x2: MORE_PWR:</b> 1.333 power mode, max clk_sar is 18MHz.</p> <p><b>0x3: QUARTER_PWR:</b> 1/4 power mode, max clk_sar is 4.5MHz.</p>
21	REFBUF_EN	<p>1 - Enable the SARREFBUF. This bit needs to be set when SAR is enabled and needs reference buffer.</p> <p>Default Value: 0</p>
20	BOOSTPUMP_EN	<p>SARADC internal pump: 0=disabled: pump output is VDDA, 1=enabled: pump output is boosted.</p> <p>Default Value: 0</p>
19 : 16	SPARE	<p>Reserved bits</p> <p>Default Value: 0</p>
15 : 14	PWR_CTRL_VREF	<p>VREF buffer low power mode.</p> <p>Default Value: 0</p> <p><b>0x0: NORMAL_PWR:</b> normal power (default), bypass cap, max clk_sar is 18MHz.</p> <p><b>0x1: HALF_PWR:</b> deprecated</p> <p><b>0x2: THIRD_PWR:</b> 2X power, no bypass cap, max clk_sar is 1.8MHz</p> <p><b>0x3: QUARTER_PWR:</b> deprecated</p>
13	SAR_HW_CTRL_NEGVREF	<p>Hardware control: 0=only firmware control, 1=hardware control masked by firmware setting for VREF to NEG switch.</p> <p>Default Value: 0</p>
11 : 9	NEG_SEL	<p>SARADC internal NEG selection for Single ended conversion</p> <p>Default Value: 0</p>

## 19.1.1 SAR\_CTRL (continued)

### 0x0: VSSA\_KELVIN:

NEG input of SARADC is connected to "vssa\_kelvin", gives more precision around zero. Note this opens both SARADC internal switches, therefore use this value to insert a break-before-make cycle on those switches when SWITCH\_DISABLE is high.

### 0x1: ART\_VSSA:

NEG input of SARADC is connected to VSSA in AROUTE close to the SARADC

### 0x2: P1:

NEG input of SARADC is connected to P1 pin of SARMUX

### 0x3: P3:

NEG input of SARADC is connected to P3 pin of SARMUX

### 0x4: P5:

NEG input of SARADC is connected to P5 pin of SARMUX

### 0x5: P7:

NEG input of SARADC is connected to P7 pin of SARMUX

### 0x6: ACORE:

NEG input of SARADC is connected to an ACORE in AROUTE

### 0x7: VREF:

NEG input of SARADC is shorted with VREF input of SARADC.

7 VREF\_BYP\_CAP\_EN

VREF bypass cap enable for when VREF buffer is on  
Default Value: 0

6 : 4 VREF\_SEL

SARADC internal VREF selection.  
Default Value: 0

### 0x0: VREF0:

VREF0 from PRB (VREF buffer on)

### 0x1: VREF1:

VREF1 from PRB (VREF buffer on)

### 0x2: VREF2:

VREF2 from PRB (VREF buffer on)

### 0x3: VREF\_AROUTE:

VREF from AROUTE (VREF buffer on)

### 0x4: VBGR:

1.024V from BandGap (VREF buffer on)

### 0x5: VREF\_EXT:

External precision Vref direct from a pin (low impedance path).

### 0x6: VDDA\_DIV\_2:

Vdda/2 (VREF buffer on)

### 0x7: VDDA:

Vdda.

## 19.1.2 SAR\_SAMPLE\_CTRL

Sample control register.

Address: 0x403A0004

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW			RW	RW	RW	RW
HW Access	R	R			R	R	R	R
Name	AVG_SHIFT	AVG_CNT [6:4]			DIFFERENTIAL_SIGNED	SINGLE_ENDED_SIGNED	LEFT_ALIGN	SUB_RESOLUTION

Bits	15	14	13	12	11	10	9	8
SW Access	None							RW
HW Access	None							R
Name	None [15:9]							AVG_MODE

Bits	23	22	21	20	19	18	17	16
SW Access	RW	RW	None		RW	RW	RW	RW
HW Access	R	R	None		R	R	R	R
Name	REPEAT_IN_VALID	VDAC_SCALAN_MODE	None [21:20]		DSI_SYNC_TRIGGER	DSI_TRIGGER_LEVEL	DSI_TRIGGER_EN	CONTINUOUS

Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	None	RW	RW	RW		
HW Access	R	R	None	R	R	R		
Name	EOS_DSI_OUT_EN	TRIGGER_OUT_EN	None	VALID_IGNORE	VALID_SEL_EN	VALID_SEL [26:24]		

Bits	Name	Description
31	EOS_DSI_OUT_EN	Enable to output EOS_INTR Default Value: 0
30	TRIGGER_OUT_EN	SAR output trigger enable Default Value: 0
28	VALID_IGNORE	Ignore VDAC valid signal Default Value: 0
27	VALID_SEL_EN	Enable static VDAC Valid selection (override Hardware) Default Value: 0
26 : 24	VALID_SEL	Static VDAC Valid select 0=VDAC0 Valid output 1=VDAC1 Valid output Default Value: 0

## 19.1.2 SAR\_SAMPLE\_CTRL (continued)

23	REPEAT_INVALID	<p>For unscheduled VDAC_SCAN_MODE only, do the following if an invalid sample is received:</p> <ul style="list-style-type: none"> <li>- 0: use the last known valid sample for that channel and clear the NEWVALUE flag</li> <li>- 1: repeat the conversions until a valid sample is received (caveat: could be never if the VDAC valid window is incorrectly schedule w.r.t. SAR sampling)</li> </ul> <p>Default Value: 0</p>
22	VDAC_SCAN_MODE	<p>Select whether VDACs are scheduled or unscheduled. When no VDAC is scanned this selection is ignored.</p> <p>Default Value: 0</p> <p><b>0x0: UNSCHEDULED:</b></p> <p>Unscheduled VDACs: one or more of the VDACs scanned by the SAR is not scheduled, for each channel that scans a VDAC the SAR will wait for a positive edge on the trigger output of that VDAC. Caveat: in this mode the length of SAR scan can be variable.</p> <p><b>0x1: SCHEDULED:</b></p> <p>Scheduled VDACs: All VDACs scanned by the SAR are assumed to be properly scheduled, i.e. their output is assumed to be valid when sampled by the SAR and the SAR does not wait. In this mode the length of the SAR scan is constant.</p> <p>This mode requires that the SAR scans strictly periodically, i.e. the SAR has to either run continuously or has to be triggered by a periodic hardware trigger. It also requires that the end of the VDAC valid phase is precisely aligned with the end of the SAR sample period.</p>
19	DSI_SYNC_TRIGGER	<ul style="list-style-type: none"> <li>- 0: bypass clock domain synchronisation of the hardware trigger signal.</li> <li>- 1: synchronize the hardware trigger signal to the SAR clock domain, if needed an edge detect is done in the peripheral clock domain.</li> </ul> <p>Default Value: 1</p>
18	DSI_TRIGGER_LEVEL	<ul style="list-style-type: none"> <li>- 0: Hardware trigger signal is a pulse input, a positive edge detected on the trigger signal triggers a new scan.</li> <li>- 1: Hardware trigger signal is a level input, as long as the trigger signal remains high the SAR will do continuous scans.</li> </ul> <p>Default Value: 0</p>
17	DSI_TRIGGER_EN	<ul style="list-style-type: none"> <li>- 0: firmware trigger only: disable hardware trigger.</li> <li>- 1: enable hardware trigger (e.g. from TCPWM, GPIO).</li> </ul> <p>Default Value: 0</p>
16	CONTINUOUS	<ul style="list-style-type: none"> <li>- 0: Wait for next FW_TRIGGER (one shot) or hardware trigger (e.g. from TPWM for periodic triggering) before scanning enabled channels.</li> <li>- 1: Continuously scan enabled channels, ignore triggers.</li> </ul> <p>Default Value: 0</p>
8	AVG_MODE	<p>Averaging mode</p> <p>Default Value: 0</p> <p><b>0x0: ACCUNDUMP:</b></p> <p>Accumulate and Dump (1st order accumulate and dump filter): a channel will be sampled back to back and averaged</p> <p><b>0x1: INTERLEAVED:</b></p> <p>Interleaved: Each scan (trigger) one sample is taken per channel and averaged over several scans.</p>
7	AVG_SHIFT	<p>Averaging shifting: after averaging the result is shifted right to fit in the sample resolution.</p> <p>Default Value: 0</p>

## 19.1.2 SAR\_SAMPLE\_CTRL (continued)

6 : 4	AVG_CNT	<p>Averaging Count for channels that have averaging enabled (AVG_EN). A channel will be sampled <math>(1 \ll (\text{AVG\_CNT} + 1)) = [2..256]</math> times.</p> <ul style="list-style-type: none"> <li>- In ACCUNDUMP mode (1st order accumulate and dump filter) a channel will be sampled back to back, the average result is calculated and stored and then the next enabled channel is sampled. If shifting is not enabled (AVG_SHIFT=0) then the result is forced to shift right so that it fits in 16 bits, so right shift is done by <math>\max(0, \text{AVG\_CNT} - 3)</math>.</li> <li>- In INTERLEAVED mode one sample is taken per triggered scan, only in the scan where the final averaging count is reached a valid average is calculated and stored in the RESULT register (by definition the same scan for all the channels that have averaging enabled). In all other scans the RESULT register for averaged channels will have an invalid result and the intermediate accumulated value is stored in the 16-bit WORK register. In this mode make sure that the averaging count is low enough to ensure that the intermediate value does not exceed 16-bits otherwise the MSBs will be lost. So for a 12-bit resolution the averaging count should be set to 16 or less (AVG_CNT=<math>\leq 3</math>).</li> </ul> <p>Default Value: 0</p>
3	DIFFERENTIAL_SIGNED	<p>Output data from a differential conversion as a signed value when DIFFERENTIAL_EN or NEG_ADDR_EN is set to 1</p> <p>Default Value: 1</p> <p><b>0x0: UNSIGNED:</b> result data is unsigned (zero extended if needed)</p> <p><b>0x1: SIGNED:</b> Default: result data is signed (sign extended if needed)</p>
2	SINGLE_ENDED_SIGNED	<p>Output data from a single ended conversion as a signed value</p> <p>Default Value: 0</p> <p><b>0x0: UNSIGNED:</b> Default: result data is unsigned (zero extended if needed)</p> <p><b>0x1: SIGNED:</b> result data is signed (sign extended if needed)</p>
1	LEFT_ALIGN	<p>Left align data in data[15:0], default data is right aligned in data[11:0], with sign extension to 16 bits if the channel is differential.</p> <p>Default Value: 0</p>
0	SUB_RESOLUTION	<p>Conversion resolution for channels that have sub-resolution enabled (RESOLUTION=1) (otherwise resolution is 12-bit).</p> <p>Default Value: 0</p> <p><b>0x0: 8B:</b> 8-bit.</p> <p><b>0x1: 10B:</b> 10-bit.</p>

## 19.1.3 SAR\_SAMPLE\_TIME01

Sample time specification ST0 and ST1

Address: 0x403A0010

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	SAMPLE_TIME0 [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						SAMPLE_TIME0 [9:8]	

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	SAMPLE_TIME1 [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None						RW	
HW Access	None						R	
Name	None [31:26]						SAMPLE_TIME1 [25:24]	

Bits	Name	Description
25 : 16	SAMPLE_TIME1	Sample time1 Default Value: 4
9 : 0	SAMPLE_TIME0	Sample time0 (aperture) in ADC clock cycles. Note that actual sample time is half a clock less than specified here. The minimum sample time is 194ns, which is 3.5 cycles (4 in this field) with an 18MHz clock. Minimum legal value in this register is 2. Default Value: 4

## 19.1.4 SAR\_SAMPLE\_TIME23

Sample time specification ST2 and ST3

Address: 0x403A0014

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	SAMPLE_TIME2 [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						SAMPLE_TIME2 [9:8]	

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	SAMPLE_TIME3 [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None						RW	
HW Access	None						R	
Name	None [31:26]						SAMPLE_TIME3 [25:24]	

Bits	Name	Description
25 : 16	SAMPLE_TIME3	Sample time3 Default Value: 4
9 : 0	SAMPLE_TIME2	Sample time2 Default Value: 4

## 19.1.5 SAR\_RANGE\_THRES

Global range detect threshold register.

Address: 0x403A0018

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	RANGE_LOW [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	RANGE_LOW [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	RANGE_HIGH [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	RANGE_HIGH [31:24]							

Bits	Name	Description
31 : 16	RANGE_HIGH	High threshold for range detect. Default Value: 0
15 : 0	RANGE_LOW	Low threshold for range detect. Default Value: 0

## 19.1.6 SAR\_RANGE\_COND

Global range detect mode register.

Address: 0x403A001C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW		None					
HW Access	R		None					
Name	RANGE_COND [31:30]		None [29:24]					

Bits	Name	Description
31 : 30	RANGE_COND	Range condition select. Default Value: 0  <b>0x0: BELOW:</b> result < RANGE_LOW  <b>0x1: INSIDE:</b> RANGE_LOW <= result < RANGE_HIGH  <b>0x2: ABOVE:</b> RANGE_HIGH <= result  <b>0x3: OUTSIDE:</b> result < RANGE_LOW    RANGE_HIGH <= result

## 19.1.7 SAR\_CHAN\_EN

Enable bits for the channels

Address: 0x403A0020

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	CHAN_EN [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	CHAN_EN [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	CHAN_EN	Channel enable. - 0: the corresponding channel is disabled. - 1: the corresponding channel is enabled, it will be included in the next scan. Default Value: 0

## 19.1.8 SAR\_START\_CTRL

Start control register (firmware trigger).

Address: 0x403A0024

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							RW1S
HW Access	None							RW1C
Name	None [7:1]							FW_TRIGGER

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
0	FW_TRIGGER	When firmware writes a 1 here it will trigger the next scan of enabled channels, hardware clears this bit when the scan started with this trigger is completed. If scanning continuously the trigger is ignored and hardware clears this bit after the next scan is done. This bit is also cleared when the SAR is disabled. Default Value: 0

## 19.1.9 SAR\_CHAN\_CONFIG0

Channel configuration register.

Address: 0x403A0080

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	POS_PORT_ADDR [6:4]			None	POS_PIN_ADDR [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW		None	RW	RW	RW
HW Access	None		R		None	R	R	R
Name	None [15:14]		SAMPLE_TIME_SEL [13:12]		None	AVG_EN	RESOLUTION	DIFFERENTIAL_EN

  

Bits	23	22	21	20	19	18	17	16
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	NEG_PORT_ADDR [22:20]			None	NEG_PIN_ADDR [18:16]		

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						RW
HW Access	R	None						R
Name	DSI_OUT_EN	None [30:25]						NEG_ADDR_EN

Bits	Name	Description
31	DSI_OUT_EN	Data output enable for this channel. - 0: the conversion result for this channel is only stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. - 1: the conversion result for this channel is stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. The same data (same formatting), together with the channel number, is available for output to pins. HSIOM_PORT_SELx should be set to route the SAR result and the channel number to the pins. Refer device datasheet to know the pins on which the data is available. Default Value: 0
24	NEG_ADDR_EN	1 - The NEG_PIN_ADDR and NEG_PORT_ADDR determines what drives the Vminus pin. This is a variation of differential mode with no even-odd pair limitation NEG_SEL determines what drives the Vminus pin. Default Value: 0 0 - The
22 : 20	NEG_PORT_ADDR	Address of the neg port that contains the pin to be sampled by this channel. Default Value: 0

## 19.1.9 SAR\_CHAN\_CONFIG0 (continued)

		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)
		<b>0x6: AROUTE_VIRT1:</b> AROUTE virtual port1 (VPORT1)
		<b>0x7: RESERVED1:</b> Unused fields
18 : 16	NEG_PIN_ADDR	Address of the neg pin to be sampled by this channel. Default Value: 0
13 : 12	SAMPLE_TIME_SEL	Sample time select: select which of the 4 global sample times to use for this channel Default Value: 0
10	AVG_EN	Averaging enable for this channel. If set the AVG_CNT and AVG_SHIFT settings are used for sampling the addressed pin(s) Default Value: 0
9	RESOLUTION	Resolution for this channel. When AVG_EN is set this bit is ignored and always a 12-bit resolution is used for this channel. Default Value: 0
		<b>0x0: MAXRES:</b> The maximum resolution is used for this channel
		<b>0x1: SUBRES:</b> The resolution specified by SUB_RESOLUTION in the SAR_SAMPLE_CTRL register is used for this channel.
8	DIFFERENTIAL_EN	Differential enable for this channel. If differential is enabled then POS_PIN_ADDR[0] is ignored and considered to be 0, i.e. POS_PIN_ADDR points to the even pin of a pin pair. For differential the even pin of the pair is connected to Vplus and the odd pin of the pair is connected to Vminus. POS_PORT_ADDR is used to identify the port that contains the pins. - 0: The voltage on the addressed pin is measured (Single-ended) and the resulting value is stored in the corresponding data register. - 1: The differential voltage on the addressed pin pair is measured and the resulting value is stored in the corresponding data register. (POS_PIN_ADDR[0] is ignored). Default Value: 0
6 : 4	POS_PORT_ADDR	Address of the port that contains the pin to be sampled by this channel (connected to Vplus) Default Value: 0
		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x1: CTB0:</b> CTB0
		<b>0x2: CTB1:</b> CTB1
		<b>0x3: CTB2:</b> CTB2
		<b>0x4: CTB3:</b> CTB3
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)

### 19.1.9 SAR\_CHAN\_CONFIG0 (continued)

**0x6: AROUTE\_VIRT1:**  
AROUTE virtual port1 (VPORT1)

**0x7: SARMUX\_VIRT:**  
SARMUX virtual port (VPORT0)

2 : 0	POS_PIN_ADDR	Address of the pin to be sampled by this channel (connected to Vplus) Default Value: 0
-------	--------------	---

## 19.1.10 SAR\_CHAN\_CONFIG1

Channel configuration register.

Address: 0x403A0084

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	POS_PORT_ADDR [6:4]			None	POS_PIN_ADDR [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW		None	RW	RW	RW
HW Access	None		R		None	R	R	R
Name	None [15:14]		SAMPLE_TIME_SEL [13:12]		None	AVG_EN	RESOLUTION	DIFFERENTIAL_EN

Bits	23	22	21	20	19	18	17	16
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	NEG_PORT_ADDR [22:20]			None	NEG_PIN_ADDR [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						RW
HW Access	R	None						R
Name	DSI_OUT_EN	None [30:25]						NEG_ADDR_EN

Bits	Name	Description
31	DSI_OUT_EN	Data output enable for this channel. - 0: the conversion result for this channel is only stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. - 1: the conversion result for this channel is stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. The same data (same formatting), together with the channel number, is available for output to pins. HSIOM_PORT_SELx should be set to route the SAR result and the channel number to the pins. Refer device datasheet to know the pins on which the data is available. Default Value: 0
24	NEG_ADDR_EN	1 - The NEG_PIN_ADDR and NEG_PORT_ADDR determines what drives the Vminus pin. This is a variation of differential mode with no even-odd pair limitation NEG_SEL determines what drives the Vminus pin. Default Value: 0 0 - The
22 : 20	NEG_PORT_ADDR	Address of the neg port that contains the pin to be sampled by this channel. Default Value: 0

## 19.1.10 SAR\_CHAN\_CONFIG1 (continued)

		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)
		<b>0x6: AROUTE_VIRT1:</b> AROUTE virtual port1 (VPORT1)
		<b>0x7: RESERVED1:</b> Unused fields
18 : 16	NEG_PIN_ADDR	Address of the neg pin to be sampled by this channel. Default Value: 0
13 : 12	SAMPLE_TIME_SEL	Sample time select: select which of the 4 global sample times to use for this channel Default Value: 0
10	AVG_EN	Averaging enable for this channel. If set the AVG_CNT and AVG_SHIFT settings are used for sampling the addressed pin(s) Default Value: 0
9	RESOLUTION	Resolution for this channel. When AVG_EN is set this bit is ignored and always a 12-bit resolution is used for this channel. Default Value: 0
		<b>0x0: MAXRES:</b> The maximum resolution is used for this channel
		<b>0x1: SUBRES:</b> The resolution specified by SUB_RESOLUTION in the SAR_SAMPLE_CTRL register is used for this channel.
8	DIFFERENTIAL_EN	Differential enable for this channel. If differential is enabled then POS_PIN_ADDR[0] is ignored and considered to be 0, i.e. POS_PIN_ADDR points to the even pin of a pin pair. For differential the even pin of the pair is connected to Vplus and the odd pin of the pair is connected to Vminus. POS_PORT_ADDR is used to identify the port that contains the pins. - 0: The voltage on the addressed pin is measured (Single-ended) and the resulting value is stored in the corresponding data register. - 1: The differential voltage on the addressed pin pair is measured and the resulting value is stored in the corresponding data register. (POS_PIN_ADDR[0] is ignored). Default Value: 0
6 : 4	POS_PORT_ADDR	Address of the port that contains the pin to be sampled by this channel (connected to Vplus) Default Value: 0
		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x1: CTB0:</b> CTB0
		<b>0x2: CTB1:</b> CTB1
		<b>0x3: CTB2:</b> CTB2
		<b>0x4: CTB3:</b> CTB3
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)

### 19.1.10 SAR\_CHAN\_CONFIG1 (continued)

**0x6: AROUTE\_VIRT1:**  
 AROUTE virtual port1 (VPORT1)

**0x7: SARMUX\_VIRT:**  
 SARMUX virtual port (VPORT0)

2 : 0	POS_PIN_ADDR	Address of the pin to be sampled by this channel (connected to Vplus) Default Value: 0
-------	--------------	---

## 19.1.11 SAR\_CHAN\_CONFIG2

Channel configuration register.

Address: 0x403A0088

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	POS_PORT_ADDR [6:4]			None	POS_PIN_ADDR [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW		None	RW	RW	RW
HW Access	None		R		None	R	R	R
Name	None [15:14]		SAMPLE_TIME_SEL [13:12]		None	AVG_EN	RESOLUTION	DIFFERENTIAL_EN

Bits	23	22	21	20	19	18	17	16
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	NEG_PORT_ADDR [22:20]			None	NEG_PIN_ADDR [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						RW
HW Access	R	None						R
Name	DSI_OUT_EN	None [30:25]						NEG_ADDR_EN

Bits	Name	Description
31	DSI_OUT_EN	Data output enable for this channel. - 0: the conversion result for this channel is only stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. - 1: the conversion result for this channel is stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. The same data (same formatting), together with the channel number, is available for output to pins. HSIOM_PORT_SELx should be set to route the SAR result and the channel number to the pins. Refer device datasheet to know the pins on which the data is available. Default Value: 0
24	NEG_ADDR_EN	1 - The NEG_PIN_ADDR and NEG_PORT_ADDR determines what drives the Vminus pin. This is a variation of differential mode with no even-odd pair limitation NEG_SEL determines what drives the Vminus pin. Default Value: 0 0 - The
22 : 20	NEG_PORT_ADDR	Address of the neg port that contains the pin to be sampled by this channel. Default Value: 0

### 19.1.11 SAR\_CHAN\_CONFIG2 (continued)

		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)
		<b>0x6: AROUTE_VIRT1:</b> AROUTE virtual port1 (VPORT1)
		<b>0x7: RESERVED1:</b> Unused fields
18 : 16	NEG_PIN_ADDR	Address of the neg pin to be sampled by this channel. Default Value: 0
13 : 12	SAMPLE_TIME_SEL	Sample time select: select which of the 4 global sample times to use for this channel Default Value: 0
10	AVG_EN	Averaging enable for this channel. If set the AVG_CNT and AVG_SHIFT settings are used for sampling the addressed pin(s) Default Value: 0
9	RESOLUTION	Resolution for this channel. When AVG_EN is set this bit is ignored and always a 12-bit resolution is used for this channel. Default Value: 0
		<b>0x0: MAXRES:</b> The maximum resolution is used for this channel
		<b>0x1: SUBRES:</b> The resolution specified by SUB_RESOLUTION in the SAR_SAMPLE_CTRL register is used for this channel.
8	DIFFERENTIAL_EN	Differential enable for this channel. If differential is enabled then POS_PIN_ADDR[0] is ignored and considered to be 0, i.e. POS_PIN_ADDR points to the even pin of a pin pair. For differential the even pin of the pair is connected to Vplus and the odd pin of the pair is connected to Vminus. POS_PORT_ADDR is used to identify the port that contains the pins. - 0: The voltage on the addressed pin is measured (Single-ended) and the resulting value is stored in the corresponding data register. - 1: The differential voltage on the addressed pin pair is measured and the resulting value is stored in the corresponding data register. (POS_PIN_ADDR[0] is ignored). Default Value: 0
6 : 4	POS_PORT_ADDR	Address of the port that contains the pin to be sampled by this channel (connected to Vplus) Default Value: 0
		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x1: CTB0:</b> CTB0
		<b>0x2: CTB1:</b> CTB1
		<b>0x3: CTB2:</b> CTB2
		<b>0x4: CTB3:</b> CTB3
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)

### 19.1.11 SAR\_CHAN\_CONFIG2 (continued)

**0x6: AROUTE\_VIRT1:**  
AROUTE virtual port1 (VPORT1)

**0x7: SARMUX\_VIRT:**  
SARMUX virtual port (VPORT0)

2 : 0	POS_PIN_ADDR	Address of the pin to be sampled by this channel (connected to Vplus) Default Value: 0
-------	--------------	---

## 19.1.12 SAR\_CHAN\_CONFIG3

Channel configuration register.

Address: 0x403A008C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	POS_PORT_ADDR [6:4]			None	POS_PIN_ADDR [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW		None	RW	RW	RW
HW Access	None		R		None	R	R	R
Name	None [15:14]		SAMPLE_TIME_SEL [13:12]		None	AVG_EN	RESOLUTION	DIFFERENTIAL_EN

Bits	23	22	21	20	19	18	17	16
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	NEG_PORT_ADDR [22:20]			None	NEG_PIN_ADDR [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						RW
HW Access	R	None						R
Name	DSI_OUT_EN	None [30:25]						NEG_ADDR_EN

Bits	Name	Description
31	DSI_OUT_EN	Data output enable for this channel. - 0: the conversion result for this channel is only stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. - 1: the conversion result for this channel is stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. The same data (same formatting), together with the channel number, is available for output to pins. HSIOM_PORT_SELx should be set to route the SAR result and the channel number to the pins. Refer device datasheet to know the pins on which the data is available. Default Value: 0
24	NEG_ADDR_EN	1 - The NEG_PIN_ADDR and NEG_PORT_ADDR determines what drives the Vminus pin. This is a variation of differential mode with no even-odd pair limitation NEG_SEL determines what drives the Vminus pin. Default Value: 0 0 - The
22 : 20	NEG_PORT_ADDR	Address of the neg port that contains the pin to be sampled by this channel. Default Value: 0

### 19.1.12 SAR\_CHAN\_CONFIG3 (continued)

		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)
		<b>0x6: AROUTE_VIRT1:</b> AROUTE virtual port1 (VPORT1)
		<b>0x7: RESERVED1:</b> Unused fields
18 : 16	NEG_PIN_ADDR	Address of the neg pin to be sampled by this channel. Default Value: 0
13 : 12	SAMPLE_TIME_SEL	Sample time select: select which of the 4 global sample times to use for this channel Default Value: 0
10	AVG_EN	Averaging enable for this channel. If set the AVG_CNT and AVG_SHIFT settings are used for sampling the addressed pin(s) Default Value: 0
9	RESOLUTION	Resolution for this channel. When AVG_EN is set this bit is ignored and always a 12-bit resolution is used for this channel. Default Value: 0
		<b>0x0: MAXRES:</b> The maximum resolution is used for this channel
		<b>0x1: SUBRES:</b> The resolution specified by SUB_RESOLUTION in the SAR_SAMPLE_CTRL register is used for this channel.
8	DIFFERENTIAL_EN	Differential enable for this channel. If differential is enabled then POS_PIN_ADDR[0] is ignored and considered to be 0, i.e. POS_PIN_ADDR points to the even pin of a pin pair. For differential the even pin of the pair is connected to Vplus and the odd pin of the pair is connected to Vminus. POS_PORT_ADDR is used to identify the port that contains the pins. - 0: The voltage on the addressed pin is measured (Single-ended) and the resulting value is stored in the corresponding data register. - 1: The differential voltage on the addressed pin pair is measured and the resulting value is stored in the corresponding data register. (POS_PIN_ADDR[0] is ignored). Default Value: 0
6 : 4	POS_PORT_ADDR	Address of the port that contains the pin to be sampled by this channel (connected to Vplus) Default Value: 0
		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x1: CTB0:</b> CTB0
		<b>0x2: CTB1:</b> CTB1
		<b>0x3: CTB2:</b> CTB2
		<b>0x4: CTB3:</b> CTB3
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)

### 19.1.12 SAR\_CHAN\_CONFIG3 (continued)

**0x6: AROUTE\_VIRT1:**  
 AROUTE virtual port1 (VPORT1)

**0x7: SARMUX\_VIRT:**  
 SARMUX virtual port (VPORT0)

2 : 0	POS_PIN_ADDR	Address of the pin to be sampled by this channel (connected to Vplus) Default Value: 0
-------	--------------	---

## 19.1.13 SAR\_CHAN\_CONFIG4

Channel configuration register.

Address: 0x403A0090

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	POS_PORT_ADDR [6:4]			None	POS_PIN_ADDR [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW		None	RW	RW	RW
HW Access	None		R		None	R	R	R
Name	None [15:14]		SAMPLE_TIME_SEL [13:12]		None	AVG_EN	RESOLUTION	DIFFERENTIAL_EN

  

Bits	23	22	21	20	19	18	17	16
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	NEG_PORT_ADDR [22:20]			None	NEG_PIN_ADDR [18:16]		

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						RW
HW Access	R	None						R
Name	DSI_OUT_EN	None [30:25]						NEG_ADDR_EN

Bits	Name	Description
31	DSI_OUT_EN	Data output enable for this channel. - 0: the conversion result for this channel is only stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. - 1: the conversion result for this channel is stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. The same data (same formatting), together with the channel number, is available for output to pins. HSIOM_PORT_SELx should be set to route the SAR result and the channel number to the pins. Refer device datasheet to know the pins on which the data is available. Default Value: 0
24	NEG_ADDR_EN	1 - The NEG_PIN_ADDR and NEG_PORT_ADDR determines what drives the Vminus pin. This is a variation of differential mode with no even-odd pair limitation NEG_SEL determines what drives the Vminus pin. Default Value: 0 0 - The
22 : 20	NEG_PORT_ADDR	Address of the neg port that contains the pin to be sampled by this channel. Default Value: 0

### 19.1.13 SAR\_CHAN\_CONFIG4 (continued)

		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)
		<b>0x6: AROUTE_VIRT1:</b> AROUTE virtual port1 (VPORT1)
		<b>0x7: RESERVED1:</b> Unused fields
18 : 16	NEG_PIN_ADDR	Address of the neg pin to be sampled by this channel. Default Value: 0
13 : 12	SAMPLE_TIME_SEL	Sample time select: select which of the 4 global sample times to use for this channel Default Value: 0
10	AVG_EN	Averaging enable for this channel. If set the AVG_CNT and AVG_SHIFT settings are used for sampling the addressed pin(s) Default Value: 0
9	RESOLUTION	Resolution for this channel. When AVG_EN is set this bit is ignored and always a 12-bit resolution is used for this channel. Default Value: 0
		<b>0x0: MAXRES:</b> The maximum resolution is used for this channel
		<b>0x1: SUBRES:</b> The resolution specified by SUB_RESOLUTION in the SAR_SAMPLE_CTRL register is used for this channel.
8	DIFFERENTIAL_EN	Differential enable for this channel. If differential is enabled then POS_PIN_ADDR[0] is ignored and considered to be 0, i.e. POS_PIN_ADDR points to the even pin of a pin pair. For differential the even pin of the pair is connected to Vplus and the odd pin of the pair is connected to Vminus. POS_PORT_ADDR is used to identify the port that contains the pins. - 0: The voltage on the addressed pin is measured (Single-ended) and the resulting value is stored in the corresponding data register. - 1: The differential voltage on the addressed pin pair is measured and the resulting value is stored in the corresponding data register. (POS_PIN_ADDR[0] is ignored). Default Value: 0
6 : 4	POS_PORT_ADDR	Address of the port that contains the pin to be sampled by this channel (connected to Vplus) Default Value: 0
		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x1: CTB0:</b> CTB0
		<b>0x2: CTB1:</b> CTB1
		<b>0x3: CTB2:</b> CTB2
		<b>0x4: CTB3:</b> CTB3
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)

### 19.1.13 SAR\_CHAN\_CONFIG4 (continued)

**0x6: AROUTE\_VIRT1:**

AROUTE virtual port1 (VPORT1)

**0x7: SARMUX\_VIRT:**

SARMUX virtual port (VPORT0)

2 : 0	POS_PIN_ADDR	Address of the pin to be sampled by this channel (connected to Vplus) Default Value: 0
-------	--------------	---

## 19.1.14 SAR\_CHAN\_CONFIG5

Channel configuration register.

Address: 0x403A0094

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	POS_PORT_ADDR [6:4]			None	POS_PIN_ADDR [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW		None	RW	RW	RW
HW Access	None		R		None	R	R	R
Name	None [15:14]		SAMPLE_TIME_SEL [13:12]		None	AVG_EN	RESOLUTION	DIFFERENTIAL_EN

Bits	23	22	21	20	19	18	17	16
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	NEG_PORT_ADDR [22:20]			None	NEG_PIN_ADDR [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						RW
HW Access	R	None						R
Name	DSI_OUT_EN	None [30:25]						NEG_ADDR_EN

Bits	Name	Description
31	DSI_OUT_EN	<p>Data output enable for this channel.</p> <p>- 0: the conversion result for this channel is only stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set.</p> <p>- 1: the conversion result for this channel is stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. The same data (same formatting), together with the channel number, is available for output to pins. HSIOM_PORT_SELx should be set to route the SAR result and the channel number to the pins. Refer device datasheet to know the pins on which the data is available.</p> <p>Default Value: 0</p>
24	NEG_ADDR_EN	<p>1 - The NEG_PIN_ADDR and NEG_PORT_ADDR determines what drives the Vminus pin. This is a variation of differential mode with no even-odd pair limitation</p> <p>0 - The NEG_SEL determines what drives the Vminus pin.</p> <p>Default Value: 0</p>
22 : 20	NEG_PORT_ADDR	<p>Address of the neg port that contains the pin to be sampled by this channel.</p> <p>Default Value: 0</p>

## 19.1.14 SAR\_CHAN\_CONFIG5 (continued)

		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)
		<b>0x6: AROUTE_VIRT1:</b> AROUTE virtual port1 (VPORT1)
		<b>0x7: RESERVED1:</b> Unused fields
18 : 16	NEG_PIN_ADDR	Address of the neg pin to be sampled by this channel. Default Value: 0
13 : 12	SAMPLE_TIME_SEL	Sample time select: select which of the 4 global sample times to use for this channel Default Value: 0
10	AVG_EN	Averaging enable for this channel. If set the AVG_CNT and AVG_SHIFT settings are used for sampling the addressed pin(s) Default Value: 0
9	RESOLUTION	Resolution for this channel. When AVG_EN is set this bit is ignored and always a 12-bit resolution is used for this channel. Default Value: 0
		<b>0x0: MAXRES:</b> The maximum resolution is used for this channel
		<b>0x1: SUBRES:</b> The resolution specified by SUB_RESOLUTION in the SAR_SAMPLE_CTRL register is used for this channel.
8	DIFFERENTIAL_EN	Differential enable for this channel. If differential is enabled then POS_PIN_ADDR[0] is ignored and considered to be 0, i.e. POS_PIN_ADDR points to the even pin of a pin pair. For differential the even pin of the pair is connected to Vplus and the odd pin of the pair is connected to Vminus. POS_PORT_ADDR is used to identify the port that contains the pins. - 0: The voltage on the addressed pin is measured (Single-ended) and the resulting value is stored in the corresponding data register. - 1: The differential voltage on the addressed pin pair is measured and the resulting value is stored in the corresponding data register. (POS_PIN_ADDR[0] is ignored). Default Value: 0
6 : 4	POS_PORT_ADDR	Address of the port that contains the pin to be sampled by this channel (connected to Vplus) Default Value: 0
		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x1: CTB0:</b> CTB0
		<b>0x2: CTB1:</b> CTB1
		<b>0x3: CTB2:</b> CTB2
		<b>0x4: CTB3:</b> CTB3
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)

### 19.1.14 SAR\_CHAN\_CONFIG5 (continued)

**0x6: AROUTE\_VIRT1:**

AROUTE virtual port1 (VPORT1)

**0x7: SARMUX\_VIRT:**

SARMUX virtual port (VPORT0)

2 : 0	POS_PIN_ADDR	Address of the pin to be sampled by this channel (connected to Vplus) Default Value: 0
-------	--------------	---

## 19.1.15 SAR\_CHAN\_CONFIG6

Channel configuration register.

Address: 0x403A0098

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	POS_PORT_ADDR [6:4]			None	POS_PIN_ADDR [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW		None	RW	RW	RW
HW Access	None		R		None	R	R	R
Name	None [15:14]		SAMPLE_TIME_SEL [13:12]		None	AVG_EN	RESOLUTION	DIFFERENTIAL_EN

Bits	23	22	21	20	19	18	17	16
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	NEG_PORT_ADDR [22:20]			None	NEG_PIN_ADDR [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						RW
HW Access	R	None						R
Name	DSI_OUT_EN	None [30:25]						NEG_ADDR_EN

Bits	Name	Description
31	DSI_OUT_EN	Data output enable for this channel. - 0: the conversion result for this channel is only stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. - 1: the conversion result for this channel is stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. The same data (same formatting), together with the channel number, is available for output to pins. HSIOM_PORT_SELx should be set to route the SAR result and the channel number to the pins. Refer device datasheet to know the pins on which the data is available. Default Value: 0
24	NEG_ADDR_EN	1 - The NEG_PIN_ADDR and NEG_PORT_ADDR determines what drives the Vminus pin. This is a variation of differential mode with no even-odd pair limitation NEG_SEL determines what drives the Vminus pin. Default Value: 0 0 - The
22 : 20	NEG_PORT_ADDR	Address of the neg port that contains the pin to be sampled by this channel. Default Value: 0

### 19.1.15 SAR\_CHAN\_CONFIG6 (continued)

		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)
		<b>0x6: AROUTE_VIRT1:</b> AROUTE virtual port1 (VPORT1)
		<b>0x7: RESERVED1:</b> Unused fields
18 : 16	NEG_PIN_ADDR	Address of the neg pin to be sampled by this channel. Default Value: 0
13 : 12	SAMPLE_TIME_SEL	Sample time select: select which of the 4 global sample times to use for this channel Default Value: 0
10	AVG_EN	Averaging enable for this channel. If set the AVG_CNT and AVG_SHIFT settings are used for sampling the addressed pin(s) Default Value: 0
9	RESOLUTION	Resolution for this channel. When AVG_EN is set this bit is ignored and always a 12-bit resolution is used for this channel. Default Value: 0
		<b>0x0: MAXRES:</b> The maximum resolution is used for this channel
		<b>0x1: SUBRES:</b> The resolution specified by SUB_RESOLUTION in the SAR_SAMPLE_CTRL register is used for this channel.
8	DIFFERENTIAL_EN	Differential enable for this channel. If differential is enabled then POS_PIN_ADDR[0] is ignored and considered to be 0, i.e. POS_PIN_ADDR points to the even pin of a pin pair. For differential the even pin of the pair is connected to Vplus and the odd pin of the pair is connected to Vminus. POS_PORT_ADDR is used to identify the port that contains the pins. - 0: The voltage on the addressed pin is measured (Single-ended) and the resulting value is stored in the corresponding data register. - 1: The differential voltage on the addressed pin pair is measured and the resulting value is stored in the corresponding data register. (POS_PIN_ADDR[0] is ignored). Default Value: 0
6 : 4	POS_PORT_ADDR	Address of the port that contains the pin to be sampled by this channel (connected to Vplus) Default Value: 0
		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x1: CTB0:</b> CTB0
		<b>0x2: CTB1:</b> CTB1
		<b>0x3: CTB2:</b> CTB2
		<b>0x4: CTB3:</b> CTB3
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)

### 19.1.15 SAR\_CHAN\_CONFIG6 (continued)

**0x6: AROUTE\_VIRT1:**  
 AROUTE virtual port1 (VPORT1)

**0x7: SARMUX\_VIRT:**  
 SARMUX virtual port (VPORT0)

2 : 0	POS_PIN_ADDR	Address of the pin to be sampled by this channel (connected to Vplus) Default Value: 0
-------	--------------	---

## 19.1.16 SAR\_CHAN\_CONFIG7

Channel configuration register.

Address: 0x403A009C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	POS_PORT_ADDR [6:4]			None	POS_PIN_ADDR [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW		None	RW	RW	RW
HW Access	None		R		None	R	R	R
Name	None [15:14]		SAMPLE_TIME_SEL [13:12]		None	AVG_EN	RESOLUTION	DIFFERENTIAL_EN

Bits	23	22	21	20	19	18	17	16
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	NEG_PORT_ADDR [22:20]			None	NEG_PIN_ADDR [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						RW
HW Access	R	None						R
Name	DSI_OUT_EN	None [30:25]						NEG_ADDR_EN

Bits	Name	Description
31	DSI_OUT_EN	Data output enable for this channel. - 0: the conversion result for this channel is only stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. - 1: the conversion result for this channel is stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. The same data (same formatting), together with the channel number, is available for output to pins. HSIOM_PORT_SELx should be set to route the SAR result and the channel number to the pins. Refer device datasheet to know the pins on which the data is available. Default Value: 0
24	NEG_ADDR_EN	1 - The NEG_PIN_ADDR and NEG_PORT_ADDR determines what drives the Vminus pin. This is a variation of differential mode with no even-odd pair limitation NEG_SEL determines what drives the Vminus pin. Default Value: 0 0 - The
22 : 20	NEG_PORT_ADDR	Address of the neg port that contains the pin to be sampled by this channel. Default Value: 0

## 19.1.16 SAR\_CHAN\_CONFIG7 (continued)

		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)
		<b>0x6: AROUTE_VIRT1:</b> AROUTE virtual port1 (VPORT1)
		<b>0x7: RESERVED1:</b> Unused fields
18 : 16	NEG_PIN_ADDR	Address of the neg pin to be sampled by this channel. Default Value: 0
13 : 12	SAMPLE_TIME_SEL	Sample time select: select which of the 4 global sample times to use for this channel Default Value: 0
10	AVG_EN	Averaging enable for this channel. If set the AVG_CNT and AVG_SHIFT settings are used for sampling the addressed pin(s) Default Value: 0
9	RESOLUTION	Resolution for this channel. When AVG_EN is set this bit is ignored and always a 12-bit resolution is used for this channel. Default Value: 0
		<b>0x0: MAXRES:</b> The maximum resolution is used for this channel
		<b>0x1: SUBRES:</b> The resolution specified by SUB_RESOLUTION in the SAR_SAMPLE_CTRL register is used for this channel.
8	DIFFERENTIAL_EN	Differential enable for this channel. If differential is enabled then POS_PIN_ADDR[0] is ignored and considered to be 0, i.e. POS_PIN_ADDR points to the even pin of a pin pair. For differential the even pin of the pair is connected to Vplus and the odd pin of the pair is connected to Vminus. POS_PORT_ADDR is used to identify the port that contains the pins. - 0: The voltage on the addressed pin is measured (Single-ended) and the resulting value is stored in the corresponding data register. - 1: The differential voltage on the addressed pin pair is measured and the resulting value is stored in the corresponding data register. (POS_PIN_ADDR[0] is ignored). Default Value: 0
6 : 4	POS_PORT_ADDR	Address of the port that contains the pin to be sampled by this channel (connected to Vplus) Default Value: 0
		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x1: CTB0:</b> CTB0
		<b>0x2: CTB1:</b> CTB1
		<b>0x3: CTB2:</b> CTB2
		<b>0x4: CTB3:</b> CTB3
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)

### 19.1.16 SAR\_CHAN\_CONFIG7 (continued)

**0x6: AROUTE\_VIRT1:**

AROUTE virtual port1 (VPORT1)

**0x7: SARMUX\_VIRT:**

SARMUX virtual port (VPORT0)

2 : 0	POS_PIN_ADDR	Address of the pin to be sampled by this channel (connected to Vplus) Default Value: 0
-------	--------------	---

## 19.1.17 SAR\_CHAN\_CONFIG8

Channel configuration register.

Address: 0x403A00A0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	POS_PORT_ADDR [6:4]			None	POS_PIN_ADDR [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW		None	RW	RW	RW
HW Access	None		R		None	R	R	R
Name	None [15:14]		SAMPLE_TIME_SEL [13:12]		None	AVG_EN	RESOLUTION	DIFFERENTIAL_EN

Bits	23	22	21	20	19	18	17	16
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	NEG_PORT_ADDR [22:20]			None	NEG_PIN_ADDR [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						RW
HW Access	R	None						R
Name	DSI_OUT_EN	None [30:25]						NEG_ADDR_EN

Bits	Name	Description
31	DSI_OUT_EN	Data output enable for this channel. - 0: the conversion result for this channel is only stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. - 1: the conversion result for this channel is stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. The same data (same formatting), together with the channel number, is available for output to pins. HSIOM_PORT_SELx should be set to route the SAR result and the channel number to the pins. Refer device datasheet to know the pins on which the data is available. Default Value: 0
24	NEG_ADDR_EN	1 - The NEG_PIN_ADDR and NEG_PORT_ADDR determines what drives the Vminus pin. This is a variation of differential mode with no even-odd pair limitation NEG_SEL determines what drives the Vminus pin. Default Value: 0 0 - The
22 : 20	NEG_PORT_ADDR	Address of the neg port that contains the pin to be sampled by this channel. Default Value: 0

### 19.1.17 SAR\_CHAN\_CONFIG8 (continued)

		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)
		<b>0x6: AROUTE_VIRT1:</b> AROUTE virtual port1 (VPORT1)
		<b>0x7: RESERVED1:</b> Unused fields
18 : 16	NEG_PIN_ADDR	Address of the neg pin to be sampled by this channel. Default Value: 0
13 : 12	SAMPLE_TIME_SEL	Sample time select: select which of the 4 global sample times to use for this channel Default Value: 0
10	AVG_EN	Averaging enable for this channel. If set the AVG_CNT and AVG_SHIFT settings are used for sampling the addressed pin(s) Default Value: 0
9	RESOLUTION	Resolution for this channel. When AVG_EN is set this bit is ignored and always a 12-bit resolution is used for this channel. Default Value: 0
		<b>0x0: MAXRES:</b> The maximum resolution is used for this channel
		<b>0x1: SUBRES:</b> The resolution specified by SUB_RESOLUTION in the SAR_SAMPLE_CTRL register is used for this channel.
8	DIFFERENTIAL_EN	Differential enable for this channel. If differential is enabled then POS_PIN_ADDR[0] is ignored and considered to be 0, i.e. POS_PIN_ADDR points to the even pin of a pin pair. For differential the even pin of the pair is connected to Vplus and the odd pin of the pair is connected to Vminus. POS_PORT_ADDR is used to identify the port that contains the pins. - 0: The voltage on the addressed pin is measured (Single-ended) and the resulting value is stored in the corresponding data register. - 1: The differential voltage on the addressed pin pair is measured and the resulting value is stored in the corresponding data register. (POS_PIN_ADDR[0] is ignored). Default Value: 0
6 : 4	POS_PORT_ADDR	Address of the port that contains the pin to be sampled by this channel (connected to Vplus) Default Value: 0
		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x1: CTB0:</b> CTB0
		<b>0x2: CTB1:</b> CTB1
		<b>0x3: CTB2:</b> CTB2
		<b>0x4: CTB3:</b> CTB3
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)

### 19.1.17 SAR\_CHAN\_CONFIG8 (continued)

**0x6: AROUTE\_VIRT1:**

AROUTE virtual port1 (VPORT1)

**0x7: SARMUX\_VIRT:**

SARMUX virtual port (VPORT0)

2 : 0	POS_PIN_ADDR	Address of the pin to be sampled by this channel (connected to Vplus) Default Value: 0
-------	--------------	---

## 19.1.18 SAR\_CHAN\_CONFIG9

Channel configuration register.

Address: 0x403A00A4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	POS_PORT_ADDR [6:4]			None	POS_PIN_ADDR [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW		None	RW	RW	RW
HW Access	None		R		None	R	R	R
Name	None [15:14]		SAMPLE_TIME_SEL [13:12]		None	AVG_EN	RESOLUTION	DIFFERENTIAL_EN

Bits	23	22	21	20	19	18	17	16
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	NEG_PORT_ADDR [22:20]			None	NEG_PIN_ADDR [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						RW
HW Access	R	None						R
Name	DSI_OUT_EN	None [30:25]						NEG_ADDR_EN

Bits	Name	Description
31	DSI_OUT_EN	Data output enable for this channel. - 0: the conversion result for this channel is only stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. - 1: the conversion result for this channel is stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. The same data (same formatting), together with the channel number, is available for output to pins. HSIOM_PORT_SELx should be set to route the SAR result and the channel number to the pins. Refer device datasheet to know the pins on which the data is available. Default Value: 0
24	NEG_ADDR_EN	1 - The NEG_PIN_ADDR and NEG_PORT_ADDR determines what drives the Vminus pin. This is a variation of differential mode with no even-odd pair limitation NEG_SEL determines what drives the Vminus pin. Default Value: 0 0 - The
22 : 20	NEG_PORT_ADDR	Address of the neg port that contains the pin to be sampled by this channel. Default Value: 0

### 19.1.18 SAR\_CHAN\_CONFIG9 (continued)

		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)
		<b>0x6: AROUTE_VIRT1:</b> AROUTE virtual port1 (VPORT1)
		<b>0x7: RESERVED1:</b> Unused fields
18 : 16	NEG_PIN_ADDR	Address of the neg pin to be sampled by this channel. Default Value: 0
13 : 12	SAMPLE_TIME_SEL	Sample time select: select which of the 4 global sample times to use for this channel Default Value: 0
10	AVG_EN	Averaging enable for this channel. If set the AVG_CNT and AVG_SHIFT settings are used for sampling the addressed pin(s) Default Value: 0
9	RESOLUTION	Resolution for this channel. When AVG_EN is set this bit is ignored and always a 12-bit resolution is used for this channel. Default Value: 0
		<b>0x0: MAXRES:</b> The maximum resolution is used for this channel
		<b>0x1: SUBRES:</b> The resolution specified by SUB_RESOLUTION in the SAR_SAMPLE_CTRL register is used for this channel.
8	DIFFERENTIAL_EN	Differential enable for this channel. If differential is enabled then POS_PIN_ADDR[0] is ignored and considered to be 0, i.e. POS_PIN_ADDR points to the even pin of a pin pair. For differential the even pin of the pair is connected to Vplus and the odd pin of the pair is connected to Vminus. POS_PORT_ADDR is used to identify the port that contains the pins. - 0: The voltage on the addressed pin is measured (Single-ended) and the resulting value is stored in the corresponding data register. - 1: The differential voltage on the addressed pin pair is measured and the resulting value is stored in the corresponding data register. (POS_PIN_ADDR[0] is ignored). Default Value: 0
6 : 4	POS_PORT_ADDR	Address of the port that contains the pin to be sampled by this channel (connected to Vplus) Default Value: 0
		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x1: CTB0:</b> CTB0
		<b>0x2: CTB1:</b> CTB1
		<b>0x3: CTB2:</b> CTB2
		<b>0x4: CTB3:</b> CTB3
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)

### 19.1.18 SAR\_CHAN\_CONFIG9 (continued)

**0x6: AROUTE\_VIRT1:**

AROUTE virtual port1 (VPORT1)

**0x7: SARMUX\_VIRT:**

SARMUX virtual port (VPORT0)

2 : 0	POS_PIN_ADDR	Address of the pin to be sampled by this channel (connected to Vplus) Default Value: 0
-------	--------------	---

## 19.1.19 SAR\_CHAN\_CONFIG10

Channel configuration register.

Address: 0x403A00A8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	POS_PORT_ADDR [6:4]			None	POS_PIN_ADDR [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW		None	RW	RW	RW
HW Access	None		R		None	R	R	R
Name	None [15:14]		SAMPLE_TIME_SEL [13:12]		None	AVG_EN	RESOLUTION	DIFFERENTIAL_EN

Bits	23	22	21	20	19	18	17	16
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	NEG_PORT_ADDR [22:20]			None	NEG_PIN_ADDR [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						RW
HW Access	R	None						R
Name	DSI_OUT_EN	None [30:25]						NEG_ADDR_EN

Bits	Name	Description
31	DSI_OUT_EN	Data output enable for this channel. - 0: the conversion result for this channel is only stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. - 1: the conversion result for this channel is stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. The same data (same formatting), together with the channel number, is available for output to pins. HSIOM_PORT_SELx should be set to route the SAR result and the channel number to the pins. Refer device datasheet to know the pins on which the data is available. Default Value: 0
24	NEG_ADDR_EN	1 - The NEG_PIN_ADDR and NEG_PORT_ADDR determines what drives the Vminus pin. This is a variation of differential mode with no even-odd pair limitation NEG_SEL determines what drives the Vminus pin. Default Value: 0 0 - The
22 : 20	NEG_PORT_ADDR	Address of the neg port that contains the pin to be sampled by this channel. Default Value: 0

## 19.1.19 SAR\_CHAN\_CONFIG10 (continued)

		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)
		<b>0x6: AROUTE_VIRT1:</b> AROUTE virtual port1 (VPORT1)
		<b>0x7: RESERVED1:</b> Unused fields
18 : 16	NEG_PIN_ADDR	Address of the neg pin to be sampled by this channel. Default Value: 0
13 : 12	SAMPLE_TIME_SEL	Sample time select: select which of the 4 global sample times to use for this channel Default Value: 0
10	AVG_EN	Averaging enable for this channel. If set the AVG_CNT and AVG_SHIFT settings are used for sampling the addressed pin(s) Default Value: 0
9	RESOLUTION	Resolution for this channel. When AVG_EN is set this bit is ignored and always a 12-bit resolution is used for this channel. Default Value: 0
		<b>0x0: MAXRES:</b> The maximum resolution is used for this channel
		<b>0x1: SUBRES:</b> The resolution specified by SUB_RESOLUTION in the SAR_SAMPLE_CTRL register is used for this channel.
8	DIFFERENTIAL_EN	Differential enable for this channel. If differential is enabled then POS_PIN_ADDR[0] is ignored and considered to be 0, i.e. POS_PIN_ADDR points to the even pin of a pin pair. For differential the even pin of the pair is connected to Vplus and the odd pin of the pair is connected to Vminus. POS_PORT_ADDR is used to identify the port that contains the pins. - 0: The voltage on the addressed pin is measured (Single-ended) and the resulting value is stored in the corresponding data register. - 1: The differential voltage on the addressed pin pair is measured and the resulting value is stored in the corresponding data register. (POS_PIN_ADDR[0] is ignored). Default Value: 0
6 : 4	POS_PORT_ADDR	Address of the port that contains the pin to be sampled by this channel (connected to Vplus) Default Value: 0
		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x1: CTB0:</b> CTB0
		<b>0x2: CTB1:</b> CTB1
		<b>0x3: CTB2:</b> CTB2
		<b>0x4: CTB3:</b> CTB3
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)

### 19.1.19 SAR\_CHAN\_CONFIG10 (continued)

**0x6: AROUTE\_VIRT1:**

AROUTE virtual port1 (VPORT1)

**0x7: SARMUX\_VIRT:**

SARMUX virtual port (VPORT0)

2 : 0	POS_PIN_ADDR	Address of the pin to be sampled by this channel (connected to Vplus) Default Value: 0
-------	--------------	---

## 19.1.20 SAR\_CHAN\_CONFIG11

Channel configuration register.

Address: 0x403A00AC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	POS_PORT_ADDR [6:4]			None	POS_PIN_ADDR [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW		None	RW	RW	RW
HW Access	None		R		None	R	R	R
Name	None [15:14]		SAMPLE_TIME_SEL [13:12]		None	AVG_EN	RESOLUTION	DIFFERENTIAL_EN

Bits	23	22	21	20	19	18	17	16
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	NEG_PORT_ADDR [22:20]			None	NEG_PIN_ADDR [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						RW
HW Access	R	None						R
Name	DSI_OUT_EN	None [30:25]						NEG_ADDR_EN

Bits	Name	Description
31	DSI_OUT_EN	Data output enable for this channel. - 0: the conversion result for this channel is only stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. - 1: the conversion result for this channel is stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. The same data (same formatting), together with the channel number, is available for output to pins. HSIOM_PORT_SELx should be set to route the SAR result and the channel number to the pins. Refer device datasheet to know the pins on which the data is available. Default Value: 0
24	NEG_ADDR_EN	1 - The NEG_PIN_ADDR and NEG_PORT_ADDR determines what drives the Vminus pin. This is a variation of differential mode with no even-odd pair limitation NEG_SEL determines what drives the Vminus pin. Default Value: 0 0 - The
22 : 20	NEG_PORT_ADDR	Address of the neg port that contains the pin to be sampled by this channel. Default Value: 0

## 19.1.20 SAR\_CHAN\_CONFIG11 (continued)

		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)
		<b>0x6: AROUTE_VIRT1:</b> AROUTE virtual port1 (VPORT1)
		<b>0x7: RESERVED1:</b> Unused fields
18 : 16	NEG_PIN_ADDR	Address of the neg pin to be sampled by this channel. Default Value: 0
13 : 12	SAMPLE_TIME_SEL	Sample time select: select which of the 4 global sample times to use for this channel Default Value: 0
10	AVG_EN	Averaging enable for this channel. If set the AVG_CNT and AVG_SHIFT settings are used for sampling the addressed pin(s) Default Value: 0
9	RESOLUTION	Resolution for this channel. When AVG_EN is set this bit is ignored and always a 12-bit resolution is used for this channel. Default Value: 0
		<b>0x0: MAXRES:</b> The maximum resolution is used for this channel
		<b>0x1: SUBRES:</b> The resolution specified by SUB_RESOLUTION in the SAR_SAMPLE_CTRL register is used for this channel.
8	DIFFERENTIAL_EN	Differential enable for this channel. If differential is enabled then POS_PIN_ADDR[0] is ignored and considered to be 0, i.e. POS_PIN_ADDR points to the even pin of a pin pair. For differential the even pin of the pair is connected to Vplus and the odd pin of the pair is connected to Vminus. POS_PORT_ADDR is used to identify the port that contains the pins. - 0: The voltage on the addressed pin is measured (Single-ended) and the resulting value is stored in the corresponding data register. - 1: The differential voltage on the addressed pin pair is measured and the resulting value is stored in the corresponding data register. (POS_PIN_ADDR[0] is ignored). Default Value: 0
6 : 4	POS_PORT_ADDR	Address of the port that contains the pin to be sampled by this channel (connected to Vplus) Default Value: 0
		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x1: CTB0:</b> CTB0
		<b>0x2: CTB1:</b> CTB1
		<b>0x3: CTB2:</b> CTB2
		<b>0x4: CTB3:</b> CTB3
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)

### 19.1.20 SAR\_CHAN\_CONFIG11 (continued)

**0x6: AROUTE\_VIRT1:**

AROUTE virtual port1 (VPORT1)

**0x7: SARMUX\_VIRT:**

SARMUX virtual port (VPORT0)

2 : 0	POS_PIN_ADDR	Address of the pin to be sampled by this channel (connected to Vplus) Default Value: 0
-------	--------------	---

## 19.1.21 SAR\_CHAN\_CONFIG12

Channel configuration register.

Address: 0x403A00B0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	POS_PORT_ADDR [6:4]			None	POS_PIN_ADDR [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW		None	RW	RW	RW
HW Access	None		R		None	R	R	R
Name	None [15:14]		SAMPLE_TIME_SEL [13:12]		None	AVG_EN	RESOLUTION	DIFFERENTIAL_EN

Bits	23	22	21	20	19	18	17	16
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	NEG_PORT_ADDR [22:20]			None	NEG_PIN_ADDR [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						RW
HW Access	R	None						R
Name	DSI_OUT_EN	None [30:25]						NEG_ADDR_EN

Bits	Name	Description
31	DSI_OUT_EN	Data output enable for this channel. - 0: the conversion result for this channel is only stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. - 1: the conversion result for this channel is stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. The same data (same formatting), together with the channel number, is available for output to pins. HSIOM_PORT_SELx should be set to route the SAR result and the channel number to the pins. Refer device datasheet to know the pins on which the data is available. Default Value: 0
24	NEG_ADDR_EN	1 - The NEG_PIN_ADDR and NEG_PORT_ADDR determines what drives the Vminus pin. This is a variation of differential mode with no even-odd pair limitation NEG_SEL determines what drives the Vminus pin. Default Value: 0 0 - The
22 : 20	NEG_PORT_ADDR	Address of the neg port that contains the pin to be sampled by this channel. Default Value: 0

### 19.1.21 SAR\_CHAN\_CONFIG12 (continued)

		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)
		<b>0x6: AROUTE_VIRT1:</b> AROUTE virtual port1 (VPORT1)
		<b>0x7: RESERVED1:</b> Unused fields
18 : 16	NEG_PIN_ADDR	Address of the neg pin to be sampled by this channel. Default Value: 0
13 : 12	SAMPLE_TIME_SEL	Sample time select: select which of the 4 global sample times to use for this channel Default Value: 0
10	AVG_EN	Averaging enable for this channel. If set the AVG_CNT and AVG_SHIFT settings are used for sampling the addressed pin(s) Default Value: 0
9	RESOLUTION	Resolution for this channel. When AVG_EN is set this bit is ignored and always a 12-bit resolution is used for this channel. Default Value: 0
		<b>0x0: MAXRES:</b> The maximum resolution is used for this channel
		<b>0x1: SUBRES:</b> The resolution specified by SUB_RESOLUTION in the SAR_SAMPLE_CTRL register is used for this channel.
8	DIFFERENTIAL_EN	Differential enable for this channel. If differential is enabled then POS_PIN_ADDR[0] is ignored and considered to be 0, i.e. POS_PIN_ADDR points to the even pin of a pin pair. For differential the even pin of the pair is connected to Vplus and the odd pin of the pair is connected to Vminus. POS_PORT_ADDR is used to identify the port that contains the pins. - 0: The voltage on the addressed pin is measured (Single-ended) and the resulting value is stored in the corresponding data register. - 1: The differential voltage on the addressed pin pair is measured and the resulting value is stored in the corresponding data register. (POS_PIN_ADDR[0] is ignored). Default Value: 0
6 : 4	POS_PORT_ADDR	Address of the port that contains the pin to be sampled by this channel (connected to Vplus) Default Value: 0
		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x1: CTB0:</b> CTB0
		<b>0x2: CTB1:</b> CTB1
		<b>0x3: CTB2:</b> CTB2
		<b>0x4: CTB3:</b> CTB3
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)

### 19.1.21 SAR\_CHAN\_CONFIG12 (continued)

**0x6: AROUTE\_VIRT1:**

AROUTE virtual port1 (VPORT1)

**0x7: SARMUX\_VIRT:**

SARMUX virtual port (VPORT0)

2 : 0	POS_PIN_ADDR	Address of the pin to be sampled by this channel (connected to Vplus) Default Value: 0
-------	--------------	---

## 19.1.22 SAR\_CHAN\_CONFIG13

Channel configuration register.

Address: 0x403A00B4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	POS_PORT_ADDR [6:4]			None	POS_PIN_ADDR [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW		None	RW	RW	RW
HW Access	None		R		None	R	R	R
Name	None [15:14]		SAMPLE_TIME_SEL [13:12]		None	AVG_EN	RESOLUTION	DIFFERENTIAL_EN

Bits	23	22	21	20	19	18	17	16
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	NEG_PORT_ADDR [22:20]			None	NEG_PIN_ADDR [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						RW
HW Access	R	None						R
Name	DSI_OUT_EN	None [30:25]						NEG_ADDR_EN

Bits	Name	Description
31	DSI_OUT_EN	Data output enable for this channel. - 0: the conversion result for this channel is only stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. - 1: the conversion result for this channel is stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. The same data (same formatting), together with the channel number, is available for output to pins. HSIOM_PORT_SELx should be set to route the SAR result and the channel number to the pins. Refer device datasheet to know the pins on which the data is available. Default Value: 0
24	NEG_ADDR_EN	1 - The NEG_PIN_ADDR and NEG_PORT_ADDR determines what drives the Vminus pin. This is a variation of differential mode with no even-odd pair limitation NEG_SEL determines what drives the Vminus pin. Default Value: 0 0 - The
22 : 20	NEG_PORT_ADDR	Address of the neg port that contains the pin to be sampled by this channel. Default Value: 0

## 19.1.22 SAR\_CHAN\_CONFIG13 (continued)

		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)
		<b>0x6: AROUTE_VIRT1:</b> AROUTE virtual port1 (VPORT1)
		<b>0x7: RESERVED1:</b> Unused fields
18 : 16	NEG_PIN_ADDR	Address of the neg pin to be sampled by this channel. Default Value: 0
13 : 12	SAMPLE_TIME_SEL	Sample time select: select which of the 4 global sample times to use for this channel Default Value: 0
10	AVG_EN	Averaging enable for this channel. If set the AVG_CNT and AVG_SHIFT settings are used for sampling the addressed pin(s) Default Value: 0
9	RESOLUTION	Resolution for this channel. When AVG_EN is set this bit is ignored and always a 12-bit resolution is used for this channel. Default Value: 0
		<b>0x0: MAXRES:</b> The maximum resolution is used for this channel
		<b>0x1: SUBRES:</b> The resolution specified by SUB_RESOLUTION in the SAR_SAMPLE_CTRL register is used for this channel.
8	DIFFERENTIAL_EN	Differential enable for this channel. If differential is enabled then POS_PIN_ADDR[0] is ignored and considered to be 0, i.e. POS_PIN_ADDR points to the even pin of a pin pair. For differential the even pin of the pair is connected to Vplus and the odd pin of the pair is connected to Vminus. POS_PORT_ADDR is used to identify the port that contains the pins. - 0: The voltage on the addressed pin is measured (Single-ended) and the resulting value is stored in the corresponding data register. - 1: The differential voltage on the addressed pin pair is measured and the resulting value is stored in the corresponding data register. (POS_PIN_ADDR[0] is ignored). Default Value: 0
6 : 4	POS_PORT_ADDR	Address of the port that contains the pin to be sampled by this channel (connected to Vplus) Default Value: 0
		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x1: CTB0:</b> CTB0
		<b>0x2: CTB1:</b> CTB1
		<b>0x3: CTB2:</b> CTB2
		<b>0x4: CTB3:</b> CTB3
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)

### 19.1.22 SAR\_CHAN\_CONFIG13 (continued)

**0x6: AROUTE\_VIRT1:**  
 AROUTE virtual port1 (VPORT1)

**0x7: SARMUX\_VIRT:**  
 SARMUX virtual port (VPORT0)

2 : 0	POS_PIN_ADDR	Address of the pin to be sampled by this channel (connected to Vplus) Default Value: 0
-------	--------------	---

## 19.1.23 SAR\_CHAN\_CONFIG14

Channel configuration register.

Address: 0x403A00B8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	POS_PORT_ADDR [6:4]			None	POS_PIN_ADDR [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW		None	RW	RW	RW
HW Access	None		R		None	R	R	R
Name	None [15:14]		SAMPLE_TIME_SEL [13:12]		None	AVG_EN	RESOLUTION	DIFFERENTIAL_EN

Bits	23	22	21	20	19	18	17	16
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	NEG_PORT_ADDR [22:20]			None	NEG_PIN_ADDR [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						RW
HW Access	R	None						R
Name	DSI_OUT_EN	None [30:25]						NEG_ADDR_EN

Bits	Name	Description
31	DSI_OUT_EN	Data output enable for this channel. - 0: the conversion result for this channel is only stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. - 1: the conversion result for this channel is stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. The same data (same formatting), together with the channel number, is available for output to pins. HSIOM_PORT_SELx should be set to route the SAR result and the channel number to the pins. Refer device datasheet to know the pins on which the data is available. Default Value: 0
24	NEG_ADDR_EN	1 - The NEG_PIN_ADDR and NEG_PORT_ADDR determines what drives the Vminus pin. This is a variation of differential mode with no even-odd pair limitation NEG_SEL determines what drives the Vminus pin. Default Value: 0 0 - The
22 : 20	NEG_PORT_ADDR	Address of the neg port that contains the pin to be sampled by this channel. Default Value: 0

### 19.1.23 SAR\_CHAN\_CONFIG14 (continued)

		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)
		<b>0x6: AROUTE_VIRT1:</b> AROUTE virtual port1 (VPORT1)
		<b>0x7: RESERVED1:</b> Unused fields
18 : 16	NEG_PIN_ADDR	Address of the neg pin to be sampled by this channel. Default Value: 0
13 : 12	SAMPLE_TIME_SEL	Sample time select: select which of the 4 global sample times to use for this channel Default Value: 0
10	AVG_EN	Averaging enable for this channel. If set the AVG_CNT and AVG_SHIFT settings are used for sampling the addressed pin(s) Default Value: 0
9	RESOLUTION	Resolution for this channel. When AVG_EN is set this bit is ignored and always a 12-bit resolution is used for this channel. Default Value: 0
		<b>0x0: MAXRES:</b> The maximum resolution is used for this channel
		<b>0x1: SUBRES:</b> The resolution specified by SUB_RESOLUTION in the SAR_SAMPLE_CTRL register is used for this channel.
8	DIFFERENTIAL_EN	Differential enable for this channel. If differential is enabled then POS_PIN_ADDR[0] is ignored and considered to be 0, i.e. POS_PIN_ADDR points to the even pin of a pin pair. For differential the even pin of the pair is connected to Vplus and the odd pin of the pair is connected to Vminus. POS_PORT_ADDR is used to identify the port that contains the pins. - 0: The voltage on the addressed pin is measured (Single-ended) and the resulting value is stored in the corresponding data register. - 1: The differential voltage on the addressed pin pair is measured and the resulting value is stored in the corresponding data register. (POS_PIN_ADDR[0] is ignored). Default Value: 0
6 : 4	POS_PORT_ADDR	Address of the port that contains the pin to be sampled by this channel (connected to Vplus) Default Value: 0
		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x1: CTB0:</b> CTB0
		<b>0x2: CTB1:</b> CTB1
		<b>0x3: CTB2:</b> CTB2
		<b>0x4: CTB3:</b> CTB3
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)

### 19.1.23 SAR\_CHAN\_CONFIG14 (continued)

**0x6: AROUTE\_VIRT1:**

AROUTE virtual port1 (VPORT1)

**0x7: SARMUX\_VIRT:**

SARMUX virtual port (VPORT0)

2 : 0	POS_PIN_ADDR	Address of the pin to be sampled by this channel (connected to Vplus) Default Value: 0
-------	--------------	---

## 19.1.24 SAR\_CHAN\_CONFIG15

Channel configuration register.

Address: 0x403A00BC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	POS_PORT_ADDR [6:4]			None	POS_PIN_ADDR [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW		None	RW	RW	RW
HW Access	None		R		None	R	R	R
Name	None [15:14]		SAMPLE_TIME_SEL [13:12]		None	AVG_EN	RESOLUTION	DIFFERENTIAL_EN

Bits	23	22	21	20	19	18	17	16
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	NEG_PORT_ADDR [22:20]			None	NEG_PIN_ADDR [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						RW
HW Access	R	None						R
Name	DSI_OUT_EN	None [30:25]						NEG_ADDR_EN

Bits	Name	Description
31	DSI_OUT_EN	Data output enable for this channel. - 0: the conversion result for this channel is only stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. - 1: the conversion result for this channel is stored in the channel data register and the corresponding CHAN_DATA_VALID bit is set. The same data (same formatting), together with the channel number, is available for output to pins. HSIOM_PORT_SELx should be set to route the SAR result and the channel number to the pins. Refer device datasheet to know the pins on which the data is available. Default Value: 0
24	NEG_ADDR_EN	1 - The NEG_PIN_ADDR and NEG_PORT_ADDR determines what drives the Vminus pin. This is a variation of differential mode with no even-odd pair limitation NEG_SEL determines what drives the Vminus pin. Default Value: 0 0 - The
22 : 20	NEG_PORT_ADDR	Address of the neg port that contains the pin to be sampled by this channel. Default Value: 0

## 19.1.24 SAR\_CHAN\_CONFIG15 (continued)

		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)
		<b>0x6: AROUTE_VIRT1:</b> AROUTE virtual port1 (VPORT1)
		<b>0x7: RESERVED1:</b> Unused fields
18 : 16	NEG_PIN_ADDR	Address of the neg pin to be sampled by this channel. Default Value: 0
13 : 12	SAMPLE_TIME_SEL	Sample time select: select which of the 4 global sample times to use for this channel Default Value: 0
10	AVG_EN	Averaging enable for this channel. If set the AVG_CNT and AVG_SHIFT settings are used for sampling the addressed pin(s) Default Value: 0
9	RESOLUTION	Resolution for this channel. When AVG_EN is set this bit is ignored and always a 12-bit resolution is used for this channel. Default Value: 0
		<b>0x0: MAXRES:</b> The maximum resolution is used for this channel
		<b>0x1: SUBRES:</b> The resolution specified by SUB_RESOLUTION in the SAR_SAMPLE_CTRL register is used for this channel.
8	DIFFERENTIAL_EN	Differential enable for this channel. If differential is enabled then POS_PIN_ADDR[0] is ignored and considered to be 0, i.e. POS_PIN_ADDR points to the even pin of a pin pair. For differential the even pin of the pair is connected to Vplus and the odd pin of the pair is connected to Vminus. POS_PORT_ADDR is used to identify the port that contains the pins. - 0: The voltage on the addressed pin is measured (Single-ended) and the resulting value is stored in the corresponding data register. - 1: The differential voltage on the addressed pin pair is measured and the resulting value is stored in the corresponding data register. (POS_PIN_ADDR[0] is ignored). Default Value: 0
6 : 4	POS_PORT_ADDR	Address of the port that contains the pin to be sampled by this channel (connected to Vplus) Default Value: 0
		<b>0x0: SARMUX:</b> SARMUX pins.
		<b>0x1: CTB0:</b> CTB0
		<b>0x2: CTB1:</b> CTB1
		<b>0x3: CTB2:</b> CTB2
		<b>0x4: CTB3:</b> CTB3
		<b>0x5: AROUTE_VIRT2:</b> AROUTE virtual port2 (VPORT2)

### 19.1.24 SAR\_CHAN\_CONFIG15 (continued)

**0x6: AROUTE\_VIRT1:**  
 AROUTE virtual port1 (VPORT1)

**0x7: SARMUX\_VIRT:**  
 SARMUX virtual port (VPORT0)

2 : 0	POS_PIN_ADDR	Address of the pin to be sampled by this channel (connected to Vplus) Default Value: 0
-------	--------------	---

## 19.1.25 SAR\_CHAN\_WORK0

Channel working data register

Address: 0x403A0100

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	WORK [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	WORK [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	None			R	None		
HW Access	W	None			W	None		
Name	CHAN_WO RK_UPDAT ED_MIR	None [30:28]			CHAN_WO RK_NEWVA LUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_WORK_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_UPDATED register Default Value: 0
27	CHAN_WORK_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_NEWVALUE register Default Value: 0
15 : 0	WORK	SAR conversion working data of the channel. The data is written here right after sampling this channel. Default Value: Undefined

## 19.1.26 SAR\_CHAN\_WORK1

Channel working data register

Address: 0x403A0104

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	WORK [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	WORK [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	R	None			R	None		
HW Access	W	None			W	None		
Name	CHAN_WO RK_UPDAT ED_MIR	None [30:28]			CHAN_WO RK_NEWVA LUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_WORK_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_UPDATED register Default Value: 0
27	CHAN_WORK_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_NEWVALUE register Default Value: 0
15 : 0	WORK	SAR conversion working data of the channel. The data is written here right after sampling this channel. Default Value: Undefined

## 19.1.27 SAR\_CHAN\_WORK2

Channel working data register

Address: 0x403A0108

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	WORK [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	WORK [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	None			R	None		
HW Access	W	None			W	None		
Name	CHAN_WO RK_UPDAT ED_MIR	None [30:28]			CHAN_WO RK_NEWVA LUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_WORK_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_UPDATED register Default Value: 0
27	CHAN_WORK_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_NEWVALUE register Default Value: 0
15 : 0	WORK	SAR conversion working data of the channel. The data is written here right after sampling this channel. Default Value: Undefined

## 19.1.28 SAR\_CHAN\_WORK3

Channel working data register

Address: 0x403A010C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	WORK [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	WORK [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	None			R	None		
HW Access	W	None			W	None		
Name	CHAN_WO RK_UPDAT ED_MIR	None [30:28]			CHAN_WO RK_NEWVA LUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_WORK_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_UPDATED register Default Value: 0
27	CHAN_WORK_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_NEWVALUE register Default Value: 0
15 : 0	WORK	SAR conversion working data of the channel. The data is written here right after sampling this channel. Default Value: Undefined

## 19.1.29 SAR\_CHAN\_WORK4

Channel working data register

Address: 0x403A0110

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	WORK [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	WORK [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	None			R	None		
HW Access	W	None			W	None		
Name	CHAN_WO RK_UPDAT ED_MIR	None [30:28]			CHAN_WO RK_NEWVA LUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_WORK_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_UPDATED register Default Value: 0
27	CHAN_WORK_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_NEWVALUE register Default Value: 0
15 : 0	WORK	SAR conversion working data of the channel. The data is written here right after sampling this channel. Default Value: Undefined

## 19.1.30 SAR\_CHAN\_WORK5

Channel working data register

Address: 0x403A0114

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	WORK [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	WORK [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	R	None			R	None		
HW Access	W	None			W	None		
Name	CHAN_WO RK_UPDAT ED_MIR	None [30:28]			CHAN_WO RK_NEWVA LUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_WORK_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_UPDATED register Default Value: 0
27	CHAN_WORK_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_NEWVALUE register Default Value: 0
15 : 0	WORK	SAR conversion working data of the channel. The data is written here right after sampling this channel. Default Value: Undefined

## 19.1.31 SAR\_CHAN\_WORK6

Channel working data register

Address: 0x403A0118

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	WORK [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	WORK [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	R	None			R	None		
HW Access	W	None			W	None		
Name	CHAN_WO RK_UPDAT ED_MIR	None [30:28]			CHAN_WO RK_NEWVA LUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_WORK_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_UPDATED register Default Value: 0
27	CHAN_WORK_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_NEWVALUE register Default Value: 0
15 : 0	WORK	SAR conversion working data of the channel. The data is written here right after sampling this channel. Default Value: Undefined

## 19.1.32 SAR\_CHAN\_WORK7

Channel working data register

Address: 0x403A011C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	WORK [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	WORK [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	None			R	None		
HW Access	W	None			W	None		
Name	CHAN_WO RK_UPDAT ED_MIR	None [30:28]			CHAN_WO RK_NEWVA LUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_WORK_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_UPDATED register Default Value: 0
27	CHAN_WORK_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_NEWVALUE register Default Value: 0
15 : 0	WORK	SAR conversion working data of the channel. The data is written here right after sampling this channel. Default Value: Undefined

## 19.1.33 SAR\_CHAN\_WORK8

Channel working data register

Address: 0x403A0120

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	WORK [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	WORK [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	None			R	None		
HW Access	W	None			W	None		
Name	CHAN_WO RK_UPDAT ED_MIR	None [30:28]			CHAN_WO RK_NEWVA LUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_WORK_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_UPDATED register Default Value: 0
27	CHAN_WORK_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_NEWVALUE register Default Value: 0
15 : 0	WORK	SAR conversion working data of the channel. The data is written here right after sampling this channel. Default Value: Undefined

## 19.1.34 SAR\_CHAN\_WORK9

Channel working data register

Address: 0x403A0124

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	WORK [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	WORK [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	None			R	None		
HW Access	W	None			W	None		
Name	CHAN_WO RK_UPDAT ED_MIR	None [30:28]			CHAN_WO RK_NEWVA LUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_WORK_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_UPDATED register Default Value: 0
27	CHAN_WORK_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_NEWVALUE register Default Value: 0
15 : 0	WORK	SAR conversion working data of the channel. The data is written here right after sampling this channel. Default Value: Undefined

## 19.1.35 SAR\_CHAN\_WORK10

Channel working data register

Address: 0x403A0128

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	WORK [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	WORK [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	None			R	None		
HW Access	W	None			W	None		
Name	CHAN_WO RK_UPDAT ED_MIR	None [30:28]			CHAN_WO RK_NEWVA LUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_WORK_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_UPDATED register Default Value: 0
27	CHAN_WORK_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_NEWVALUE register Default Value: 0
15 : 0	WORK	SAR conversion working data of the channel. The data is written here right after sampling this channel. Default Value: Undefined

## 19.1.36 SAR\_CHAN\_WORK11

Channel working data register

Address: 0x403A012C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	WORK [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	WORK [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	None			R	None		
HW Access	W	None			W	None		
Name	CHAN_WO RK_UPDAT ED_MIR	None [30:28]			CHAN_WO RK_NEWVA LUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_WORK_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_UPDATED register Default Value: 0
27	CHAN_WORK_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_NEWVALUE register Default Value: 0
15 : 0	WORK	SAR conversion working data of the channel. The data is written here right after sampling this channel. Default Value: Undefined

## 19.1.37 SAR\_CHAN\_WORK12

Channel working data register

Address: 0x403A0130

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	WORK [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	WORK [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	None			R	None		
HW Access	W	None			W	None		
Name	CHAN_WO RK_UPDAT ED_MIR	None [30:28]			CHAN_WO RK_NEWVA LUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_WORK_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_UPDATED register Default Value: 0
27	CHAN_WORK_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_NEWVALUE register Default Value: 0
15 : 0	WORK	SAR conversion working data of the channel. The data is written here right after sampling this channel. Default Value: Undefined

## 19.1.38 SAR\_CHAN\_WORK13

Channel working data register

Address: 0x403A0134

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	WORK [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	WORK [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	R	None			R	None		
HW Access	W	None			W	None		
Name	CHAN_WO RK_UPDAT ED_MIR	None [30:28]			CHAN_WO RK_NEWVA LUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_WORK_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_UPDATED register Default Value: 0
27	CHAN_WORK_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_NEWVALUE register Default Value: 0
15 : 0	WORK	SAR conversion working data of the channel. The data is written here right after sampling this channel. Default Value: Undefined

## 19.1.39 SAR\_CHAN\_WORK14

Channel working data register

Address: 0x403A0138

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	WORK [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	WORK [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	None			R	None		
HW Access	W	None			W	None		
Name	CHAN_WO RK_UPDAT ED_MIR	None [30:28]			CHAN_WO RK_NEWVA LUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_WORK_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_UPDATED register Default Value: 0
27	CHAN_WORK_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_NEWVALUE register Default Value: 0
15 : 0	WORK	SAR conversion working data of the channel. The data is written here right after sampling this channel. Default Value: Undefined

## 19.1.40 SAR\_CHAN\_WORK15

Channel working data register

Address: 0x403A013C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	WORK [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	WORK [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	R	None			R	None		
HW Access	W	None			W	None		
Name	CHAN_WO RK_UPDAT ED_MIR	None [30:28]			CHAN_WO RK_NEWVA LUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_WORK_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_UPDATED register Default Value: 0
27	CHAN_WORK_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_WORK_NEWVALUE register Default Value: 0
15 : 0	WORK	SAR conversion working data of the channel. The data is written here right after sampling this channel. Default Value: Undefined

## 19.1.41 SAR\_CHAN\_RESULT0

Channel result data register

Address: 0x403A0180

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	RESULT [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	RESULT [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	R	R	None	R	None		
HW Access	W	W	W	None	W	None		
Name	CHAN_RESULT_UPDATED_MIR	RANGE_INTR_MIR	SATURATE_INTR_MIR	None	CHAN_RESULT_NEWVALUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_RESULT_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_UPDATED register Default Value: 0
30	RANGE_INTR_MIR	mirror bit of corresponding bit in SAR_RANGE_INTR register Default Value: 0
29	SATURATE_INTR_MIR	mirror bit of corresponding bit in SAR_SATURATE_INTR register Default Value: 0
27	CHAN_RESULT_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_NEWVALUE register Default Value: 0
15 : 0	RESULT	SAR conversion result of the channel. The data is copied here from the WORK field after all enabled channels in this scan have been sampled. Default Value: Undefined

## 19.1.42 SAR\_CHAN\_RESULT1

Channel result data register

Address: 0x403A0184

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	RESULT [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	RESULT [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	R	R	None	R	None		
HW Access	W	W	W	None	W	None		
Name	CHAN_RESULT_UPDATED_MIR	RANGE_INTR_MIR	SATURATE_INTR_MIR	None	CHAN_RESULT_NEWVALUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_RESULT_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_UPDATED register Default Value: 0
30	RANGE_INTR_MIR	mirror bit of corresponding bit in SAR_RANGE_INTR register Default Value: 0
29	SATURATE_INTR_MIR	mirror bit of corresponding bit in SAR_SATURATE_INTR register Default Value: 0
27	CHAN_RESULT_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_NEWVALUE register Default Value: 0
15 : 0	RESULT	SAR conversion result of the channel. The data is copied here from the WORK field after all enabled channels in this scan have been sampled. Default Value: Undefined

## 19.1.43 SAR\_CHAN\_RESULT2

Channel result data register

Address: 0x403A0188

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	RESULT [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	RESULT [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	R	R	None	R	None		
HW Access	W	W	W	None	W	None		
Name	CHAN_RESULT_UPDATED_MIR	RANGE_INTR_MIR	SATURATE_INTR_MIR	None	CHAN_RESULT_NEWVALUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_RESULT_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_UPDATED register Default Value: 0
30	RANGE_INTR_MIR	mirror bit of corresponding bit in SAR_RANGE_INTR register Default Value: 0
29	SATURATE_INTR_MIR	mirror bit of corresponding bit in SAR_SATURATE_INTR register Default Value: 0
27	CHAN_RESULT_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_NEWVALUE register Default Value: 0
15 : 0	RESULT	SAR conversion result of the channel. The data is copied here from the WORK field after all enabled channels in this scan have been sampled. Default Value: Undefined

## 19.1.44 SAR\_CHAN\_RESULT3

Channel result data register

Address: 0x403A018C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	RESULT [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	RESULT [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	R	R	None	R	None		
HW Access	W	W	W	None	W	None		
Name	CHAN_RESULT_UPDATED_MIR	RANGE_INTR_MIR	SATURATE_INTR_MIR	None	CHAN_RESULT_NEWVALUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_RESULT_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_UPDATED register Default Value: 0
30	RANGE_INTR_MIR	mirror bit of corresponding bit in SAR_RANGE_INTR register Default Value: 0
29	SATURATE_INTR_MIR	mirror bit of corresponding bit in SAR_SATURATE_INTR register Default Value: 0
27	CHAN_RESULT_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_NEWVALUE register Default Value: 0
15 : 0	RESULT	SAR conversion result of the channel. The data is copied here from the WORK field after all enabled channels in this scan have been sampled. Default Value: Undefined

## 19.1.45 SAR\_CHAN\_RESULT4

Channel result data register

Address: 0x403A0190

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	RESULT [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	RESULT [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	R	R	None	R	None		
HW Access	W	W	W	None	W	None		
Name	CHAN_RESULT_UPDATED_MIR	RANGE_INTR_MIR	SATURATE_INTR_MIR	None	CHAN_RESULT_NEWVALUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_RESULT_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_UPDATED register Default Value: 0
30	RANGE_INTR_MIR	mirror bit of corresponding bit in SAR_RANGE_INTR register Default Value: 0
29	SATURATE_INTR_MIR	mirror bit of corresponding bit in SAR_SATURATE_INTR register Default Value: 0
27	CHAN_RESULT_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_NEWVALUE register Default Value: 0
15 : 0	RESULT	SAR conversion result of the channel. The data is copied here from the WORK field after all enabled channels in this scan have been sampled. Default Value: Undefined

## 19.1.46 SAR\_CHAN\_RESULT5

Channel result data register

Address: 0x403A0194

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	RESULT [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	RESULT [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	R	R	None	R	None		
HW Access	W	W	W	None	W	None		
Name	CHAN_RESULT_UPDATED_MIR	RANGE_INTR_MIR	SATURATE_INTR_MIR	None	CHAN_RESULT_NEWVALUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_RESULT_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_UPDATED register Default Value: 0
30	RANGE_INTR_MIR	mirror bit of corresponding bit in SAR_RANGE_INTR register Default Value: 0
29	SATURATE_INTR_MIR	mirror bit of corresponding bit in SAR_SATURATE_INTR register Default Value: 0
27	CHAN_RESULT_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_NEWVALUE register Default Value: 0
15 : 0	RESULT	SAR conversion result of the channel. The data is copied here from the WORK field after all enabled channels in this scan have been sampled. Default Value: Undefined

## 19.1.47 SAR\_CHAN\_RESULT6

Channel result data register

Address: 0x403A0198

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	RESULT [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	RESULT [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	R	R	None	R	None		
HW Access	W	W	W	None	W	None		
Name	CHAN_RESULT_UPDATED_MIR	RANGE_INTR_MIR	SATURATE_INTR_MIR	None	CHAN_RESULT_NEWVALUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_RESULT_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_UPDATED register Default Value: 0
30	RANGE_INTR_MIR	mirror bit of corresponding bit in SAR_RANGE_INTR register Default Value: 0
29	SATURATE_INTR_MIR	mirror bit of corresponding bit in SAR_SATURATE_INTR register Default Value: 0
27	CHAN_RESULT_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_NEWVALUE register Default Value: 0
15 : 0	RESULT	SAR conversion result of the channel. The data is copied here from the WORK field after all enabled channels in this scan have been sampled. Default Value: Undefined

## 19.1.48 SAR\_CHAN\_RESULT7

Channel result data register

Address: 0x403A019C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	RESULT [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	RESULT [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	R	R	None	R	None		
HW Access	W	W	W	None	W	None		
Name	CHAN_RESULT_UPDATED_MIR	RANGE_INTR_MIR	SATURATE_INTR_MIR	None	CHAN_RESULT_NEWVALUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_RESULT_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_UPDATED register Default Value: 0
30	RANGE_INTR_MIR	mirror bit of corresponding bit in SAR_RANGE_INTR register Default Value: 0
29	SATURATE_INTR_MIR	mirror bit of corresponding bit in SAR_SATURATE_INTR register Default Value: 0
27	CHAN_RESULT_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_NEWVALUE register Default Value: 0
15 : 0	RESULT	SAR conversion result of the channel. The data is copied here from the WORK field after all enabled channels in this scan have been sampled. Default Value: Undefined

## 19.1.49 SAR\_CHAN\_RESULT8

Channel result data register

Address: 0x403A01A0

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	RESULT [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	RESULT [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	R	R	None	R	None		
HW Access	W	W	W	None	W	None		
Name	CHAN_RESULT_UPDATED_MIR	RANGE_INTR_MIR	SATURATE_INTR_MIR	None	CHAN_RESULT_NEWVALUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_RESULT_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_UPDATED register Default Value: 0
30	RANGE_INTR_MIR	mirror bit of corresponding bit in SAR_RANGE_INTR register Default Value: 0
29	SATURATE_INTR_MIR	mirror bit of corresponding bit in SAR_SATURATE_INTR register Default Value: 0
27	CHAN_RESULT_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_NEWVALUE register Default Value: 0
15 : 0	RESULT	SAR conversion result of the channel. The data is copied here from the WORK field after all enabled channels in this scan have been sampled. Default Value: Undefined

## 19.1.50 SAR\_CHAN\_RESULT9

Channel result data register

Address: 0x403A01A4

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	RESULT [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	RESULT [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	R	R	None	R	None		
HW Access	W	W	W	None	W	None		
Name	CHAN_RESULT_UPDATED_MIR	RANGE_INTR_MIR	SATURATE_INTR_MIR	None	CHAN_RESULT_NEWVALUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_RESULT_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_UPDATED register Default Value: 0
30	RANGE_INTR_MIR	mirror bit of corresponding bit in SAR_RANGE_INTR register Default Value: 0
29	SATURATE_INTR_MIR	mirror bit of corresponding bit in SAR_SATURATE_INTR register Default Value: 0
27	CHAN_RESULT_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_NEWVALUE register Default Value: 0
15 : 0	RESULT	SAR conversion result of the channel. The data is copied here from the WORK field after all enabled channels in this scan have been sampled. Default Value: Undefined

## 19.1.51 SAR\_CHAN\_RESULT10

Channel result data register

Address: 0x403A01A8

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	RESULT [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	RESULT [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	R	R	None	R	None		
HW Access	W	W	W	None	W	None		
Name	CHAN_RESULT_UPDATED_MIR	RANGE_INTR_MIR	SATURATE_INTR_MIR	None	CHAN_RESULT_NEWVALUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_RESULT_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_UPDATED register Default Value: 0
30	RANGE_INTR_MIR	mirror bit of corresponding bit in SAR_RANGE_INTR register Default Value: 0
29	SATURATE_INTR_MIR	mirror bit of corresponding bit in SAR_SATURATE_INTR register Default Value: 0
27	CHAN_RESULT_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_NEWVALUE register Default Value: 0
15 : 0	RESULT	SAR conversion result of the channel. The data is copied here from the WORK field after all enabled channels in this scan have been sampled. Default Value: Undefined

## 19.1.52 SAR\_CHAN\_RESULT11

Channel result data register

Address: 0x403A01AC

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	RESULT [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	RESULT [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	R	R	None	R	None		
HW Access	W	W	W	None	W	None		
Name	CHAN_RESULT_UPDATED_MIR	RANGE_INTR_MIR	SATURATE_INTR_MIR	None	CHAN_RESULT_NEWVALUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_RESULT_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_UPDATED register Default Value: 0
30	RANGE_INTR_MIR	mirror bit of corresponding bit in SAR_RANGE_INTR register Default Value: 0
29	SATURATE_INTR_MIR	mirror bit of corresponding bit in SAR_SATURATE_INTR register Default Value: 0
27	CHAN_RESULT_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_NEWVALUE register Default Value: 0
15 : 0	RESULT	SAR conversion result of the channel. The data is copied here from the WORK field after all enabled channels in this scan have been sampled. Default Value: Undefined

## 19.1.53 SAR\_CHAN\_RESULT12

Channel result data register

Address: 0x403A01B0

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	RESULT [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	RESULT [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	R	R	None	R	None		
HW Access	W	W	W	None	W	None		
Name	CHAN_RESULT_UPDATED_MIR	RANGE_INTR_MIR	SATURATE_INTR_MIR	None	CHAN_RESULT_NEWVALUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_RESULT_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_UPDATED register Default Value: 0
30	RANGE_INTR_MIR	mirror bit of corresponding bit in SAR_RANGE_INTR register Default Value: 0
29	SATURATE_INTR_MIR	mirror bit of corresponding bit in SAR_SATURATE_INTR register Default Value: 0
27	CHAN_RESULT_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_NEWVALUE register Default Value: 0
15 : 0	RESULT	SAR conversion result of the channel. The data is copied here from the WORK field after all enabled channels in this scan have been sampled. Default Value: Undefined

## 19.1.54 SAR\_CHAN\_RESULT13

Channel result data register

Address: 0x403A01B4

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	RESULT [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	RESULT [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	R	R	None	R	None		
HW Access	W	W	W	None	W	None		
Name	CHAN_RESULT_UPDATED_MIR	RANGE_INTR_MIR	SATURATE_INTR_MIR	None	CHAN_RESULT_NEWVALUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_RESULT_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_UPDATED register Default Value: 0
30	RANGE_INTR_MIR	mirror bit of corresponding bit in SAR_RANGE_INTR register Default Value: 0
29	SATURATE_INTR_MIR	mirror bit of corresponding bit in SAR_SATURATE_INTR register Default Value: 0
27	CHAN_RESULT_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_NEWVALUE register Default Value: 0
15 : 0	RESULT	SAR conversion result of the channel. The data is copied here from the WORK field after all enabled channels in this scan have been sampled. Default Value: Undefined

## 19.1.55 SAR\_CHAN\_RESULT14

Channel result data register

Address: 0x403A01B8

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	RESULT [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	RESULT [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	R	R	None	R	None		
HW Access	W	W	W	None	W	None		
Name	CHAN_RESULT_UPDATED_MIR	RANGE_INTR_MIR	SATURATE_INTR_MIR	None	CHAN_RESULT_NEWVALUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_RESULT_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_UPDATED register Default Value: 0
30	RANGE_INTR_MIR	mirror bit of corresponding bit in SAR_RANGE_INTR register Default Value: 0
29	SATURATE_INTR_MIR	mirror bit of corresponding bit in SAR_SATURATE_INTR register Default Value: 0
27	CHAN_RESULT_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_NEWVALUE register Default Value: 0
15 : 0	RESULT	SAR conversion result of the channel. The data is copied here from the WORK field after all enabled channels in this scan have been sampled. Default Value: Undefined

## 19.1.56 SAR\_CHAN\_RESULT15

Channel result data register

Address: 0x403A01BC

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	RESULT [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	RESULT [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	R	R	None	R	None		
HW Access	W	W	W	None	W	None		
Name	CHAN_RESULT_UPDATED_MIR	RANGE_INTR_MIR	SATURATE_INTR_MIR	None	CHAN_RESULT_NEWVALUE_MIR	None [26:24]		

Bits	Name	Description
31	CHAN_RESULT_UPDATED_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_UPDATED register Default Value: 0
30	RANGE_INTR_MIR	mirror bit of corresponding bit in SAR_RANGE_INTR register Default Value: 0
29	SATURATE_INTR_MIR	mirror bit of corresponding bit in SAR_SATURATE_INTR register Default Value: 0
27	CHAN_RESULT_NEWVALUE_MIR	mirror bit of corresponding bit in SAR_CHAN_RESULT_NEWVALUE register Default Value: 0
15 : 0	RESULT	SAR conversion result of the channel. The data is copied here from the WORK field after all enabled channels in this scan have been sampled. Default Value: Undefined

## 19.1.57 SAR\_CHAN\_WORK\_UPDATED

Channel working data register 'updated' bits

Address: 0x403A0200

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	CHAN_WORK_UPDATED [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	CHAN_WORK_UPDATED [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	CHAN_WORK_UPDATED	If set the corresponding WORK register was updated, i.e. was already sampled during the current scan and, in case of Interleaved averaging, reached the averaging count. If this bit is low then either the channel is not enabled or the averaging count is not yet reached for Interleaved averaging. Default Value: 0

## 19.1.58 SAR\_CHAN\_RESULT\_UPDATED

Channel result data register 'updated' bits

Address: 0x403A0204

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	CHAN_RESULT_UPDATED [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	CHAN_RESULT_UPDATED [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	CHAN_RESULT_UPDATED	If set the corresponding RESULT register was updated, i.e. was sampled during the previous scan and, in case of Interleaved averaging, reached the averaging count. If this bit is low then either the channel is not enabled or the averaging count is not yet reached for Interleaved averaging. Default Value: 0

## 19.1.59 SAR\_CHAN\_WORK\_NEWVALUE

Channel working data register 'new value' bits

Address: 0x403A0208

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	CHAN_WORK_NEWVALUE [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	CHAN_WORK_NEWVALUE [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	CHAN_WORK_NEWVALUE	<p>If set the corresponding WORK data received a new value, i.e. was already sampled during the current scan and data was valid.</p> <p>In case of averaging this New Value bit is an OR of all the valid bits received by each conversion.</p> <p>Default Value: 0</p>

## 19.1.60 SAR\_CHAN\_RESULT\_NEWVALUE

Channel result data register 'new value' bits

Address: 0x403A020C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	CHAN_RESULT_NEWVALUE [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	CHAN_RESULT_NEWVALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	CHAN_RESULT_NEWVALUE	If set the corresponding RESULT data received a new value, i.e. was sampled during the last scan and data was valid. In case of averaging this New Value bit is an OR of all the valid bits received by each conversion. Default Value: 0

## 19.1.61 SAR\_INTR

Interrupt request register.

Address: 0x403A0210

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
Name	INJ_COLLISION_INTR	INJ_RANGE_INTR	INJ_SATURATE_INTR	INJ_EOC_INTR	DSI_COLLISION_INTR	FW_COLLISION_INTR	OVERFLOW_INTR	EOS_INTR

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7	INJ_COLLISION_INTR	Injection Collision Interrupt: hardware sets this interrupt when the injection trigger signal is asserted (INJ_START_EN==1 && INJ_TAILGATING==0) while the SAR is BUSY. Raising this interrupt is delayed to when the sampling of the injection channel has been completed, i.e. not when the preceding scan with which this trigger collided is completed. When this interrupt is set it implies that the injection channel was sampled later than was intended. Write with '1' to clear bit. Default Value: 0
6	INJ_RANGE_INTR	Injection Range detect Interrupt: hardware sets this interrupt if the injection conversion result (after averaging) met the condition specified by the SAR_RANGE registers. Write with '1' to clear bit. Default Value: 0
5	INJ_SATURATE_INTR	Injection Saturation Interrupt: hardware sets this interrupt if an injection conversion result (before averaging) is either 0x000 or 0xFFFF (for 12-bit resolution), this is an indication that the ADC likely saturated. Write with '1' to clear bit. Default Value: 0
4	INJ_EOC_INTR	Injection End of Conversion Interrupt: hardware sets this interrupt after completing the conversion for the injection channel (irrespective of if tailgating was used). Write with '1' to clear bit. Default Value: 0

### 19.1.61 SAR\_INTR (continued)

3	DSI_COLLISION_INTR	DSI Collision Interrupt: hardware sets this interrupt when the hardware trigger signal is asserted while the SAR is BUSY. Raising this interrupt is delayed to when the scan caused by the trigger has been completed, i.e. not when the preceeding scan with which this trigger collided is completed. When this interrupt is set it implies that the channels were sampled later than was intended (jitter). Write with '1' to clear bit. Default Value: 0
2	FW_COLLISION_INTR	Firmware Collision Interrupt: hardware sets this interrupt when FW_TRIGGER is asserted while the SAR is BUSY. Raising this interrupt is delayed to when the scan caused by the FW_TRIGGER has been completed, i.e. not when the preceeding scan with which this trigger collided is completed. When this interrupt is set it implies that the channels were sampled later than was intended (jitter). Write with '1' to clear bit. Default Value: 0
1	OVERFLOW_INTR	Overflow Interrupt: hardware sets this interrupt when it sets a new EOS_INTR while that bit was not yet cleared by the firmware. Write with '1' to clear bit. Default Value: 0
0	EOS_INTR	End Of Scan Interrupt: hardware sets this interrupt after completing a scan of all the enabled channels. Write with '1' to clear bit. Default Value: 0

## 19.1.62 SAR\_INTR\_SET

Interrupt set request register

Address: 0x403A0214

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	A	A	A	A	A	A	A	A
Name	INJ_COLLISION_SET	INJ_RANGE_SET	INJ_SATURATE_SET	INJ_EOC_SET	DSI_COLLISION_SET	FW_COLLISION_SET	OVERFLOW_SET	EOS_SET

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7	INJ_COLLISION_SET	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
6	INJ_RANGE_SET	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
5	INJ_SATURATE_SET	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
4	INJ_EOC_SET	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
3	DSI_COLLISION_SET	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
2	FW_COLLISION_SET	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
1	OVERFLOW_SET	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

**19.1.62 SAR\_INTR\_SET** (continued)

0	EOS_SET	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
---	---------	--

## 19.1.63 SAR\_INTR\_MASK

Interrupt mask register.

Address: 0x403A0218

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	R	R	R	R	R	R	R	R
Name	INJ_COLLISION_MASK	INJ_RANGE_MASK	INJ_SATURATE_MASK	INJ_EOC_MASK	DSI_COLLISION_MASK	FW_COLLISION_MASK	OVERFLOW_MASK	EOS_MASK

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7	INJ_COLLISION_MASK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
6	INJ_RANGE_MASK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
5	INJ_SATURATE_MASK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
4	INJ_EOC_MASK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
3	DSI_COLLISION_MASK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	FW_COLLISION_MASK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	OVERFLOW_MASK	Mask bit for corresponding bit in interrupt request register. Default Value: 0

**19.1.63 SAR\_INTR\_MASK** (continued)

0	EOS_MASK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
---	----------	---

## 19.1.64 SAR\_INTR\_MASKED

Interrupt masked request register

Address: 0x403A021C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	INJ_COLLISION_MASKED	INJ_RANGE_MASKED	INJ_SATURATE_MASKED	INJ_EOC_MASKED	DSI_COLLISION_MASKED	FW_COLLISION_MASKED	OVERFLOW_MASKED	EOS_MASKED

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7	INJ_COLLISION_MASKED	Logical and of corresponding request and mask bits. Default Value: 0
6	INJ_RANGE_MASKED	Logical and of corresponding request and mask bits. Default Value: 0
5	INJ_SATURATE_MASKED	Logical and of corresponding request and mask bits. Default Value: 0
4	INJ_EOC_MASKED	Logical and of corresponding request and mask bits. Default Value: 0
3	DSI_COLLISION_MASKED	Logical and of corresponding request and mask bits. Default Value: 0
2	FW_COLLISION_MASKED	Logical and of corresponding request and mask bits. Default Value: 0
1	OVERFLOW_MASKED	Logical and of corresponding request and mask bits. Default Value: 0

**19.1.64 SAR\_INTR\_MASKED** (continued)

0	EOS_MASKED	Logical and of corresponding request and mask bits. Default Value: 0
---	------------	---

## 19.1.65 SAR\_SATURATE\_INTR

Saturate interrupt request register.

Address: 0x403A0220

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C							
HW Access	RW1S							
Name	SATURATE_INTR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW1C							
HW Access	RW1S							
Name	SATURATE_INTR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	SATURATE_INTR	Saturate Interrupt: hardware sets this interrupt for each channel if a conversion result (before averaging) of that channel is either 0x000 or 0xFFFF (for 12-bit resolution), this is an indication that the ADC likely saturated. Write with '1' to clear bit. Default Value: 0

## 19.1.66 SAR\_SATURATE\_INTR\_SET

Saturate interrupt set request register

Address: 0x403A0224

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S							
HW Access	A							
Name	SATURATE_SET [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW1S							
HW Access	A							
Name	SATURATE_SET [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	SATURATE_SET	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

## 19.1.67 SAR\_SATURATE\_INTR\_MASK

Saturate interrupt mask register.

Address: 0x403A0228

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	SATURATE_MASK [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	SATURATE_MASK [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	SATURATE_MASK	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 19.1.68 SAR\_SATURATE\_INTR\_MASKED

Saturate interrupt masked request register

Address: 0x403A022C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	SATURATE_MASKED [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	SATURATE_MASKED [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	SATURATE_MASKED	Logical and of corresponding request and mask bits. Default Value: 0

## 19.1.69 SAR\_RANGE\_INTR

Range detect interrupt request register.

Address: 0x403A0230

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C							
HW Access	RW1S							
Name	RANGE_INTR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW1C							
HW Access	RW1S							
Name	RANGE_INTR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	RANGE_INTR	Range detect Interrupt: hardware sets this interrupt for each channel if the conversion result (after averaging) of that channel met the condition specified by the SAR_RANGE registers. Write with '1' to clear bit. Default Value: 0

## 19.1.70 SAR\_RANGE\_INTR\_SET

Range detect interrupt set request register

Address: 0x403A0234

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S							
HW Access	A							
Name	RANGE_SET [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW1S							
HW Access	A							
Name	RANGE_SET [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	RANGE_SET	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

## 19.1.71 SAR\_RANGE\_INTR\_MASK

Range detect interrupt mask register.

Address: 0x403A0238

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	RANGE_MASK [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	RANGE_MASK [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	RANGE_MASK	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 19.1.72 SAR\_RANGE\_INTR\_MASKED

Range interrupt masked request register

Address: 0x403A023C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	RANGE_MASKED [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	RANGE_MASKED [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	RANGE_MASKED	Logical and of corresponding request and mask bits. Default Value: 0

## 19.1.73 SAR\_INTR\_CAUSE

Interrupt cause register

Address: 0x403A0240

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	INJ_COLLISION_MASKED_MIR	INJ_RANGE_MASKED_MIR	INJ_SATURATE_MASKED_MIR	INJ_EOC_MASKED_MIR	DSI_COLLISION_MASKED_MIR	FW_COLLISION_MASKED_MIR	OVERFLOW_MASKED_MIR	EOS_MASKED_MIR

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	R	R	None					
HW Access	W	W	None					
Name	RANGE_MASKED_RED	SATURATE_MASKED_RED	None [29:24]					

Bits	Name	Description
31	RANGE_MASKED_RED	Reduction OR of all SAR_RANGE_INTR_MASKED bits Default Value: 0
30	SATURATE_MASKED_RED	Reduction OR of all SAR_SATURATION_INTR_MASKED bits Default Value: 0
7	INJ_COLLISION_MASKED_MIR	Mirror copy of corresponding bit in SAR_INTR_MASKED Default Value: 0
6	INJ_RANGE_MASKED_MIR	Mirror copy of corresponding bit in SAR_INTR_MASKED Default Value: 0
5	INJ_SATURATE_MASKED_MIR	Mirror copy of corresponding bit in SAR_INTR_MASKED Default Value: 0
4	INJ_EOC_MASKED_MIR	Mirror copy of corresponding bit in SAR_INTR_MASKED Default Value: 0

### 19.1.73 SAR\_INTR\_CAUSE (continued)

3	DSI_COLLISION_MASKE D_MIR	Mirror copy of corresponding bit in SAR_INTR_MASKED Default Value: 0
2	FW_COLLISION_MASKE D_MIR	Mirror copy of corresponding bit in SAR_INTR_MASKED Default Value: 0
1	OVERFLOW_MASKED_M IR	Mirror copy of corresponding bit in SAR_INTR_MASKED Default Value: 0
0	EOS_MASKED_MIR	Mirror copy of corresponding bit in SAR_INTR_MASKED Default Value: 0

## 19.1.74 SAR\_INJ\_CHAN\_CONFIG

Injection channel configuration register.

Address: 0x403A0280

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW			None	RW		
HW Access	None	R			None	R		
Name	None	INJ_PORT_ADDR [6:4]			None	INJ_PIN_ADDR [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW		None	RW	RW	RW
HW Access	None		R		None	R	R	R
Name	None [15:14]		INJ_SAMPLE_TIME_SEL [13:12]		None	INJ_AVG_EN	INJ_RESOLUTION	INJ_DIFFERENTIAL_EN

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW1S	RW	None					
HW Access	RW1C	R	None					
Name	INJ_START_EN	INJ_TAILGATING	None [29:24]					

Bits	Name	Description
31	INJ_START_EN	Set by firmware to enable the injection channel. If INJ_TAILGATING is not set this bit also functions as trigger for this channel. Cleared by hardware after this channel has been sampled (i.e. this channel is always one shot even if CONTINUOUS is set). Also cleared if the SAR is disabled. Default Value: 0
30	INJ_TAILGATING	Injection channel tailgating. - 0: no tailgating for this channel, SAR is immediately triggered when the INJ_START_EN bit is set. - 1: injection channel tailgating. The addressed pin is sampled after the next trigger and after all enabled channels have been scanned. Default Value: 0
13 : 12	INJ_SAMPLE_TIME_SEL	Injection sample time select: select which of the 4 global sample times to use for this channel Default Value: 0
10	INJ_AVG_EN	Averaging enable for this channel. If set the AVG_CNT and AVG_SHIFT settings are used for sampling the addressed pin(s) Default Value: 0

### 19.1.74 SAR\_INJ\_CHAN\_CONFIG (continued)

9	INJ_RESOLUTION	<p>Resolution for this channel. Default Value: 0</p> <p><b>0x0: 12B:</b> 12-bit resolution is used for this channel.</p> <p><b>0x1: SUBRES:</b> The resolution specified by SUB_RESOLUTION in the SAR_SAMPLE_CTRL register is used for this channel.</p>
8	INJ_DIFFERENTIAL_EN	<p>Differential enable for this channel.</p> <ul style="list-style-type: none"> <li>- 0: The voltage on the addressed pin is measured (Single-ended) and the resulting value is stored in the corresponding data register.</li> <li>- 1: The differential voltage on the addressed pin pair is measured and the resulting value is stored in the corresponding data register. (INJ_PIN_ADDR[0] is ignored).</li> </ul> <p>Default Value: 0</p>
6 : 4	INJ_PORT_ADDR	<p>Address of the port that contains the pin to be sampled by this channel. Default Value: 0</p> <p><b>0x0: SARMUX:</b> SARMUX pins.</p> <p><b>0x1: CTB0:</b> CTB0</p> <p><b>0x2: CTB1:</b> CTB1</p> <p><b>0x3: CTB2:</b> Not available in PSoC Analog Coprocessor</p> <p><b>0x4: CTB3:</b> Not available in PSoC Analog Coprocessor</p> <p><b>0x6: AROUTE_VIRT:</b> AROUTE virtual port</p> <p><b>0x7: SARMUX_VIRT:</b> SARMUX virtual port</p>
2 : 0	INJ_PIN_ADDR	<p>Address of the pin to be sampled by this injection channel. If differential is enabled then INJ_PIN_ADDR[0] is ignored and considered to be 0, i.e. INJ_PIN_ADDR points to the even pin of a pin pair. Default Value: 0</p>

## 19.1.75 SAR\_INJ\_RESULT

Injection channel result register

Address: 0x403A0290

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	INJ_RESULT [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	INJ_RESULT [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	R	R	R	R	None		
HW Access	W	W	W	W	W	None		
Name	INJ_EOC_INTR_MIR	INJ_RANGE_INTR_MIR	INJ_SATURATE_INTR_MIR	INJ_COLLISION_INTR_MIR	INJ_NEWVALUE	None [26:24]		

Bits	Name	Description
31	INJ_EOC_INTR_MIR	mirror bit of corresponding bit in SAR_INTR register Default Value: 0
30	INJ_RANGE_INTR_MIR	mirror bit of corresponding bit in SAR_INTR register Default Value: 0
29	INJ_SATURATE_INTR_MIR	mirror bit of corresponding bit in SAR_INTR register Default Value: 0
28	INJ_COLLISION_INTR_MIR	mirror bit of corresponding bit in SAR_INTR register Default Value: 0
27	INJ_NEWVALUE	The data in this register received a new value Default Value: 0
15 : 0	INJ_RESULT	SAR conversion result of the channel. Default Value: Undefined

## 19.1.76 SAR\_STATUS

Current status of internal SAR registers (mostly for debug)

Address: 0x403A02A0

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			R				
HW Access	None			W				
Name	None [7:5]			CUR_CHAN [4:0]				

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R	R	None					
HW Access	W	W	None					
Name	BUSY	SW_VREF_NEG	None [29:24]					

Bits	Name	Description
31	BUSY	If high then the SAR is busy with a conversion. This bit is always high when CONTINUOUS is set. Firmware should wait for this bit to be low before putting the SAR in power down. Default Value: 0
30	SW_VREF_NEG	the current switch status, including sequencer controls, of the switch in the SARADC that shorts NEG with VREF input (see NEG_SEL). Default Value: 0
4 : 0	CUR_CHAN	current channel being sampled (channel 16 indicates the injection channel), only valid if BUSY. Default Value: 0

## 19.1.77 SAR\_AVG\_STAT

Current averaging status (for debug)

Address: 0x403A02A4

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	CUR_AVG_ACCU [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	CUR_AVG_ACCU [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R	None			R			
HW Access	W	None			W			
Name	INTRLV_BU SY	None [22:20]			CUR_AVG_ACCU [19:16]			

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	W							
Name	CUR_AVG_CNT [31:24]							

Bits	Name	Description
31 : 24	CUR_AVG_CNT	the current value of the averaging counter. Note that the value shown is updated after the sampling time and therefore runs ahead of the accumulator update. Default Value: 0
23	INTRLV_BUSY	If high then the SAR is in the middle of Interleaved averaging spanning several scans. While this bit is high the Firmware should not make any changes to the configuration registers otherwise some results may be incorrect. Note that the CUR_AVG_CNT status register below gives an indication how many more scans need to be done to complete the Interleaved averaging. This bit can be cleared by changing the averaging mode to ACCUNDUMP or by disabling the SAR. Default Value: 0
19 : 0	CUR_AVG_ACCU	the current value of the averaging accumulator Default Value: 0

## 19.1.78 SAR\_MUX\_SWITCH0

SARMUX Firmware switch controls

Address: 0x403A0300

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	MUX_FW_P7_VPLUS	MUX_FW_P6_VPLUS	MUX_FW_P5_VPLUS	MUX_FW_P4_VPLUS	MUX_FW_P3_VPLUS	MUX_FW_P2_VPLUS	MUX_FW_P1_VPLUS	MUX_FW_P0_VPLUS

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	MUX_FW_P7_VMINUS	MUX_FW_P6_VMINUS	MUX_FW_P5_VMINUS	MUX_FW_P4_VMINUS	MUX_FW_P3_VMINUS	MUX_FW_P2_VMINUS	MUX_FW_P1_VMINUS	MUX_FW_P0_VMINUS

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	MUX_FW_SARBUS1_VPLUS	MUX_FW_SARBUS0_VPLUS	MUX_FW_AMUXBUS_B_VMINUS	MUX_FW_AMUXBUS_A_VMINUS	MUX_FW_AMUXBUS_B_VPLUS	MUX_FW_AMUXBUS_A_VPLUS	MUX_FW_TEMP_VPLUS	MUX_FW_VSSA_VMINUS

  

Bits	31	30	29	28	27	26	25	24
SW Access	None		RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	None		RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
Name	None [31:30]		MUX_FW_P7_COREIO3	MUX_FW_P6_COREIO2	MUX_FW_P5_COREIO1	MUX_FW_P4_COREIO0	MUX_FW_SARBUS1_VMINUS	MUX_FW_SARBUS0_VMINUS

Bits	Name	Description
29	MUX_FW_P7_COREIO3	Firmware control: 0=open, 1=close switch between P7 and coreio3 signal. Write with '1' to set bit. Default Value: 0
28	MUX_FW_P6_COREIO2	Firmware control: 0=open, 1=close switch between P6 and coreio2 signal. Write with '1' to set bit. Default Value: 0
27	MUX_FW_P5_COREIO1	Firmware control: 0=open, 1=close switch between P5 and coreio1 signal. Write with '1' to set bit. Default Value: 0
26	MUX_FW_P4_COREIO0	Firmware control: 0=open, 1=close switch between P4 and coreio0 signal. Write with '1' to set bit. Default Value: 0
25	MUX_FW_SARBUS1_VMINUS	Firmware control: 0=open, 1=close switch between sarbus1 and vminus signal. Write with '1' to set bit. Default Value: 0

## 19.1.78 SAR\_MUX\_SWITCH0 (continued)

24	MUX_FW_SARBUS0_VMINUS	Firmware control: 0=open, 1=close switch between sarbus0 and vminus signal. Write with '1' to set bit. Default Value: 0
23	MUX_FW_SARBUS1_VPLUS	Firmware control: 0=open, 1=close switch between sarbus1 and vplus signal. Write with '1' to set bit. Default Value: 0
22	MUX_FW_SARBUS0_VPLUS	Firmware control: 0=open, 1=close switch between sarbus0 and vplus signal. Write with '1' to set bit. Default Value: 0
21	MUX_FW_AMUXBUSB_VMINUS	Firmware control: 0=open, 1=close switch between amuxbusb and vminus signal. Write with '1' to set bit. Default Value: 0
20	MUX_FW_AMUXBUSA_VMINUS	Firmware control: 0=open, 1=close switch between amuxbusa and vminus signal. Write with '1' to set bit. Default Value: 0
19	MUX_FW_AMUXBUSB_VPLUS	Firmware control: 0=open, 1=close switch between amuxbusb and vplus signal. Write with '1' to set bit. Default Value: 0
18	MUX_FW_AMUXBUSA_VPLUS	Firmware control: 0=open, 1=close switch between amuxbusa and vplus signal. Write with '1' to set bit. Default Value: 0
17	MUX_FW_TEMP_VPLUS	Firmware control: 0=open, 1=close switch between temperature sensor and vplus signal, also powers on the temperature sensor. Write with '1' to set bit. Default Value: 0
16	MUX_FW_VSSA_VMINUS	Firmware control: 0=open, 1=close switch between vssa_kelvin and vminus signal. Write with '1' to set bit. Default Value: 0
15	MUX_FW_P7_VMINUS	Firmware control: 0=open, 1=close switch between pin P7 and vminus signal. Write with '1' to set bit. Default Value: 0
14	MUX_FW_P6_VMINUS	Firmware control: 0=open, 1=close switch between pin P6 and vminus signal. Write with '1' to set bit. Default Value: 0
13	MUX_FW_P5_VMINUS	Firmware control: 0=open, 1=close switch between pin P5 and vminus signal. Write with '1' to set bit. Default Value: 0
12	MUX_FW_P4_VMINUS	Firmware control: 0=open, 1=close switch between pin P4 and vminus signal. Write with '1' to set bit. Default Value: 0
11	MUX_FW_P3_VMINUS	Firmware control: 0=open, 1=close switch between pin P3 and vminus signal. Write with '1' to set bit. Default Value: 0
10	MUX_FW_P2_VMINUS	Firmware control: 0=open, 1=close switch between pin P2 and vminus signal. Write with '1' to set bit. Default Value: 0
9	MUX_FW_P1_VMINUS	Firmware control: 0=open, 1=close switch between pin P1 and vminus signal. Write with '1' to set bit. Default Value: 0

### 19.1.78 SAR\_MUX\_SWITCH0 (continued)

8	MUX_FW_P0_VMINUS	Firmware control: 0=open, 1=close switch between pin P0 and vminus signal. Write with '1' to set bit. Default Value: 0
7	MUX_FW_P7_VPLUS	Firmware control: 0=open, 1=close switch between pin P7 and vplus signal. Write with '1' to set bit. Default Value: 0
6	MUX_FW_P6_VPLUS	Firmware control: 0=open, 1=close switch between pin P6 and vplus signal. Write with '1' to set bit. Default Value: 0
5	MUX_FW_P5_VPLUS	Firmware control: 0=open, 1=close switch between pin P5 and vplus signal. Write with '1' to set bit. Default Value: 0
4	MUX_FW_P4_VPLUS	Firmware control: 0=open, 1=close switch between pin P4 and vplus signal. Write with '1' to set bit. Default Value: 0
3	MUX_FW_P3_VPLUS	Firmware control: 0=open, 1=close switch between pin P3 and vplus signal. Write with '1' to set bit. Default Value: 0
2	MUX_FW_P2_VPLUS	Firmware control: 0=open, 1=close switch between pin P2 and vplus signal. Write with '1' to set bit. Default Value: 0
1	MUX_FW_P1_VPLUS	Firmware control: 0=open, 1=close switch between pin P1 and vplus signal. Write with '1' to set bit. Default Value: 0
0	MUX_FW_P0_VPLUS	Firmware control: 0=open, 1=close switch between pin P0 and vplus signal. Write with '1' to set bit. Default Value: 0

## 19.1.79 SAR\_MUX\_SWITCH\_CLEAR0

SARMUX Firmware switch control clear

Address: 0x403A0304

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	MUX_FW_P7_VPLUS	MUX_FW_P6_VPLUS	MUX_FW_P5_VPLUS	MUX_FW_P4_VPLUS	MUX_FW_P3_VPLUS	MUX_FW_P2_VPLUS	MUX_FW_P1_VPLUS	MUX_FW_P0_VPLUS

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	MUX_FW_P7_VMINUS	MUX_FW_P6_VMINUS	MUX_FW_P5_VMINUS	MUX_FW_P4_VMINUS	MUX_FW_P3_VMINUS	MUX_FW_P2_VMINUS	MUX_FW_P1_VMINUS	MUX_FW_P0_VMINUS

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	A	A	A	A	A	A	A	A
Name	MUX_FW_SARBUS1_VPLUS	MUX_FW_SARBUS0_VPLUS	MUX_FW_AMUXBUS_B_VMINUS	MUX_FW_AMUXBUS_A_VMINUS	MUX_FW_AMUXBUS_B_VPLUS	MUX_FW_AMUXBUS_A_VPLUS	MUX_FW_TEMP_VPLUS	MUX_FW_VSSA_VMINUS

  

Bits	31	30	29	28	27	26	25	24
SW Access	None		RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	None		A	A	A	A	A	A
Name	None [31:30]		MUX_FW_P7_COREIO3	MUX_FW_P6_COREIO2	MUX_FW_P5_COREIO1	MUX_FW_P4_COREIO0	MUX_FW_SARBUS1_VMINUS	MUX_FW_SARBUS0_VMINUS

Bits	Name	Description
29	MUX_FW_P7_COREIO3	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
28	MUX_FW_P6_COREIO2	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
27	MUX_FW_P5_COREIO1	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
26	MUX_FW_P4_COREIO0	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
25	MUX_FW_SARBUS1_VMINUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0

### 19.1.79 SAR\_MUX\_SWITCH\_CLEAR0 (continued)

24	MUX_FW_SARBUS0_VMINUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
23	MUX_FW_SARBUS1_VPLUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
22	MUX_FW_SARBUS0_VPLUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
21	MUX_FW_AMUXBUSB_VMINUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
20	MUX_FW_AMUXBUSA_VMINUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
19	MUX_FW_AMUXBUSB_VPLUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
18	MUX_FW_AMUXBUSA_VPLUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
17	MUX_FW_TEMP_VPLUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
16	MUX_FW_VSSA_VMINUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
15	MUX_FW_P7_VMINUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
14	MUX_FW_P6_VMINUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
13	MUX_FW_P5_VMINUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
12	MUX_FW_P4_VMINUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
11	MUX_FW_P3_VMINUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
10	MUX_FW_P2_VMINUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
9	MUX_FW_P1_VMINUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
8	MUX_FW_P0_VMINUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
7	MUX_FW_P7_VPLUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
6	MUX_FW_P6_VPLUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
5	MUX_FW_P5_VPLUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
4	MUX_FW_P4_VPLUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
3	MUX_FW_P3_VPLUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0

**19.1.79 SAR\_MUX\_SWITCH\_CLEAR0** (continued)

2	MUX_FW_P2_VPLUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
1	MUX_FW_P1_VPLUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0
0	MUX_FW_P0_VPLUS	Write '1' to clear corresponding bit in MUX_SWITCH0 Default Value: 0

## 19.1.80 SAR\_MUX\_SWITCH\_HW\_CTRL

SARMUX switch hardware control

Address: 0x403A0340

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	R	R	R	R	R	R	R	R
Name	MUX_HW_CTRL_P7	MUX_HW_CTRL_P6	MUX_HW_CTRL_P5	MUX_HW_CTRL_P4	MUX_HW_CTRL_P3	MUX_HW_CTRL_P2	MUX_HW_CTRL_P1	MUX_HW_CTRL_P0

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW	RW	None		RW	RW	RW	RW
HW Access	R	R	None		R	R	R	R
Name	MUX_HW_CTRL_SARBUS1	MUX_HW_CTRL_SARBUS0	None [21:20]		MUX_HW_CTRL_AMUXBUSB	MUX_HW_CTRL_AMUXBUSA	MUX_HW_CTRL_TEMP	MUX_HW_CTRL_VSSA

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23	MUX_HW_CTRL_SARBUS1	Hardware control: 0=only firmware control, 1=hardware control masked by firmware setting for sarbus1 switches. Default Value: 0
22	MUX_HW_CTRL_SARBUS0	Hardware control: 0=only firmware control, 1=hardware control masked by firmware setting for sarbus0 switches. Default Value: 0
19	MUX_HW_CTRL_AMUXBUSB	Hardware control: 0=only firmware control, 1=hardware control masked by firmware setting for amuxbusb switches. Default Value: 0
18	MUX_HW_CTRL_AMUXBUSA	Hardware control: 0=only firmware control, 1=hardware control masked by firmware setting for amuxbusa switches. Default Value: 0
17	MUX_HW_CTRL_TEMP	Hardware control: 0=only firmware control, 1=hardware control masked by firmware setting for temp switch. Default Value: 0

### 19.1.80 SAR\_MUX\_SWITCH\_HW\_CTRL (continued)

16	MUX_HW_CTRL_VSSA	Hardware control: 0=only firmware control, 1=hardware control masked by firmware setting for vssa switch. Default Value: 0
7	MUX_HW_CTRL_P7	Hardware control: 0=only firmware control, 1=hardware control masked by firmware setting for pin P7 switches. Default Value: 0
6	MUX_HW_CTRL_P6	Hardware control: 0=only firmware control, 1=hardware control masked by firmware setting for pin P6 switches. Default Value: 0
5	MUX_HW_CTRL_P5	Hardware control: 0=only firmware control, 1=hardware control masked by firmware setting for pin P5 switches. Default Value: 0
4	MUX_HW_CTRL_P4	Hardware control: 0=only firmware control, 1=hardware control masked by firmware setting for pin P4 switches. Default Value: 0
3	MUX_HW_CTRL_P3	Hardware control: 0=only firmware control, 1=hardware control masked by firmware setting for pin P3 switches. Default Value: 0
2	MUX_HW_CTRL_P2	Hardware control: 0=only firmware control, 1=hardware control masked by firmware setting for pin P2 switches. Default Value: 0
1	MUX_HW_CTRL_P1	Hardware control: 0=only firmware control, 1=hardware control masked by firmware setting for pin P1 switches. Default Value: 0
0	MUX_HW_CTRL_P0	Hardware control: 0=only firmware control, 1=hardware control masked by firmware setting for pin P0 switches. Default Value: 0

## 19.1.81 SAR\_MUX\_SWITCH\_STATUS

SARMUX switch status

Address: 0x403A0348

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	MUX_FW_P7_VPLUS	MUX_FW_P6_VPLUS	MUX_FW_P5_VPLUS	MUX_FW_P4_VPLUS	MUX_FW_P3_VPLUS	MUX_FW_P2_VPLUS	MUX_FW_P1_VPLUS	MUX_FW_P0_VPLUS

  

Bits	15	14	13	12	11	10	9	8
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	MUX_FW_P7_VMINUS	MUX_FW_P6_VMINUS	MUX_FW_P5_VMINUS	MUX_FW_P4_VMINUS	MUX_FW_P3_VMINUS	MUX_FW_P2_VMINUS	MUX_FW_P1_VMINUS	MUX_FW_P0_VMINUS

  

Bits	23	22	21	20	19	18	17	16
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	MUX_FW_SARBUS1_VPLUS	MUX_FW_SARBUS0_VPLUS	MUX_FW_AMUXBUSB_VMINUS	MUX_FW_AMUXBUSA_VMINUS	MUX_FW_AMUXBUSB_VPLUS	MUX_FW_AMUXBUSA_VPLUS	MUX_FW_TEMP_VPLUS	MUX_FW_VSSA_VMINUS

  

Bits	31	30	29	28	27	26	25	24
SW Access	None						R	R
HW Access	None						W	W
Name	None [31:26]						MUX_FW_SARBUS1_VMINUS	MUX_FW_SARBUS0_VMINUS

Bits	Name	Description
25	MUX_FW_SARBUS1_VMINUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
24	MUX_FW_SARBUS0_VMINUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
23	MUX_FW_SARBUS1_VPLUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
22	MUX_FW_SARBUS0_VPLUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
21	MUX_FW_AMUXBUSB_VMINUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0

### 19.1.81 SAR\_MUX\_SWITCH\_STATUS (continued)

20	MUX_FW_AMUXBUSA_V MINUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
19	MUX_FW_AMUXBUSB_V PLUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
18	MUX_FW_AMUXBUSA_V PLUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
17	MUX_FW_TEMP_VPLUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
16	MUX_FW_VSSA_VMINU S	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
15	MUX_FW_P7_VMINUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
14	MUX_FW_P6_VMINUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
13	MUX_FW_P5_VMINUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
12	MUX_FW_P4_VMINUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
11	MUX_FW_P3_VMINUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
10	MUX_FW_P2_VMINUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
9	MUX_FW_P1_VMINUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
8	MUX_FW_P0_VMINUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
7	MUX_FW_P7_VPLUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
6	MUX_FW_P6_VPLUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
5	MUX_FW_P5_VPLUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
4	MUX_FW_P4_VPLUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
3	MUX_FW_P3_VPLUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
2	MUX_FW_P2_VPLUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
1	MUX_FW_P1_VPLUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0
0	MUX_FW_P0_VPLUS	switch status of corresponding bit in MUX_SWITCH0 Default Value: 0

## 19.1.82 SAR\_PUMP\_CTRL

Switch pump control

Address: 0x403A0380

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							RW
HW Access	None							R
Name	None [7:1]							CLOCK_SEL

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	R	None						
Name	ENABLED	None [30:24]						

Bits	Name	Description
31	ENABLED	0=disabled: pump output is VDDA_PUMP, 1=enabled: pump output is boosted. Default Value: 0
0	CLOCK_SEL	Clock select: 0=external clock, 1=internal clock (deprecated). Default Value: 0

## 19.1.83 SAR\_ANA\_TRIM

Analog trim register.

Address: 0x403A0F00

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW	RW		
HW Access	None				R	R		
Name	None [7:4]				TRIMUNIT	CAP_TRIM [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	TRIMUNIT	Attenuation cap trimming Default Value: 0
2 : 0	CAP_TRIM	Attenuation cap trimming Default Value: 0

## 20 Serial Communication Block (SCB) Registers



This section discusses the SCB registers. It lists all the registers in mapping tables, in address order.

### 20.1 Register Details

Register Name	Address
SCB0_CTRL	0x40070000
SCB0_STATUS	0x40070004
SCB0_SPI_CTRL	0x40070020
SCB0_SPI_STATUS	0x40070024
SCB0_UART_CTRL	0x40070040
SCB0_UART_TX_CTRL	0x40070044
SCB0_UART_RX_CTRL	0x40070048
SCB0_UART_RX_STATUS	0x4007004C
SCB0_UART_FLOW_CTRL	0x40070050
SCB0_I2C_CTRL	0x40070060
SCB0_I2C_STATUS	0x40070064
SCB0_I2C_M_CMD	0x40070068
SCB0_I2C_S_CMD	0x4007006C
SCB0_I2C_CFG	0x40070070
SCB0_TX_CTRL	0x40070200
SCB0_TX_FIFO_CTRL	0x40070204
SCB0_TX_FIFO_STATUS	0x40070208
SCB0_TX_FIFO_WR	0x40070240
SCB0_RX_CTRL	0x40070300
SCB0_RX_FIFO_CTRL	0x40070304
SCB0_RX_FIFO_STATUS	0x40070308
SCB0_RX_MATCH	0x40070310
SCB0_RX_FIFO_RD	0x40070340
SCB0_RX_FIFO_RD_SILENT	0x40070344
SCB0_EZ_DATA0	0x40070400
SCB0_EZ_DATA1	0x40070404
SCB0_EZ_DATA2	0x40070408

Register Name	Address
SCB0_EZ_DATA3	0x4007040C
SCB0_EZ_DATA4	0x40070410
SCB0_EZ_DATA5	0x40070414
SCB0_EZ_DATA6	0x40070418
SCB0_EZ_DATA7	0x4007041C
SCB0_EZ_DATA8	0x40070420
SCB0_EZ_DATA9	0x40070424
SCB0_EZ_DATA10	0x40070428
SCB0_EZ_DATA11	0x4007042C
SCB0_EZ_DATA12	0x40070430
SCB0_EZ_DATA13	0x40070434
SCB0_EZ_DATA14	0x40070438
SCB0_EZ_DATA15	0x4007043C
SCB0_EZ_DATA16	0x40070440
SCB0_EZ_DATA17	0x40070444
SCB0_EZ_DATA18	0x40070448
SCB0_EZ_DATA19	0x4007044C
SCB0_EZ_DATA20	0x40070450
SCB0_EZ_DATA21	0x40070454
SCB0_EZ_DATA22	0x40070458
SCB0_EZ_DATA23	0x4007045C
SCB0_EZ_DATA24	0x40070460
SCB0_EZ_DATA25	0x40070464
SCB0_EZ_DATA26	0x40070468
SCB0_EZ_DATA27	0x4007046C
SCB0_EZ_DATA28	0x40070470
SCB0_EZ_DATA29	0x40070474
SCB0_EZ_DATA30	0x40070478
SCB0_EZ_DATA31	0x4007047C
SCB0_INTR_CAUSE	0x40070E00
SCB0_INTR_I2C_EC	0x40070E80
SCB0_INTR_I2C_EC_MASK	0x40070E88
SCB0_INTR_I2C_EC_MASKED	0x40070E8C
SCB0_INTR_SPI_EC	0x40070EC0
SCB0_INTR_SPI_EC_MASK	0x40070EC8
SCB0_INTR_SPI_EC_MASKED	0x40070ECC
SCB0_INTR_M	0x40070F00
SCB0_INTR_M_SET	0x40070F04
SCB0_INTR_M_MASK	0x40070F08
SCB0_INTR_M_MASKED	0x40070F0C
SCB0_INTR_S	0x40070F40
SCB0_INTR_S_SET	0x40070F44

Register Name	Address
SCB0_INTR_S_MASK	0x40070F48
SCB0_INTR_S_MASKED	0x40070F4C
SCB0_INTR_TX	0x40070F80
SCB0_INTR_TX_SET	0x40070F84
SCB0_INTR_TX_MASK	0x40070F88
SCB0_INTR_TX_MASKED	0x40070F8C
SCB0_INTR_RX	0x40070FC0
SCB0_INTR_RX_SET	0x40070FC4
SCB0_INTR_RX_MASK	0x40070FC8
SCB0_INTR_RX_MASKED	0x40070FCC
SCB1_CTRL	0x40080000
SCB1_STATUS	0x40080004
SCB1_SPI_CTRL	0x40080020
SCB1_SPI_STATUS	0x40080024
SCB1_UART_CTRL	0x40080040
SCB1_UART_TX_CTRL	0x40080044
SCB1_UART_RX_CTRL	0x40080048
SCB1_UART_RX_STATUS	0x4008004C
SCB1_UART_FLOW_CTRL	0x40080050
SCB1_I2C_CTRL	0x40080060
SCB1_I2C_STATUS	0x40080064
SCB1_I2C_M_CMD	0x40080068
SCB1_I2C_S_CMD	0x4008006C
SCB1_I2C_CFG	0x40080070
SCB1_TX_CTRL	0x40080200
SCB1_TX_FIFO_CTRL	0x40080204
SCB1_TX_FIFO_STATUS	0x40080208
SCB1_TX_FIFO_WR	0x40080240
SCB1_RX_CTRL	0x40080300
SCB1_RX_FIFO_CTRL	0x40080304
SCB1_RX_FIFO_STATUS	0x40080308
SCB1_RX_MATCH	0x40080310
SCB1_RX_FIFO_RD	0x40080340
SCB1_RX_FIFO_RD_SILENT	0x40080344
SCB1_EZ_DATA0	0x40080400
SCB1_EZ_DATA1	0x40080404
SCB1_EZ_DATA2	0x40080408
SCB1_EZ_DATA3	0x4008040C
SCB1_EZ_DATA4	0x40080410
SCB1_EZ_DATA5	0x40080414
SCB1_EZ_DATA6	0x40080418
SCB1_EZ_DATA7	0x4008041C

Register Name	Address
SCB1_EZ_DATA8	0x40080420
SCB1_EZ_DATA9	0x40080424
SCB1_EZ_DATA10	0x40080428
SCB1_EZ_DATA11	0x4008042C
SCB1_EZ_DATA12	0x40080430
SCB1_EZ_DATA13	0x40080434
SCB1_EZ_DATA14	0x40080438
SCB1_EZ_DATA15	0x4008043C
SCB1_EZ_DATA16	0x40080440
SCB1_EZ_DATA17	0x40080444
SCB1_EZ_DATA18	0x40080448
SCB1_EZ_DATA19	0x4008044C
SCB1_EZ_DATA20	0x40080450
SCB1_EZ_DATA21	0x40080454
SCB1_EZ_DATA22	0x40080458
SCB1_EZ_DATA23	0x4008045C
SCB1_EZ_DATA24	0x40080460
SCB1_EZ_DATA25	0x40080464
SCB1_EZ_DATA26	0x40080468
SCB1_EZ_DATA27	0x4008046C
SCB1_EZ_DATA28	0x40080470
SCB1_EZ_DATA29	0x40080474
SCB1_EZ_DATA30	0x40080478
SCB1_EZ_DATA31	0x4008047C
SCB1_INTR_CAUSE	0x40080E00
SCB1_INTR_I2C_EC	0x40080E80
SCB1_INTR_I2C_EC_MASK	0x40080E88
SCB1_INTR_I2C_EC_MASKED	0x40080E8C
SCB1_INTR_SPI_EC	0x40080EC0
SCB1_INTR_SPI_EC_MASK	0x40080EC8
SCB1_INTR_SPI_EC_MASKED	0x40080ECC
SCB1_INTR_M	0x40080F00
SCB1_INTR_M_SET	0x40080F04
SCB1_INTR_M_MASK	0x40080F08
SCB1_INTR_M_MASKED	0x40080F0C
SCB1_INTR_S	0x40080F40
SCB1_INTR_S_SET	0x40080F44
SCB1_INTR_S_MASK	0x40080F48
SCB1_INTR_S_MASKED	0x40080F4C
SCB1_INTR_TX	0x40080F80
SCB1_INTR_TX_SET	0x40080F84
SCB1_INTR_TX_MASK	0x40080F88

Register Name	Address
SCB1_INTR_TX_MASKED	0x40080F8C
SCB1_INTR_RX	0x40080FC0
SCB1_INTR_RX_SET	0x40080FC4
SCB1_INTR_RX_MASK	0x40080FC8
SCB1_INTR_RX_MASKED	0x40080FCC
SCB2_CTRL	0x40090000
SCB2_STATUS	0x40090004
SCB2_SPI_CTRL	0x40090020
SCB2_SPI_STATUS	0x40090024
SCB2_UART_CTRL	0x40090040
SCB2_UART_TX_CTRL	0x40090044
SCB2_UART_RX_CTRL	0x40090048
SCB2_UART_RX_STATUS	0x4009004C
SCB2_UART_FLOW_CTRL	0x40090050
SCB2_I2C_CTRL	0x40090060
SCB2_I2C_STATUS	0x40090064
SCB2_I2C_M_CMD	0x40090068
SCB2_I2C_S_CMD	0x4009006C
SCB2_I2C_CFG	0x40090070
SCB2_TX_CTRL	0x40090200
SCB2_TX_FIFO_CTRL	0x40090204
SCB2_TX_FIFO_STATUS	0x40090208
SCB2_TX_FIFO_WR	0x40090240
SCB2_RX_CTRL	0x40090300
SCB2_RX_FIFO_CTRL	0x40090304
SCB2_RX_FIFO_STATUS	0x40090308
SCB2_RX_MATCH	0x40090310
SCB2_RX_FIFO_RD	0x40090340
SCB2_RX_FIFO_RD_SILENT	0x40090344
SCB2_EZ_DATA0	0x40090400
SCB2_EZ_DATA1	0x40090404
SCB2_EZ_DATA2	0x40090408
SCB2_EZ_DATA3	0x4009040C
SCB2_EZ_DATA4	0x40090410
SCB2_EZ_DATA5	0x40090414
SCB2_EZ_DATA6	0x40090418
SCB2_EZ_DATA7	0x4009041C
SCB2_EZ_DATA8	0x40090420
SCB2_EZ_DATA9	0x40090424
SCB2_EZ_DATA10	0x40090428
SCB2_EZ_DATA11	0x4009042C
SCB2_EZ_DATA12	0x40090430

Register Name	Address
SCB2_EZ_DATA13	0x40090434
SCB2_EZ_DATA14	0x40090438
SCB2_EZ_DATA15	0x4009043C
SCB2_EZ_DATA16	0x40090440
SCB2_EZ_DATA17	0x40090444
SCB2_EZ_DATA18	0x40090448
SCB2_EZ_DATA19	0x4009044C
SCB2_EZ_DATA20	0x40090450
SCB2_EZ_DATA21	0x40090454
SCB2_EZ_DATA22	0x40090458
SCB2_EZ_DATA23	0x4009045C
SCB2_EZ_DATA24	0x40090460
SCB2_EZ_DATA25	0x40090464
SCB2_EZ_DATA26	0x40090468
SCB2_EZ_DATA27	0x4009046C
SCB2_EZ_DATA28	0x40090470
SCB2_EZ_DATA29	0x40090474
SCB2_EZ_DATA30	0x40090478
SCB2_EZ_DATA31	0x4009047C
SCB2_INTR_CAUSE	0x40090E00
SCB2_INTR_I2C_EC	0x40090E80
SCB2_INTR_I2C_EC_MASK	0x40090E88
SCB2_INTR_I2C_EC_MASKED	0x40090E8C
SCB2_INTR_SPI_EC	0x40090EC0
SCB2_INTR_SPI_EC_MASK	0x40090EC8
SCB2_INTR_SPI_EC_MASKED	0x40090ECC
SCB2_INTR_M	0x40090F00
SCB2_INTR_M_SET	0x40090F04
SCB2_INTR_M_MASK	0x40090F08
SCB2_INTR_M_MASKED	0x40090F0C
SCB2_INTR_S	0x40090F40
SCB2_INTR_S_SET	0x40090F44
SCB2_INTR_S_MASK	0x40090F48
SCB2_INTR_S_MASKED	0x40090F4C
SCB2_INTR_TX	0x40090F80
SCB2_INTR_TX_SET	0x40090F84
SCB2_INTR_TX_MASK	0x40090F88
SCB2_INTR_TX_MASKED	0x40090F8C
SCB2_INTR_RX	0x40090FC0
SCB2_INTR_RX_SET	0x40090FC4
SCB2_INTR_RX_MASK	0x40090FC8
SCB2_INTR_RX_MASKED	0x40090FCC

## 20.1.1 SCB0\_CTRL

Generic control register.

Address: 0x40070000

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				OVS [3:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [15:12]				BYTE_MODE	EZ_MODE	EC_OP_MODE	EC_AM_MODE
Bits	23	22	21	20	19	18	17	16
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [23:18]						BLOCK	ADDR_ACCEPT
Bits	31	30	29	28	27	26	25	24
SW Access	RW	None					RW	
HW Access	R	None					R	
Name	ENABLED	None [30:26]					MODE [25:24]	

Bits	Name	Description
31	ENABLED	<p>IP enabled ('1') or not ('0'). The proper order in which to initialize the IP is as follows:</p> <ul style="list-style-type: none"> <li>- Program protocol specific information using SPI_CTRL, UART_CTRL (and UART_TX_CTRL and UART_RX_CTRL) or I2C_CTRL. This includes selection of a submode, master/slave functionality and transmitter/receiver functionality when applicable.</li> <li>- Program generic transmitter (TX_CTRL) and receiver (RX_CTRL) information. This includes enabling of the transmitter and receiver functionality.</li> <li>- Program transmitter FIFO (TX_FIFO_CTRL) and receiver FIFO (RX_FIFO_CTRL) information.</li> <li>- Program CTRL to enable IP, select the specific operation mode and oversampling factor.</li> </ul> <p>When the IP is enabled, no control information should be changed. Changes should be made AFTER disabling the IP, e.g. to modify the operation mode (from I2C to SPI) or to go from externally to internally clocked. The change takes effect after the IP is re-enabled. Note that disabling the IP will cause re-initialization of the design and associated state is lost (e.g. FIFO content). Default Value: 0</p>
25 : 24	MODE	<p>Mode of operation (3: Reserved) Default Value: 3</p> <p><b>0x0: I2C:</b> Inter-Integrated Circuits (I2C) mode.</p>

## 20.1.1 SCB0\_CTRL (continued)

### 0x1: SPI:

Serial Peripheral Interface (SPI) mode.

### 0x2: UART:

Universal Asynchronous Receiver/Transmitter (UART) mode.

17	BLOCK	<p>Only used in externally clocked mode. If the externally clocked logic and the MMIO SW accesses to EZ memory coincide/collide, this bit determines whether a SW access should block and result in bus wait states ('BLOCK is 1') or not ('BLOCK is 0'). IF BLOCK is 0 and the accesses collide, MMIO read operations return 0xffff:ffff and MMIO write operations are ignored. Colliding accesses are registered as interrupt causes: field BLOCKED of MMIO registers INTR_TX and INTR_RX.</p> <p>Default Value: 0</p>
16	ADDR_ACCEPT	<p>Determines whether a received matching address is accepted in the RX FIFO ('1') or not ('0').</p> <p>In I2C mode, this field is used to allow the slave to put the received slave address or general call address in the RX FIFO. Note that a received matching address is put in the RX FIFO when ADDR_ACCEPT is '1' for both I2C read and write transfers.</p> <p>In multi-processor UART receiver mode, this field is used to allow the receiver to put the received address in the RX FIFO. Note: non-matching addresses are never put in the RX FIFO.</p> <p>Default Value: 0</p>
11	BYTE_MODE	<p>Determines the number of bits per FIFO data element:</p> <p>'0': 16-bit FIFO data elements.</p> <p>'1': 8-bit FIFO data elements. This mode doubles the amount of FIFO entries, but TX_CTRL.DATA_WIDTH and RX_CTRL.DATA_WIDTH are restricted to [0, 7].</p> <p>Default Value: 0</p>
10	EZ_MODE	<p>Non EZ mode ('0') or EZ mode ('1'). In EZ mode, a meta protocol is applied to the serial interface protocol. This meta protocol adds meaning to the data frames transferred by the serial interface protocol: a data frame can represent a memory address, a write memory data element or a read memory data element. EZ mode is only used for synchronous serial interface protocols: SPI and I2C. In SPI mode, only Motorola submode (all Motorola modes: 0, 1, 2, 3) is supported and the transmitter should use continuous data frames; i.e. data frames not separated by slave deselection. This mode is only applicable to slave functionality. In EZ mode, the slave can read from and write to an addressable memory structure of 32 bytes. In EZ mode, data frames should 8-bit in size and should be transmitted and received with the Most Significant Bit (MSB) first.</p> <p>In UART mode this field should be '0'.</p> <p>Default Value: 0</p>
9	EC_OP_MODE	<p>Internally clocked mode ('0') or externally clocked mode ('1') operation. In internally clocked mode, the serial interface protocols run off the peripheral clock. In externally clocked mode, the serial interface protocols run off the clock as provided by the serial interface. Externally clocked operation mode is only used for synchronous serial interface protocols (SPI and I2C) in slave mode AND EZ mode. In SPI mode, only Motorola submode (all Motorola modes: 0, 1, 2, 3) is supported. The maximum SPI slave, EZ mode bitrate is 48 Mbps (transmission and IO delays outside the IP will degrade the effective bitrate).</p> <p>In UART mode this field should be '0'.</p> <p>Default Value: 0</p>

## 20.1.1 SCB0\_CTRL (continued)

8 EC\_AM\_MODE Internally clocked mode ('0') or externally clocked mode ('1') address matching (I2C) or selection (SPI). In internally clocked mode, the serial interface protocols run off the peripheral clock. In externally clocked mode, the serial interface protocols run off the clock as provided by the serial interface. Externally clocked mode is only used for synchronous serial interface protocols (SPI and I2C) in slave mode. In SPI mode, only Motorola submode (all Motorola modes: 0, 1, 2, 3) is supported.

In UART mode this field should be '0'.

Default Value: 0

3 : 0 OVS

Serial interface bit period oversampling factor expressed in IP clock cycles. Used for SPI and UART functionality. OVS + 1 IP clock cycles constitute a single serial interface clock/bit cycle. The IP clock is provided by the programmable clock IP. This field is NOT used in externally clocked mode. If OVS is odd, the oversampling factor is even and the first and second phase of the interface clock period are the same. If OVS is even, the oversampling factor is odd and the first phase of the interface clock period is 1 peripheral clock cycle longer than the second phase of the interface clock period.

In SPI master mode, the valid range is [3, 15]. At an IP frequency of 48 MHz, the maximum IP bit rate is 12 Mbps. The effective system bit rate is dependent on the external SPI slave that we communicate with. If the SPI output clock "spi\_clk\_out" to SPI MISO input "spi\_miso\_in" round trip delay is introducing significant delays (multiple "spi\_clk\_out" cycles), it may be necessary to increase OVS and/or to set SPI\_CTRL.LATE\_MISO\_SAMPLE to '1' to achieve the maximum possible system bit rate. The maximum IP bit rate of 12 Mbps provides an IP centric perspective, assuming ideal (0 ns) IO cell and routing (chip and board) delay. The required IP clock/IF clock ratio increases and the calculated maximum bit rate decreases, when realistic chip and routing delays are taken into account.

In SPI slave mode, the OVS field is NOT used. However, there is a frequency requirement for the IP clock wrt. the interface (IF) clock to guarantee functional correct behavior. This requirement is expressed as a ratio: IP clock/IF clock. The ratio is dependent on the setting of RX\_CTRL.MEDIAN and the external SPI master's capability to support "late MISO sample" functionality (similar to our SPI master functionality represented by SPI\_CTRL.LATE\_MISO\_SAMPLE):

- MEDIAN is '0' and external SPI master has NO "late MISO sample functionality": IP clock/IF clock >= 6. At a IP frequency of 48 MHz, the maximum bit rate is 8 Mbps.
- MEDIAN is '0' and external SPI master has "late MISO sample functionality": IP clock/IF clock >= 3. At a IP frequency of 48 MHz, the maximum bit rate is 16 Mbps.
- MEDIAN is '1' and external SPI master has NO "late MISO sample functionality": IP clock/IF clock >= 8. At a IP frequency of 48 MHz, the maximum bit rate is 6 Mbps.
- MEDIAN is '1' and external SPI master has "late MISO sample functionality": IP clock/IF clock >= 4. At a IP frequency of 48 MHz, the maximum bit rate is 12 Mbps.

The maximum bit rates provide an IP centric perspective, assuming ideal (0 ns) IO cell and routing (chip and board) delay. The required IP clock/IF clock ratio increases and the calculated maximum bit rate decreases, when realistic chip and routing delays are taken into account.

In UART standard submode (including LIN), the valid range is [7, 15]. In UART SmartCard submode, the valid range is [7, 15].

In UART TX IrDA submode this field indirectly specifies the oversampling. The oversampling determines the interface clock/bit cycle and the width of the pulse. Only normal transmission mode is supported, the pulse is roughly 3/16 of the bit period (for all bit rates). There is only one valid OVS value:

- 0: 16 times oversampling.
  - IP clock frequency of 16\*115.2 KHz for 115.2 Kbps.
  - IP clock frequency of 16\*57.6 KHz for 57.6 Kbps.
  - IP clock frequency of 16\*38.4 KHz for 38.4 Kbps.
  - IP clock frequency of 16\*19.2 KHz for 19.2 Kbps.
  - IP clock frequency of 16\*9.6 KHz for 9.6 Kbps.
  - IP clock frequency of 16\*2.4 KHz for 2.4 Kbps.
  - IP clock frequency of 16\*1.2 KHz for 1.2 Kbps.
- all other values are not used in normal mode.

In UART RX IrDA submode (1.2, 2.4, 9.6, 19.2, 38.4, 57.6 and 115.2 Kbps) this field indirectly specifies the oversampling. The oversampling determines the interface clock/bit cycle and the width of the pulse. In normal transmission mode, this pulse is roughly 3/16 of the bit period (for all bit rates). In low power transmission mode, this pulse is potentially smaller (down to 1.62 us typical and 1.41 us minimal) than 3/16 of the bit period (for < 115.2 Kbps bit rates). Pulse widths greater or equal than two IP clock cycles are guaranteed to be detected by the receiver. Pulse widths less than two IP clock cycles and greater or equal than one IP clock cycle may be detected by the receiver. Pulse widths less than one IP clock cycle will not be detected by the receiver. RX\_CTRL.MEDIAN should be set to '1' for IrDA receiver functionality. The IP clock (as provided by the programmable clock IP) and the oversampling together determine the IrDA bitrate. Normal mode, OVS field values (with the required IP clock frequency):

- 0: 16 times oversampling.
  - IP clock frequency of 16\*115.2 KHz for 115.2 Kbps.
  - IP clock frequency of 16\*57.6 KHz for 57.6 Kbps.
  - IP clock frequency of 16\*38.4 KHz for 38.4 Kbps.
  - IP clock frequency of 16\*19.2 KHz for 19.2 Kbps.
  - IP clock frequency of 16\*9.6 KHz for 9.6 Kbps.
  - IP clock frequency of 16\*2.4 KHz for 2.4 Kbps.
  - IP clock frequency of 16\*1.2 KHz for 1.2 Kbps.
- all other values are not used in normal mode.

Low power mode, OVS field values (with the required IP clock frequency):

- 0: 16 times oversampling.
  - IP clock frequency of 16\*115.2 KHz for 115.2 Kbps.
- 1: 32 times oversampling.
  - IP clock frequency of 32\*57.6 KHz for 57.6 Kbps.
- 2: 48 times oversampling.
  - IP clock frequency of 48\*38.4 KHz for 38.4 Kbps.
- 3: 96 times oversampling.
  - IP clock frequency of 96\*19.2 KHz for 19.2 Kbps.
- 4: 192 times oversampling.
  - IP clock frequency of 192\*9.6 KHz for 9.6 Kbps.
- 5: 768 times oversampling.
  - IP clock frequency of 768\*2.4 KHz for 2.4 Kbps.
- 6: 1536 times oversampling.
  - IP clock frequency of 1536\*1.2 KHz for 1.2 Kbps.
- all other values are not used in low power mode.

Default Value: 15

## 20.1.2 SCB0\_STATUS (continued)

## 20.1.2 SCB0\_STATUS

Generic status register.

Address: 0x40070004

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access	None							W
Name	None [7:1]							EC_BUSY

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
0	EC_BUSY	Indicates whether the externally clocked logic is potentially accessing the EZ memory (this is only possible in EZ mode). This bit can be used by SW to determine whether it is safe to issue a SW access to the EZ memory (without bus wait states (a blocked SW access) or bus errors being generated). Note that the INTR_TX.BLOCKED and INTR_RX.BLOCKED interrupt causes are used to indicate whether a SW access was actually blocked by externally clocked logic. Default Value: Undefined

## 20.1.3 SCB0\_SPI\_CTRL

SPI control register.

Address: 0x40070020

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW	RW	RW	RW	RW	RW
HW Access	None		R	R	R	R	R	R
Name	None [7:6]		SCLK_CONTINUOUS	LATE_MISO_SAMPLE	CPOL	CPHA	SELECT_P RECEDE	CONTINUOUS

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [15:12]				SSEL_POL ARITY3	SSEL_POL ARITY2	SSEL_POL ARITY1	SSEL_POL ARITY0

Bits	23	22	21	20	19	18	17	16
SW Access	None							RW
HW Access	None							R
Name	None [23:17]							LOOPBACK

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None			RW		RW	
HW Access	R	None			R		R	
Name	MASTER_MODE	None [30:28]			SLAVE_SELECT [27:26]		MODE [25:24]	

Bits	Name	Description
31	MASTER_MODE	Master ('1') or slave ('0') mode. In master mode, transmission will commence on availability of data frames in the TX FIFO. In slave mode, when selected and there is no data frame in the TX FIFO, the slave will transmit all '1's. In both master and slave modes, received data frames will be lost if the RX FIFO is full. Default Value: 0
27 : 26	SLAVE_SELECT	Selects one of the four outgoing SPI slave select signals: - 0: Slave 0, SPI_SELECT[0]. - 1: Slave 1, SPI_SELECT[1]. - 2: Slave 2, SPI_SELECT[2]. - 3: Slave 3, SPI_SELECT[3]. Only used in master mode. The IP should be disabled when changes are made to this field. Default Value: 0
25 : 24	MODE	Submode of SPI operation (3: Reserved). Default Value: 3

**0x0: SPI\_MOTOROLA:**

SPI Motorola submode. In master mode, when not transmitting data (SELECT is inactive), SCLK is stable at CPOL. In slave mode, when not selected, SCLK is ignored; i.e. it can be either stable or clocking. In master mode, when there is no data to transmit (TX FIFO is empty), SELECT is inactive.

**0x1: SPI\_TI:**

SPI Texas Instruments submode. In master mode, when not transmitting data, SCLK is stable at '0'. In slave mode, when not selected, SCLK is ignored; i.e. it can be either stable or clocking. In master mode, when there is no data to transmit (TX FIFO is empty), SELECT is inactive; i.e. no pulse is generated.

**0x2: SPI\_NS:**

SPI National Semiconductors submode. In master mode, when not transmitting data, SCLK is stable at '0'. In slave mode, when not selected, SCLK is ignored; i.e. it can be either stable or clocking. In master mode, when there is no data to transmit (TX FIFO is empty), SELECT is inactive.

16	LOOPBACK	Local loopback control (does NOT affect the information on the pins). Only used in master mode. Not used in National Semiconductors submode. '0': the SPI master MISO line "spi_miso_in" is connected to the SPI MISO pin. '1': the SPI master MISO line "spi_miso_in" is connected to the SPI master MOSI line "spi_mosi_out". In other words, in loopback mode the SPI master receives on MISO what it transmits on MOSI. Default Value: 0
11	SSEL_POLARITY3	Slave select polarity. SSEL_POLARITY3 applies to the outgoing SPI slave select signal 3 (master mode). Default Value: 0
10	SSEL_POLARITY2	Slave select polarity. SSEL_POLARITY2 applies to the outgoing SPI slave select signal 2 (master mode). Default Value: 0
9	SSEL_POLARITY1	Slave select polarity. SSEL_POLARITY1 applies to the outgoing SPI slave select signal 1 (master mode). Default Value: 0
8	SSEL_POLARITY0	Slave select polarity. SSEL_POLARITY0 applies to the outgoing SPI slave select signal 0 (master mode) and to the incoming SPI slave select signal (slave mode). For Motorola and National Semiconductors submodes: '0': slave select is low/'0' active. '1': slave select is high/'1' active. For Texas Instruments submode: '0': high/'1' active precede/coincide pulse. '1': low/'0' active precede/coincide pulse. Default Value: 0
5	SCLK_CONTINUOUS	Only applicable in master mode. '0': SCLK is generated, when the SPI master is enabled and data is transmitted. '1': SCLK is generated, when the SPI master is enabled. This mode is useful for slave devices that use SCLK for functional operation other than just SPI functionality. Default Value: 0
4	LATE_MISO_SAMPLE	Changes the SCLK edge on which MISO is captured. Only used in master mode.  When '0', the default applies (for Motorola as determined by CPOL and CPHA, for Texas Instruments on the falling edge of SCLK and for National Semiconductors on the rising edge of SCLK).  When '1', the alternate clock edge is used (which comes half a SPI SCLK period later). Late sampling addresses the round trip delay associated with transmitting SCLK from the master to the slave and transmitting MISO from the slave to the master. Default Value: 0

### 20.1.3 SCB0\_SPI\_CTRL (continued)

3	CPOL	<p>Indicates the clock polarity. Only used in SPI Motorola submode. This field, together with the CPHA field, indicates when MOSI data is driven and MISO data is captured:</p> <ul style="list-style-type: none"> <li>- CPOL is 0: SCLK is 0 when not transmitting data.</li> <li>- CPOL is 1: SCLK is 1 when not transmitting data.</li> </ul> <p>Default Value: 0</p>
2	CPHA	<p>Only applicable in SPI Motorola submode. Indicates the clock phase. This field, together with the CPOL field, indicates when MOSI data is driven and MISO data is captured:</p> <ul style="list-style-type: none"> <li>- Motorola mode 0. CPOL is 0, CPHA is 0: MOSI is driven on a falling edge of SCLK. MISO is captured on a rising edge of SCLK.</li> <li>- Motorola mode 1. CPOL is 0, CPHA is 1: MOSI is driven on a rising edge of SCLK. MISO is captured on a falling edge of SCLK.</li> <li>- Motorola mode 2. CPOL is 1, CPHA is 0: MOSI is driven on a rising edge of SCLK. MISO is captured on a falling edge of SCLK.</li> <li>- Motorola mode 3. CPOL is 1, CPHA is 1: MOSI is driven on a falling edge of SCLK. MISO is captured on a rising edge of SCLK.</li> </ul> <p>Default Value: 0</p>
1	SELECT_PRECEDE	<p>Only used in SPI Texas Instruments' submode.</p> <p>When '1', the data frame start indication is a pulse on the SELECT line that precedes the transfer of the first data frame bit.</p> <p>When '0', the data frame start indication is a pulse on the SELECT line that coincides with the transfer of the first data frame bit.</p> <p>Default Value: 0</p>
0	CONTINUOUS	<p>Continuous SPI data transfers enabled ('1') or not ('0'). This field is used in master mode. In slave mode, both continuous and non-continuous SPI data transfers are supported independent of this field.</p> <p>When continuous transfers are enabled individual data frame transfers are not necessarily separated by slave deselection (as indicated by the level or pulse on the SELECT line): if the TX FIFO has multiple data frames, data frames are send out without slave deselection.</p> <p>When continuous transfers are not enabled individual data frame transfers are always separated by slave deselection: independent of the availability of TX FIFO data frames, data+G65 frames are send out with slave deselection.</p> <p>Default Value: 0</p>

## 20.1.4 SCB0\_SPI\_STATUS (continued)

## 20.1.4 SCB0\_SPI\_STATUS

SPI status register.

Address: 0x40070024

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						R	R
HW Access	None						W	W
Name	None [7:2]						SPI_EC_BUSY	BUS_BUSY

  

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	CURR_EZ_ADDR [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	W							
Name	BASE_EZ_ADDR [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 16	BASE_EZ_ADDR	SPI base EZ address. Address as provided by a SPI write transfer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable, as clock domain synchronization is not performed in the design. Default Value: Undefined
15 : 8	CURR_EZ_ADDR	SPI current EZ address. Current address pointer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable (during an ongoing transfer when SPI_EC_BUSY is '1'), as clock domain synchronization is not performed in the design. Default Value: Undefined
1	SPI_EC_BUSY	Indicates whether the externally clocked logic is potentially accessing the EZ memory and/or updating BASE_ADDR or CURR_ADDR (this is only possible in EZ mode). This bit can be used by SW to determine whether BASE_ADDR and CURR_ADDR are reliable. Default Value: Undefined

0	BUS_BUSY	<p>SPI bus is busy. The bus is considered busy ('1') during an ongoing transaction. For Motorola and National submodes, the busy bit is '1', when the slave selection (low active) is activated. For TI submode, the busy bit is '1' from the time the preceding/coinciding slave select (high active) is activated for the first transmitted data frame, till the last MOSI/MISO bit of the last data frame is transmitted.</p> <p>Default Value: Undefined</p>
---	----------	--

## 20.1.5 SCB0\_UART\_CTRL

UART control register.

Address: 0x40070040

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							RW
HW Access	None							R
Name	None [23:17]							LOOPBACK
Bits	31	30	29	28	27	26	25	24
SW Access	None						RW	
HW Access	None						R	
Name	None [31:26]						MODE [25:24]	

Bits	Name	Description
25 : 24	MODE	<p>Submode of UART operation (3: Reserved) Default Value: 3</p> <p><b>0x0: UART_STD:</b> Standard UART submode.</p> <p><b>0x1: UART_SMARTCARD:</b> SmartCard (ISO7816) submode. Support for negative acknowledgement (NACK) on the receiver side and retransmission on the transmitter side.</p> <p><b>0x2: UART_IRDA:</b> Infrared Data Association (IrDA) submode. Return to Zero modulation scheme. In this mode, the oversampling factor should be 16, that is OVS is 15.</p>
16	LOOPBACK	<p>Local loopback control (does NOT affect the information on the pins). When '0', the transmitter TX line "uart_tx_out" is connected to the TX pin and the receiver RX line "uart_rx_in" is connected to the RX pin. When '1', the transmitter TX line "uart_tx_out" is connected to the receiver RX line "uart_rx_in". A similar connections scheme is followed for "uart_rts_out" and "uart_cts_in".</p> <p>This allows a SCB UART transmitter to communicate with its receiver counterpart. Default Value: 0</p>

## 20.1.6 SCB0\_UART\_TX\_CTRL

UART transmitter control register.

Address: 0x40070044

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW	RW	None	RW		
HW Access	None		R	R	None	R		
Name	None [7:6]		PARITY_ENABLED	PARITY	None	STOP_BITS [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							RW
HW Access	None							R
Name	None [15:9]							RETRY_ON_NACK

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
8	RETRY_ON_NACK	When '1', a data frame is retransmitted when a negative acknowledgement is received. Only applicable to the SmartCard submode. Default Value: 0
5	PARITY_ENABLED	Parity generation enabled ('1') or not ('0'). Only applicable in standard UART submodes. In SmartCard submode, parity generation is always enabled through hardware. In IrDA submode, parity generation is always disabled through hardware Default Value: 0
4	PARITY	Parity bit. When '0', the transmitter generates an even parity. When '1', the transmitter generates an odd parity. Only applicable in standard UART and SmartCard submodes. Default Value: 0
2 : 0	STOP_BITS	Stop bits. STOP_BITS + 1 is the duration of the stop period in terms of halve bit periods. Valid range is [1, 7]; i.e. a stop period should last at least one bit period. Default Value: 2

## 20.1.7 SCB0\_UART\_RX\_CTRL

UART receiver control register.

Address: 0x40070048

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW	RW	RW	None	RW		
HW Access	None	R	R	R	None	R		
Name	None	POLARITY	PARITY_ENABLED	PARITY	None	STOP_BITS [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW	RW	None	RW	RW	RW
HW Access	None		R	R	None	R	R	R
Name	None [15:14]		SKIP_START	LIN_MODE	None	MP_MODE	DROP_ON_FRAME_ERROR	DROP_ON_PARITY_ERROR

  

Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				BREAK_WIDTH [19:16]			

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19 : 16	BREAK_WIDTH	<p>Break width. BREAK_WIDTH + 1 is the minimum width in bit periods of a break. During a break the transmitted/received line value is '0'. This feature is useful for standard UART submode and LIN submode ("break field" detection). Once, the break is detected, the INTR_RX.BREAK_DETECT bit is set to '1'. Note that break detection precedes baud rate detection, which is used to synchronize/refine the receiver clock to the transmitter clock. As a result, break detection operates with an unsynchronized/unrefined receiver clock. Therefore, the receiver's definition of a bit period is imprecise and the setting of this field should take this imprecision into account. The LIN standard also accounts for this imprecision: a LIN start bit followed by 8 data bits allows for up to 9 consecutive '0' bit periods during regular transmission, whereas the LIN break detection should be at least 13 consecutive '0' bit periods. This provides for a margin of 4 bit periods. Therefore, the default value of this field is set to 10, representing a minimal break field with of 10+1 = 11 bit periods; a value in between the 9 consecutive bit periods of a regular transmission and the 13 consecutive bit periods of a break field. This provides for slight imprecisions of the receiver clock wrt. the transmitter clock. There should not be a need to program this field to any value other than its default value.</p> <p>Default Value: 10</p>

## 20.1.7 SCB0\_UART\_RX\_CTRL (continued)

13	SKIP_START	<p>Only applicable in standard UART submode. When '1', the receiver skips start bit detection for the first received data frame. Instead, it synchronizes on the first received data frame bit, which should be a '1'. This functionality is intended for wake up from DeepSleep when receiving a data frame. The transition from idle ('1') to START ('0') on the RX line is used to wake up the CPU. The transition detection (and the associated wake up functionality) is performed by the GPIO2 IP. The woken up CPU will enable the SCB's UART receiver functionality. Once enabled, it is assumed that the START bit is ongoing (the CPU wakeup and SCB enable time should be less than the START bit period). The SCB will synchronize to a '0' to '1' transition, which indicates the first data frame bit is received (first data frame bit should be '1'). After synchronization to the first data frame bit, the SCB will resume normal UART functionality: subsequent data frames will be synchronized on the receipt of a START bit.</p> <p>Default Value: 0</p>
12	LIN_MODE	<p>Only applicable in standard UART submode. When '1', the receiver performs break detection and baud rate detection on the incoming data. First, break detection counts the amount of bit periods that have a line value of '0'. BREAK_WIDTH specifies the minum required amount of bit periods. Successful break detection sets the INTR_RX.BREAK_DETECT interrupt cause to '1'. Second, baud rate detection counts the amount of peripheral clock periods that are use to receive the synchronization byte (0x55; least significant bit first). The count is available through UART_RX_STATUS.BR_COUNTER. Successful baud rate detection sets the INTR_RX.BAUD_DETECT interrupt cause to '1' (BR_COUNTER is reliable). This functionality is used to synchronize/refine the receiver clock to the transmitter clock. The receiver software can use the BR_COUNTER value to set the right IP clock (from the programmable clock IP) to guarantee successful receipt of the first LIN data frame (Protected Identifier Field) after the synchronization byte.</p> <p>Default Value: 0</p>
10	MP_MODE	<p>Multi-processor mode. When '1', multi-processor mode is enabled. In this mode, RX_CTRL.DATA_WIDTH should indicate a 9-bit data frame. In multi-processor mode, the 9th received bit of a data frame separates addresses (bit is '1') from data (bit is '0'). A received address is matched with RX_MATCH.DATA and RX_MATCH.MASK. In the case of a match, subsequent received data are sent to the RX FIFO. In the case of NO match, subsequent received data are dropped.</p> <p>Default Value: 0</p>
9	DROP_ON_FRAME_ERR OR	<p>Behaviour when an error is detected in a start or stop period. When '0', received data is send to the RX FIFO. When '1', received data is dropped and lost.</p> <p>Default Value: 0</p>
8	DROP_ON_PARITY_ERR OR	<p>Behaviour when a parity check fails. When '0', received data is send to the RX FIFO. When '1', received data is dropped and lost. Only applicable in standard UART and SmartCard submodes (negatively acknowledged SmartCard data frames may be dropped with this field).</p> <p>Default Value: 0</p>
6	POLARITY	<p>Inverts incoming RX line signal "uart_rx_in". Inversion is after local loopback. This functionality is intended for IrDA receiver functionality.</p> <p>Default Value: 0</p>
5	PARITY_ENABLED	<p>Parity checking enabled ('1') or not ('0'). Only applicable in standard UART submode. In SmartCard submode, parity checking is always enabled through hardware. In IrDA submode, parity checking is always disabled through hardware.</p> <p>Default Value: 0</p>
4	PARITY	<p>Parity bit. When '0', the receiver expects an even parity. When '1', the receiver expects an odd parity. Only applicable in standard UART and SmartCard submodes.</p> <p>Default Value: 0</p>

## 20.1.7 SCB0\_UART\_RX\_CTRL (continued)

2 : 0	STOP_BITS	<p>Stop bits. STOP_BITS + 1 is the duration of the stop period in terms of halve bit periods. Valid range is [1, 7]; i.e. a stop period should last at least one bit period. If STOP_BITS is '1', stop bits error detection is NOT performed. If STOP_BITS is in [2, 7], stop bits error detection is performed and the associated interrupt cause INTR_RX.FRAME_ERROR is set to '1' if an error is detected. In other words, the receiver supports data frames with a 1 bit period stop bit sequence, but requires at least 1.5 bit period stop bit sequences to detect errors. This limitation is due to possible transmitter and receiver clock skew that prevents the design from doing reliable stop bit detection for short (1 bit bit period) stop bit sequences. Note that in case of a stop bits error, the successive data frames may get lost as the receiver needs to resynchronize its start bit detection. The amount of lost data frames depends on both the amount of stop bits, the idle ('1') time between data frames and the data frame value.</p> <p>Default Value: 2</p>
-------	-----------	--

## 20.1.8 SCB0\_UART\_RX\_STATUS

UART receiver status register.

Address: 0x4007004C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	BR_COUNTER [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None				R			
HW Access	None				W			
Name	None [15:12]				BR_COUNTER [11:8]			

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11 : 0	BR_COUNTER	Amount of peripheral clock periods that constitute the transmission of a 0x55 data frame (sent least significant bit first) as determined by the receiver. BR_COUNTER / 8 is the amount of peripheral clock periods that constitute a bit period. This field has valid data when INTR_RX.BAUD_DETECT is set to '1'. Default Value: Undefined

## 20.1.9 SCB0\_UART\_FLOW\_CTRL

UART flow control register

Address: 0x40070050

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				TRIGGER_LEVEL [3:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							RW
HW Access	None							R
Name	None [23:17]							RTS_POLARITY
Bits	31	30	29	28	27	26	25	24
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [31:26]						CTS_ENABLED	CTS_POLARITY

Bits	Name	Description
25	CTS_ENABLED	<p>Enable use of CTS input signal "uart_cts_in" by the UART transmitter:</p> <p>'0': Disabled. The UART transmitter ignores "uart_cts_in", and transmits when a data frame is available for transmission in the TX FIFO or the TX shift register.</p> <p>'1': Enabled. The UART transmitter uses "uart_cts_in" to qualify the transmission of data. It transmits when "uart_cts_in" is active and a data frame is available for transmission in the TX FIFO or the TX shift register.</p> <p>If UART_CTRL.LOOPBACK is '1', "uart_cts_in" is connected to "uart_rts_out" in the IP (both signals are subjected to signal polarity changes are indicated by RTS_POLARITY and CTS_POLARITY).</p> <p>Default Value: 0</p>
24	CTS_POLARITY	<p>Polarity of the CTS input signal "uart_cts_in":</p> <p>'0': CTS is low/'0' active; "uart_cts_in" is '0' when active and "uart_cts_in" is '1' when inactive.</p> <p>'1': CTS is high/'1' active; "uart_cts_in" is '1' when active and "uart_cts_in" is '0' when inactive.</p> <p>Default Value: 0</p>

## 20.1.9 SCB0\_UART\_FLOW\_CTRL (continued)

16	RTS_POLARITY	<p>Polarity of the RTS output signal "uart_rts_out":</p> <p>'0': RTS is low/'0' active; "uart_rts_out" is '0' when active and "uart_rts_out" is '1' when inactive.</p> <p>'1': RTS is high/'1' active; "uart_rts_out" is '1' when active and "uart_rts_out" is '0' when inactive.</p> <p>During IP reset (Hibernate system power mode), "uart_rts_out" is '1'. This represents an inactive state assuming a low/'0' active polarity.</p> <p>Default Value: 0</p>
3 : 0	TRIGGER_LEVEL	<p>Trigger level. When the receiver FIFO has less entries than the amount of this field, a Ready To Send (RTS) output signal "uart_rts_out" is activated. By setting this field to "0", flow control is effectively SW disabled (may be useful for debug purposes).</p> <p>Default Value: 0</p>

## 20.1.10 SCB0\_I2C\_CTRL

I2C control register.

Address: 0x40070060

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW				RW			
HW Access	R				R			
Name	LOW_PHASE_OVS [7:4]				HIGH_PHASE_OVS [3:0]			

Bits	15	14	13	12	11	10	9	8
SW Access	RW	RW	RW	RW	RW	None	RW	RW
HW Access	R	R	R	R	R	None	R	R
Name	S_NOT_READY_DATA_NACK	S_NOT_READY_ADDR_NACK	S_READY_DATA_ACK	S_READY_ADDR_ACK	S_GENERAL_IGNORE	None	M_NOT_READY_DATA_NACK	M_READY_DATA_ACK

Bits	23	22	21	20	19	18	17	16
SW Access	None							RW
HW Access	None							R
Name	None [23:17]							LOOPBACK

Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	None					
HW Access	R	R	None					
Name	MASTER_MODE	SLAVE_MODE	None [29:24]					

Bits	Name	Description
31	MASTER_MODE	Master mode enabled ('1') or not ('0'). Note that both master and slave modes can be enabled at the same time. This allows the IP to address itself. Default Value: 0
30	SLAVE_MODE	Slave mode enabled ('1') or not ('0'). Default Value: 0
16	LOOPBACK	Local loopback control (does NOT affect the information on the pins). Only applicable in master/slave mode. When '0', the I2C SCL and SDA lines are connected to the I2C SCL and SDA pins. When '1', I2C SCL and SDA lines are routed internally in the peripheral, and as a result unaffected by other I2C devices. This allows a SCB I2C peripheral to address itself. Default Value: 0
15	S_NOT_READY_DATA_NACK	For internally clocked logic only. Only used when: - non EZ mode. Functionality is as follows: - 1: a received data element byte the slave is immediately NACK'd when the receiver FIFO is full. - 0: clock stretching is performed (till the receiver FIFO is no longer full). Default Value: 1

## 20.1.10 SCB0\_I2C\_CTRL (continued)

14	S_NOT_READY_ADDR_NACK	<p>For internally clocked logic (EC_AM is '0' and EC_OP is '0') on an address match or general call address (and S_GENERAL_IGNORE is '0'). Only used when:</p> <ul style="list-style-type: none"> <li>- EC_AM is '0', EC_OP is '0' and non EZ mode.</li> </ul> <p>Functionality is as follows:</p> <ul style="list-style-type: none"> <li>- 1: a received (matching) slave address is immediately NACK'd when the receiver FIFO is full.</li> <li>- 0: clock stretching is performed (till the receiver FIFO is no longer full).</li> </ul> <p>For externally clocked logic (EC_AM is '1') on an address match or general call address (and S_GENERAL_IGNORE is '0'). Only used when (NOT used when EC_AM is '1' and EC_OP is '1' and address match and EZ mode):</p> <ul style="list-style-type: none"> <li>- EC_AM is '1' and EC_OP is '0'.</li> <li>- EC_AM is '1' and general call address match.</li> <li>- EC_AM is '1' and non EZ mode.</li> </ul> <p>Functionality is as follows:</p> <ul style="list-style-type: none"> <li>- 1: a received (matching or general) slave address is always immediately NACK'd. There are two possibilities: 1). the internally clocked logic is enabled (we are in Active system power mode) and it handles the rest of the current transfer. In this case the I2C master will not observe the NACK. 2). the internally clocked logic is not enabled (we are in DeepSleep system power mode). In this case the I2C master will observe the NACK and may retry the transfer in the future (which gives the internally clocked logic the time to wake up from DeepSleep system power mode).</li> <li>- 0: clock stretching is performed (till the internally clocked logic takes over). The internally clocked logic will handle the ongoing transfer as soon as it is enabled.</li> </ul> <p>Default Value: 1</p>
13	S_READY_DATA_ACK	<p>When '1', a received data element by the slave is immediately ACK'd when the receiver FIFO is not full. In EZ mode, this field should be set to '1'.</p> <p>Default Value: 1</p>
12	S_READY_ADDR_ACK	<p>When '1', a received (matching) slave address is immediately ACK'd when the receiver FIFO is not full. In EZ mode, this field should be set to '1'.</p> <p>Default Value: 1</p>
11	S_GENERAL_IGNORE	<p>When '1', a received general call slave address is immediately NACK'd (no ACK or clock stretching) and treated as a non matching slave address. This is useful for slaves that do not need any data supplied within the general call structure.</p> <p>Default Value: 1</p>
9	M_NOT_READY_DATA_NACK	<p>When '1', a received data element byte the master is immediately NACK'd when the receiver FIFO is full. When '0', clock stretching is used instead (till the receiver FIFO is no longer full).</p> <p>Default Value: 1</p>
8	M_READY_DATA_ACK	<p>When '1', a received data element by the master is immediately ACK'd when the receiver FIFO is not full.</p> <p>Default Value: 1</p>
7 : 4	LOW_PHASE_OVS	<p>Serial I2C interface low phase oversampling factor. LOW_PHASE_OVS + 1 peripheral clock periods constitute the low phase of a bit period. The valid range is [7, 15] with input signal median filtering and [6, 15] without input signal median filtering.</p> <p>The field is only used in master mode. In slave mode, the field is NOT used. However, there is a frequency requirement for the IP clock wrt. the regular (no stretching) interface (IF) low time to guarantee functional correct behavior. With input signal median filtering, the IF low time should be <math>\geq 8</math> IP clock cycles and <math>\leq 16</math> IP clock cycles. Without input signal median filtering, the IF low time should be <math>\geq 7</math> IP clock cycles and <math>\leq 16</math> IP clock cycles.</p> <p>Default Value: 8</p>

### 20.1.10 SCB0\_I2C\_CTRL (continued)

3 : 0	HIGH_PHASE_OVS	<p>Serial I2C interface high phase oversampling factor. HIGH_PHASE_OVS + 1 peripheral clock periods constitute the high phase of a bit period. The valid range is [5, 15] with input signal median filtering and [4, 15] without input signal median filtering.</p> <p>The field is only used in master mode. In slave mode, the field is NOT used. However, there is a frequency requirement for the IP clock wrt. the regular interface (IF) high time to guarantee functional correct behavior. With input signal median filtering, the IF high time should be <math>\geq 6</math> IP clock cycles and <math>\leq 16</math> IP clock cycles. Without input signal median filtering, the IF high time should be <math>\geq 5</math> IP clock cycles and <math>\leq 16</math> IP clock cycles.</p> <p>Default Value: 8</p>
-------	----------------	---

## 20.1.11 SCB0\_I2C\_STATUS

I2C status register.

Address: 0x40070064

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		R	R	None		R	R
HW Access	None		W	W	None		W	W
Name	None [7:6]		M_READ	S_READ	None [3:2]		I2C_EC_BUSY	BUS_BUSY

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	CURR_EZ_ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	W							
Name	BASE_EZ_ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 16	BASE_EZ_ADDR	I2C slave base EZ address. Address as provided by an I2C write transfer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable, as clock domain synchronization is not performed in the design. Default Value: Undefined
15 : 8	CURR_EZ_ADDR	I2C slave current EZ address. Current address pointer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable (during an ongoing transfer when I2C_EC_BUSY is '1'), as clock domain synchronization is not performed in the design. Default Value: Undefined
5	M_READ	I2C master read transfer ('1') or I2C master write transfer ('0'). When the I2C master is inactive/ idle or transmitting START, REPEATED START, STOP or an address, this field is '0'. Default Value: 0
4	S_READ	I2C slave read transfer ('1') or I2C slave write transfer ('0'). When the I2C slave is inactive/idle or receiving START, REPEATED START, STOP or an address, this field is '0'. Default Value: 0

### 20.1.11 SCB0\_I2C\_STATUS (continued)

1	I2C_EC_BUSY	<p>Indicates whether the externally clocked logic is potentially accessing the EZ memory and/or updating BASE_ADDR or CURR_ADDR (this is only possible in EZ mode). This bit can be used by SW to determine whether BASE_ADDR and CURR_ADDR are reliable.</p> <p>Default Value: Undefined</p>
0	BUS_BUSY	<p>I2C bus is busy. The bus is considered busy ('1'), from the time a START is detected or from the time the SCL line is '0'. The bus is considered idle ('0'), from the time a STOP is detected. If the IP is disabled, BUS_BUSY is '0'. After enabling the IP, it takes time for the BUS_BUSY to detect a busy bus. This time is the maximum high time of the SCL line. For a 100 kHz interface frequency, this maximum high time may last roughly 5 us (half a bit period).</p> <p>For single master systems, BUS_BUSY does not have to be used to detect an idle bus before a master starts a transfer using I2C_M_CMD.M_START (no bus collisions).</p> <p>For multi-master systems, BUS_BUSY can be used to detect an idle bus before a master starts a transfer using I2C_M_CMD.M_START_ON_IDLE (to prevent bus collisions).</p> <p>Default Value: 0</p>

## 20.1.12 SCB0\_I2C\_M\_CMD

I2C master command register.

Address: 0x40070068

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW	RW	RW	RW	RW
HW Access	None			RW1C	RW1C	RW1C	RW1C	RW1C
Name	None [7:5]			M_STOP	M_NACK	M_ACK	M_START_ON_IDLE	M_START

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4	M_STOP	When '1', attempt to transmit a STOP. When this action is performed, the hardware sets this field to '0'. This command has a higher priority than I2C_M_CMD.M_START: in situations where both a STOP and a REPEATED START could be transmitted, M_STOP takes precedence over M_START. Default Value: 0
3	M_NACK	When '1', attempt to transmit a negative acknowledgement (NACK). When this action is performed, the hardware sets this field to '0'. Default Value: 0
2	M_ACK	When '1', attempt to transmit an acknowledgement (ACK). When this action is performed, the hardware sets this field to '0'. Default Value: 0
1	M_START_ON_IDLE	When '1', transmit a START as soon as the bus is idle (I2C_STATUS.BUS_BUSY is '0', note that BUSY has a default value of '0'). For bus idle detection the hardware relies on STOP detection. As a result, bus idle detection is only functional after at least one I2C bus transfer has been detected on the bus (default/reset value of BUSY is '0'). A START is only transmitted when the master state machine is in the default state. When this action is performed, the hardware sets this field to '0'. Default Value: 0

### 20.1.12 SCB0\_I2C\_M\_CMD (continued)

0	M_START	<p>When '1', transmit a START or REPEATED START. Whether a START or REPEATED START is transmitted depends on the state of the master state machine. A START is only transmitted when the master state machine is in the default state. A REPEATED START is transmitted when the master state machine is not in the default state, but is working on an ongoing transaction. The REPEATED START can only be transmitted after a NACK or ACK has been received for a transmitted data element or after a NACK has been transmitted for a received data element. When this action is performed, the hardware sets this field to '0'.</p> <p>Default Value: 0</p>
---	---------	---

## 20.1.13 SCB0\_I2C\_S\_CMD

I2C slave command register.

Address: 0x4007006C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	RW
HW Access	None						RW1C	RW1C
Name	None [7:2]						S_NACK	S_ACK

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	S_NACK	When '1', attempt to transmit a negative acknowledgement (NACK). When this action is performed, the hardware sets this field to '0'. In EZ mode, this field should be set to '0' (it is only to be used in non EZ mode). This command has a higher priority than I2C_S_CMD.S_ACK, I2C_CTRL.S_READY_ADDR_ACK or I2C_CTRL.S_READY_DATA_ACK. Default Value: 0
0	S_ACK	When '1', attempt to transmit an acknowledgement (ACK). When this action is performed, the hardware sets this field to '0'. In EZ mode, this field should be set to '0' (it is only to be used in non EZ mode). Default Value: 0

## 20.1.14 SCB0\_I2C\_CFG

I2C configuration register.

Address: 0x40070070

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW	None		RW	
HW Access	None			R	None		R	
Name	None [7:5]			SDA_IN_FILTER_SEL	None [3:2]		SDA_IN_FILTER_TRIM [1:0]	

  

Bits	15	14	13	12	11	10	9	8
SW Access	None			RW	None		RW	
HW Access	None			R	None		R	
Name	None [15:13]			SCL_IN_FILTER_SEL	None [11:10]		SCL_IN_FILTER_TRIM [9:8]	

  

Bits	23	22	21	20	19	18	17	16
SW Access	None		RW		RW		RW	
HW Access	None		R		R		R	
Name	None [23:22]		SDA_OUT_FILTER2_TRIM [21:20]		SDA_OUT_FILTER1_TRIM [19:18]		SDA_OUT_FILTER0_TRIM [17:16]	

  

Bits	31	30	29	28	27	26	25	24
SW Access	None		RW		None			
HW Access	None		R		None			
Name	None [31:30]		SDA_OUT_FILTER_SEL [29:28]		None [27:24]			

Bits	Name	Description
29 : 28	SDA_OUT_FILTER_SEL	Selection of cumulative "i2c_sda_out" filter delay: "0": 0 ns. "1": 50 ns (filter 0 enabled). "2": 100 ns (filters 0 and 1 enabled). "3": 150 ns (filters 0, 1 and 2 enabled). Default Value: 0
21 : 20	SDA_OUT_FILTER2_TRIM	Trim bits for "i2c_sda_out" 50 ns filter 2. See s8i2cs BROS (001-59539) for more details on the trim bit values. Default Value: 2
19 : 18	SDA_OUT_FILTER1_TRIM	Trim bits for "i2c_sda_out" 50 ns filter 1. See s8i2cs BROS (001-59539) for more details on the trim bit values. Default Value: 2
17 : 16	SDA_OUT_FILTER0_TRIM	Trim bits for "i2c_sda_out" 50 ns filter 0. See s8i2cs BROS (001-59539) for more details on the trim bit values. Default Value: 2

### 20.1.14 SCB0\_I2C\_CFG (continued)

12	SCL_IN_FILT_SEL	Selection of "i2c_scl_in" filter delay: '0': 0 ns. '1': 50 ns (filter enabled). Default Value: 1
9 : 8	SCL_IN_FILT_TRIM	Trim bits for "i2c_scl_in" 50 ns filter. See s8i2cs BROS (001-59539) for more details on the trim bit values. Default Value: 0
4	SDA_IN_FILT_SEL	Selection of "i2c_sda_in" filter delay: '0': 0 ns. '1': 50 ns (filter enabled). Default Value: 1
1 : 0	SDA_IN_FILT_TRIM	Trim bits for "i2c_sda_in" 50 ns filter. See s8i2cs BROS (001-59539) for more details on the trim bit values. Default Value: 3

## 20.1.15 SCB0\_TX\_CTRL

Transmitter control register.

Address: 0x40070200

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				DATA_WIDTH [3:0]			

Bits	15	14	13	12	11	10	9	8
SW Access	None							RW
HW Access	None							R
Name	None [15:9]							MSB_FIRST

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
8	MSB_FIRST	Least significant bit first ('0') or most significant bit first ('1'). For I2C, this field should be '1'. Default Value: 1
3 : 0	DATA_WIDTH	Dataframe width. DATA_WIDTH + 1 is the amount of bits in a transmitted data frame. This number does not include start, parity and stop bits. For UART mode, the valid range is [3, 8]. For SPI, the valid range is [3, 15]. For I2C the only valid value is 7. Default Value: 7

## 20.1.16 SCB0\_TX\_FIFO\_CTRL

Transmitter FIFO control register.

Address: 0x40070204

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				TRIGGER_LEVEL [3:0]			

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [23:18]						FREEZE	CLEAR

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
17	FREEZE	When '1', hardware reads from the transmitter FIFO do not remove FIFO entries. Freeze will not advance the TX FIFO read pointer. Default Value: 0
16	CLEAR	When '1', the transmitter FIFO and transmitter shift register are cleared/invalidated. Invalidation will last for as long as this field is '1'. If a quick clear/invalidation is required, the field should be set to '1' and be followed by a set to '0'. If a clear/invalidation is required for an extended time period, the field should be set to '1' during the complete time period. Default Value: 0
3 : 0	TRIGGER_LEVEL	Trigger level. When the transmitter FIFO has less entries than the number of this field, a transmitter trigger event is generated. Default Value: 0

## 20.1.17 SCB0\_TX\_FIFO\_STATUS

Transmitter FIFO status register.

Address: 0x40070208

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			R				
HW Access	None			W				
Name	None [7:5]			USED [4:0]				

Bits	15	14	13	12	11	10	9	8
SW Access	R	None						
HW Access	W	None						
Name	SR_VALID	None [14:8]						

Bits	23	22	21	20	19	18	17	16
SW Access	None				R			
HW Access	None				W			
Name	None [23:20]				RD_PTR [19:16]			

Bits	31	30	29	28	27	26	25	24
SW Access	None				R			
HW Access	None				W			
Name	None [31:28]				WR_PTR [27:24]			

Bits	Name	Description
27 : 24	WR_PTR	FIFO write pointer: FIFO location at which a new data frame is written. Default Value: 0
19 : 16	RD_PTR	FIFO read pointer: FIFO location from which a data frame is read by the hardware. Default Value: 0
15	SR_VALID	Indicates whether the TX shift registers holds a valid data frame ('1') or not ('0'). The shift register can be considered the top of the TX FIFO (the data frame is not included in the USED field of the TX FIFO). The shift register is a working register and holds the data frame that is currently transmitted (when the protocol state machine is transmitting a data frame) or the data frame that is transmitted next (when the protocol state machine is not transmitting a data frame). Default Value: 0
4 : 0	USED	Amount of enties in the transmitter FIFO. The value of this field ranges from 0 to FF_DATA_NR. Default Value: 0

## 20.1.18 SCB0\_TX\_FIFO\_WR

Transmitter FIFO write register.

Address: 0x40070240

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	W							
HW Access	R							
Name	DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	W							
HW Access	R							
Name	DATA [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	DATA	<p>Data frame written into the transmitter FIFO. Behavior is similar to that of a PUSH operation. Note that when CTRL.BYTE_MODE is '1', only DATA[7:0] are used.</p> <p>A write to a full TX FIFO sets INTR_TX.OVERFLOW to '1'. Default Value: 0</p>

## 20.1.19 SCB0\_RX\_CTRL

Receiver control register.

Address: 0x40070300

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				DATA_WIDTH [3:0]			

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [15:10]						MEDIAN	MSB_FIRST

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9	MEDIAN	Median filter. When '1', a digital 3 taps median filter is performed on input interface lines. This filter should reduce the susceptibility to errors. However, its requires higher oversampling values. For UART IrDA submode, this field should always be '1'. Default Value: 0
8	MSB_FIRST	Least significant bit first ('0') or most significant bit first ('1'). For I2C, this field should be '1'. Default Value: 1
3 : 0	DATA_WIDTH	Dataframe width. DATA_WIDTH + 1 is the expected amount of bits in received data frame. This number does not include start, parity and stop bits. For UART mode, the valid range is [3, 8]. For SPI, the valid range is [3, 15]. For I2C the only valid value is 7. In EZ mode (for both SPI and I2C), the only valid value is 7. Default Value: 7

## 20.1.20 SCB0\_RX\_FIFO\_CTRL

Receiver FIFO control register.

Address: 0x40070304

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				TRIGGER_LEVEL [3:0]			

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [23:18]						FREEZE	CLEAR

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
17	FREEZE	When '1', hardware writes to the receiver FIFO have no effect. Freeze will not advance the RX FIFO write pointer. Default Value: 0
16	CLEAR	When '1', the receiver FIFO and receiver shift register are cleared/invalidated. Invalidation will last for as long as this field is '1'. If a quick clear/invalidation is required, the field should be set to '1' and be followed by a set to '0'. If a clear/invalidation is required for an extended time period, the field should be set to '1' during the complete time period. Default Value: 0
3 : 0	TRIGGER_LEVEL	Trigger level. When the receiver FIFO has more entries than the number of this field, a receiver trigger event is generated. Default Value: 0

## 20.1.21 SCB0\_RX\_FIFO\_STATUS

Receiver FIFO status register.

Address: 0x40070308

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			R				
HW Access	None			W				
Name	None [7:5]			USED [4:0]				

Bits	15	14	13	12	11	10	9	8
SW Access	R	None						
HW Access	W	None						
Name	SR_VALID	None [14:8]						

Bits	23	22	21	20	19	18	17	16
SW Access	None				R			
HW Access	None				W			
Name	None [23:20]				RD_PTR [19:16]			

Bits	31	30	29	28	27	26	25	24
SW Access	None				R			
HW Access	None				W			
Name	None [31:28]				WR_PTR [27:24]			

Bits	Name	Description
27 : 24	WR_PTR	FIFO write pointer: FIFO location at which a new data frame is written by the hardware. Default Value: 0
19 : 16	RD_PTR	FIFO read pointer: FIFO location from which a data frame is read. Default Value: 0
15	SR_VALID	Indicates whether the RX shift registers holds a (partial) valid data frame ('1') or not ('0'). The shift register can be considered the bottom of the RX FIFO (the data frame is not included in the USED field of the RX FIFO). The shift register is a working register and holds the data frame that is currently being received (when the protocol state machine is receiving a data frame). Default Value: 0
4 : 0	USED	Amount of enties in the receiver FIFO. The value of this field ranges from 0 to FF_DATA_NR. Default Value: 0

## 20.1.22 SCB0\_RX\_MATCH

Slave address and mask register.

Address: 0x40070310

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	MASK [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 16	MASK	Slave device address mask. This field is a mask that specifies which of the ADDR field bits in the ADDR field take part in the matching of the slave address: MATCH = ((ADDR & MASK) == ("slave address" & MASK)). Default Value: 0
7 : 0	ADDR	Slave device address.  In UART multi-processor mode, all 8 bits are used.  In I2C slave mode, only bits 7 down to 1 are used. This reflects the organization of the first transmitted byte in a I2C transfer: the first 7 bits represent the address of the addressed slave, and the last 1 bit is a read/write indicator ('0': write, '1': read). Default Value: 0

## 20.1.23 SCB0\_RX\_FIFO\_RD

Receiver FIFO read register.

Address: 0x40070340

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	DATA [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	DATA	<p>Data read from the receiver FIFO. Reading a data frame will remove the data frame from the FIFO; i.e. behavior is similar to that of a POP operation. Note that when CTRL.BYTE_MODE is '1', only DATA[7:0] are used.</p> <p>This register has a side effect when read by software: a data frame is removed from the FIFO. This may be undesirable during debug; i.e. a read during debug should NOT have a side effect. To this end, the IP uses the AHB-Lite "hmaster[0]" input signal. When this signal is '1' in the address cycle of a bus transfer, a read transfer will not have a side effect. As a result, a read from this register will not remove a data frame from the FIFO. As a result, a read from this register behaves as a read from the SCB_RX_FIFO_RD_SILENT register.</p> <p>A read from an empty RX FIFO sets INTR_RX.UNDERFLOW to '1'. Default Value: Undefined</p>

## 20.1.24 SCB0\_RX\_FIFO\_RD\_SILENT

Receiver FIFO read register.

Address: 0x40070344

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	DATA [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	DATA	<p>Data read from the receiver FIFO. Reading a data frame will NOT remove the data frame from the FIFO; i.e. behavior is similar to that of a PEEK operation. Note that when CTRL.BYTE_MODE is '1', only DATA[7:0] are used.</p> <p>A read from an empty RX FIFO sets INTR_RX.UNDERFLOW to '1'.            Default Value: Undefined</p>

## 20.1.25 SCB0\_EZ\_DATA0

Memory buffer registers.

Address: 0x40070400

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.26 SCB0\_EZ\_DATA1

Memory buffer registers.

Address: 0x40070404

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.27 SCB0\_EZ\_DATA2

Memory buffer registers.

Address: 0x40070408

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.28 SCB0\_EZ\_DATA3

Memory buffer registers.

Address: 0x4007040C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.29 SCB0\_EZ\_DATA4

Memory buffer registers.

Address: 0x40070410

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.30 SCB0\_EZ\_DATA5

Memory buffer registers.

Address: 0x40070414

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.31 SCB0\_EZ\_DATA6

Memory buffer registers.

Address: 0x40070418

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.32 SCB0\_EZ\_DATA7

Memory buffer registers.

Address: 0x4007041C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.33 SCB0\_EZ\_DATA8

Memory buffer registers.

Address: 0x40070420

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.34 SCB0\_EZ\_DATA9

Memory buffer registers.

Address: 0x40070424

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.35 SCB0\_EZ\_DATA10

Memory buffer registers.

Address: 0x40070428

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.36 SCB0\_EZ\_DATA11

Memory buffer registers.

Address: 0x4007042C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.37 SCB0\_EZ\_DATA12

Memory buffer registers.

Address: 0x40070430

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.38 SCB0\_EZ\_DATA13

Memory buffer registers.

Address: 0x40070434

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.39 SCB0\_EZ\_DATA14

Memory buffer registers.

Address: 0x40070438

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.40 SCB0\_EZ\_DATA15

Memory buffer registers.

Address: 0x4007043C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.41 SCB0\_EZ\_DATA16

Memory buffer registers.

Address: 0x40070440

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.42 SCB0\_EZ\_DATA17

Memory buffer registers.

Address: 0x40070444

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.43 SCB0\_EZ\_DATA18

Memory buffer registers.

Address: 0x40070448

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.44 SCB0\_EZ\_DATA19

Memory buffer registers.

Address: 0x4007044C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.45 SCB0\_EZ\_DATA20

Memory buffer registers.

Address: 0x40070450

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.46 SCB0\_EZ\_DATA21

Memory buffer registers.

Address: 0x40070454

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.47 SCB0\_EZ\_DATA22

Memory buffer registers.

Address: 0x40070458

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.48 SCB0\_EZ\_DATA23

Memory buffer registers.

Address: 0x4007045C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.49 SCB0\_EZ\_DATA24

Memory buffer registers.

Address: 0x40070460

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.50 SCB0\_EZ\_DATA25

Memory buffer registers.

Address: 0x40070464

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.51 SCB0\_EZ\_DATA26

Memory buffer registers.

Address: 0x40070468

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.52 SCB0\_EZ\_DATA27

Memory buffer registers.

Address: 0x4007046C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.53 SCB0\_EZ\_DATA28

Memory buffer registers.

Address: 0x40070470

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.54 SCB0\_EZ\_DATA29

Memory buffer registers.

Address: 0x40070474

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.55 SCB0\_EZ\_DATA30

Memory buffer registers.

Address: 0x40070478

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.56 SCB0\_EZ\_DATA31

Memory buffer registers.

Address: 0x4007047C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.57 SCB0\_INTR\_CAUSE

Active clocked interrupt signal register

Address: 0x40070E00

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		R	R	R	R	R	R
HW Access	None		W	W	W	W	W	W
Name	None [7:6]		SPI_EC	I2C_EC	RX	TX	S	M

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5	SPI_EC	Externally clocked SPI interrupt active ("interrupt_spi_ec"): INTR_SPI_EC_MASKED != 0. Default Value: 0
4	I2C_EC	Externally clock I2C interrupt active ("interrupt_i2c_ec"): INTR_I2C_EC_MASKED != 0. Default Value: 0
3	RX	Receiver interrupt active ("interrupt_rx"): INTR_RX_MASKED != 0. Default Value: 0
2	TX	Transmitter interrupt active ("interrupt_tx"): INTR_TX_MASKED != 0. Default Value: 0
1	S	Slave interrupt active ("interrupt_slave"): INTR_S_MASKED != 0. Default Value: 0
0	M	Master interrupt active ("interrupt_master"): INTR_M_MASKED != 0. Default Value: 0

## 20.1.58 SCB0\_INTR\_I2C\_EC

Externally clocked I2C interrupt request register

Address: 0x40070E80

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW1C	RW1C	RW1C	RW1C
HW Access	None				A	A	A	A
Name	None [7:4]				EZ_READ_STOP	EZ_WRITE_STOP	EZ_STOP	WAKE_UP

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	EZ_READ_STOP	<p>STOP detection after a read transfer occurred. Activated on the end of a read transfer (I2C STOP). This event is an indication that a buffer memory location has been read from.</p> <p>Only available for a slave request with an address match, in EZ and CMD_RESP modes, when EC_OP is '1'. Default Value: 0</p>
2	EZ_WRITE_STOP	<p>STOP detection after a write transfer occurred. Activated on the end of a write transfer (I2C STOP). This event is an indication that a buffer memory location has been written to. For EZ mode: a transfer that only writes the base address does NOT activate this event.</p> <p>Only available for a slave request with an address match, in EZ and CMD_RESP modes, when EC_OP is '1'. Default Value: 0</p>
1	EZ_STOP	<p>STOP detection. Activated on the end of a every transfer (I2C STOP).</p> <p>Only available for a slave request with an address match, in EZ and CMD_RESP modes, when EC_OP is '1'. Default Value: 0</p>

**20.1.58 SCB0\_INTR\_I2C\_EC** (continued)

0	WAKE_UP	Wake up request. Active on incoming slave request (with address match).  Only used when EC_AM is '1'. Default Value: 0
---	---------	---

## 20.1.59 SCB0\_INTR\_I2C\_EC\_MASK

Externally clocked I2C interrupt mask register

Address: 0x40070E88

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [7:4]				EZ_READ_STOP	EZ_WRITE_STOP	EZ_STOP	WAKE_UP

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	EZ_READ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	EZ_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	EZ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	WAKE_UP	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 20.1.60 SCB0\_INTR\_I2C\_EC\_MASKED

Externally clocked I2C interrupt masked register

Address: 0x40070E8C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				R	R	R	R
HW Access	None				W	W	W	W
Name	None [7:4]				EZ_READ_STOP	EZ_WRITE_STOP	EZ_STOP	WAKE_UP

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	EZ_READ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	EZ_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
1	EZ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
0	WAKE_UP	Logical and of corresponding request and mask bits. Default Value: 0

## 20.1.61 SCB0\_INTR\_SPI\_EC

Externally clocked SPI interrupt request register

Address: 0x40070EC0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW1C	RW1C	RW1C	RW1C
HW Access	None				A	A	A	A
Name	None [7:4]				EZ_READ_STOP	EZ_WRITE_STOP	EZ_STOP	WAKE_UP

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	EZ_READ_STOP	<p>STOP detection after a read transfer occurred. Activated on the end of a read transfer (SPI deselection). This event is an indication that a buffer memory location has been read from.</p> <p>Only used in EZ and CMD_RESP modes and when EC_OP is '1'. Default Value: 0</p>
2	EZ_WRITE_STOP	<p>STOP detection after a write transfer occurred. Activated on the end of a write transfer (SPI deselection). This event is an indication that a buffer memory location has been written to. For EZ mode: a transfer that only writes the base address does NOT activate this event.</p> <p>Only used in EZ and CMD_RESP modes and when EC_OP is '1'. Default Value: 0</p>
1	EZ_STOP	<p>STOP detection. Activated on the end of a every transfer (SPI deselection).</p> <p>Only available in EZ and CMD_RESP mode and when EC_OP is '1'. Default Value: 0</p>

### 20.1.61 SCB0\_INTR\_SPI\_EC (continued)

0	WAKE_UP	Wake up request. Active on incoming slave request when externally clocked selection is '1'.  Only used when EC_AM is '1'. Default Value: 0
---	---------	---

## 20.1.62 SCB0\_INTR\_SPI\_EC\_MASK

Externally clocked SPI interrupt mask register

Address: 0x40070EC8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [7:4]				EZ_READ_STOP	EZ_WRITE_STOP	EZ_STOP	WAKE_UP

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	EZ_READ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	EZ_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	EZ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	WAKE_UP	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 20.1.63 SCB0\_INTR\_SPI\_EC\_MASKED

Externally clocked SPI interrupt masked register

Address: 0x40070ECC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				R	R	R	R
HW Access	None				W	W	W	W
Name	None [7:4]				EZ_READ_STOP	EZ_WRITE_STOP	EZ_STOP	WAKE_UP

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	EZ_READ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	EZ_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
1	EZ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
0	WAKE_UP	Logical and of corresponding request and mask bits. Default Value: 0

## 20.1.64 SCB0\_INTR\_M

Master interrupt request register.

Address: 0x40070F00

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW1C	None	RW1C	RW1C	RW1C
HW Access	None			RW1S	None	RW1S	RW1S	RW1S
Name	None [7:5]			I2C_STOP	None	I2C_ACK	I2C_NACK	I2C_ARB_LOST

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW1C	RW1C
HW Access	None						RW1S	RW1S
Name	None [15:10]						SPI_DONE	I2C_BUS_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9	SPI_DONE	SPI master transfer done event: all data frames in the transmit FIFO are sent and the transmit FIFO is empty. Default Value: 0
8	I2C_BUS_ERROR	I2C master bus error (unexpected detection of START or STOP condition). Default Value: 0
4	I2C_STOP	I2C master STOP. Set to '1', when the master has transmitted a STOP. Default Value: 0
2	I2C_ACK	I2C master acknowledgement. Set to '1', when the master receives a ACK (typically after the master transmitted the slave address or TX data). Default Value: 0
1	I2C_NACK	I2C master negative acknowledgement. Set to '1', when the master receives a NACK (typically after the master transmitted the slave address or TX data). Default Value: 0

**20.1.64 SCB0\_INTR\_M** (continued)

0	I2C_ARB_LOST	I2C master lost arbitration: the value driven by the master on the SDA line is not the same as the value observed on the SDA line. Default Value: 0
---	--------------	--

## 20.1.65 SCB0\_INTR\_M\_SET

Master interrupt set request register

Address: 0x40070F04

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW1S	None	RW1S	RW1S	RW1S
HW Access	None			A	None	A	A	A
Name	None [7:5]			I2C_STOP	None	I2C_ACK	I2C_NACK	I2C_ARB_LOST

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW1S	RW1S
HW Access	None						A	A
Name	None [15:10]						SPI_DONE	I2C_BUS_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9	SPI_DONE	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
8	I2C_BUS_ERROR	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
4	I2C_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

## 20.1.66 SCB0\_INTR\_M\_MASK

Master interrupt mask register.

Address: 0x40070F08

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW	None	RW	RW	RW
HW Access	None			R	None	R	R	R
Name	None [7:5]			I2C_STOP	None	I2C_ACK	I2C_NACK	I2C_ARB_LOST

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [15:10]						SPI_DONE	I2C_BUS_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9	SPI_DONE	Mask bit for corresponding bit in interrupt request register. Default Value: 0
8	I2C_BUS_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
4	I2C_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 20.1.67 SCB0\_INTR\_M\_MASKED

Master interrupt masked request register

Address: 0x40070F0C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			R	None	R	R	R
HW Access	None			W	None	W	W	W
Name	None [7:5]			I2C_STOP	None	I2C_ACK	I2C_NACK	I2C_ARB_LOST

Bits	15	14	13	12	11	10	9	8
SW Access	None						R	R
HW Access	None						W	W
Name	None [15:10]						SPI_DONE	I2C_BUS_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9	SPI_DONE	Logical and of corresponding request and mask bits. Default Value: 0
8	I2C_BUS_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
4	I2C_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	I2C_ACK	Logical and of corresponding request and mask bits. Default Value: 0
1	I2C_NACK	Logical and of corresponding request and mask bits. Default Value: 0
0	I2C_ARB_LOST	Logical and of corresponding request and mask bits. Default Value: 0

## 20.1.68 SCB0\_INTR\_S

Slave interrupt request register.

Address: 0x40070F40

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
Name	I2C_GENE RAL	I2C_ADDR_ MATCH	I2C_START	I2C_STOP	I2C_WRITE _STOP	I2C_ACK	I2C_NACK	I2C_ARB_L OST

  

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW1C	RW1C	RW1C	RW1C
HW Access	None				RW1S	RW1S	RW1S	RW1S
Name	None [15:12]				SPI_BUS_E RROR	SPI_EZ_ST OP	SPI_EZ_W RITE_STOP	I2C_BUS_E RROR

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	SPI_BUS_ERROR	SPI slave deselected at an unexpected time in the SPI transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error. Default Value: 0
10	SPI_EZ_STOP	SPI slave deselected after any EZ SPI transfer occurred. Default Value: 0
9	SPI_EZ_WRITE_STOP	SPI slave deselected after a write EZ SPI transfer occurred. Default Value: 0
8	I2C_BUS_ERROR	I2C slave bus error (unexpected detection of START or STOP condition). This should not occur, it represents erroneous I2C bus behavior. In case of a bus error, the I2C slave state machine abort the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error. Default Value: 0

## 20.1.68 SCB0\_INTR\_S (continued)

7	I2C_GENERAL	<p>I2C slave general call address received. If CTRL.ADDR_ACCEPT, the received address 0x00 (including the R/W bit) is available in the RX FIFO. In the case of externally clocked address matching (CTRL.EC_AM_MODE is '1') and internally clocked operation (CTRL.EC_OP_MODE is '0'), this field is set when the event is detected.</p> <p>Default Value: 0</p>
6	I2C_ADDR_MATCH	<p>I2C slave matching address received. If CTRL.ADDR_ACCEPT, the received address (including the R/W bit) is available in the RX FIFO. In the case of externally clocked address matching (CTRL.EC_AM_MODE is '1') and internally clocked operation (CTRL.EC_OP_MODE is '0'), this field is set when the event is detected.</p> <p>Default Value: 0</p>
5	I2C_START	<p>I2C slave START received. Set to '1', when START or REPEATED START event is detected.</p> <p>In the case of externally clocked address matching (CTRL.EC_AM_MODE is '1') AND clock stretching is performed (till the internally clocked logic takes over) (I2C_CTRL.S_NOT_READY_ADDR_NACK is '0'), this field is NOT set. The Firmware should use INTR_S_EC.WAKE_UP, INTR_S.I2C_ADDR_MATCH and INTR_S.I2C_GENERAL.</p> <p>Default Value: 0</p>
4	I2C_STOP	<p>I2C STOP event for I2C (read or write) transfer intended for this slave (address matching is performed). Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START can be distinguished and potentially treated separately by the Firmware. Note that the second I2C transfer (after a REPEATED START) may be to a different slave address.</p> <p>The event is detected on any I2C transfer intended for this slave. Note that a I2C address intended for the slave (address is matching) will result in a I2C_STOP event independent of whether the I2C address is ACK'd or NACK'd.</p> <p>Default Value: 0</p>
3	I2C_WRITE_STOP	<p>I2C STOP event for I2C write transfer intended for this slave (address matching is performed). Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START can be distinguished and potentially treated separately by the Firmware. Note that the second I2C transfer (after a REPEATED START) may be to a different slave address.</p> <p>In non EZ mode, the event is detected on any I2C write transfer intended for this slave. Note that a I2C write address intended for the slave (address is matching and a it is a write transfer) will result in a I2C_WRITE_STOP event independent of whether the I2C address is ACK'd or NACK'd.</p> <p>In EZ mode, the event is detected only on I2C write transfers that have EZ data written to the memory structure (an I2C write transfer that only communicates an I2C address and EZ address, will not result in this event being detected).</p> <p>Default Value: 0</p>
2	I2C_ACK	<p>I2C slave acknowledgement received. Set to '1', when the slave receives a ACK (typically after the slave transmitted TX data).</p> <p>Default Value: 0</p>
1	I2C_NACK	<p>I2C slave negative acknowledgement received. Set to '1', when the slave receives a NACK (typically after the slave transmitted TX data).</p> <p>Default Value: 0</p>
0	I2C_ARB_LOST	<p>I2C slave lost arbitration: the value driven on the SDA line is not the same as the value observed on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the I2C slave state machine abort the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error.</p> <p>Default Value: 0</p>

## 20.1.69 SCB0\_INTR\_S\_SET

Slave interrupt set request register.

Address: 0x40070F44

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	A	A	A	A	A	A	A	A
Name	I2C_GENERAL	I2C_ADDR_MATCH	I2C_START	I2C_STOP	I2C_WRITE_STOP	I2C_ACK	I2C_NACK	I2C_ARB_LOST

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW1S	RW1S	RW1S	RW1S
HW Access	None				A	A	A	A
Name	None [15:12]				SPI_BUS_ERROR	SPI_EZ_STOP	SPI_EZ_WRITE_STOP	I2C_BUS_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	SPI_BUS_ERROR	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
10	SPI_EZ_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
9	SPI_EZ_WRITE_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
8	I2C_BUS_ERROR	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
7	I2C_GENERAL	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
6	I2C_ADDR_MATCH	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
5	I2C_START	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

## 20.1.69 SCB0\_INTR\_S\_SET (continued)

4	I2C_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
3	I2C_WRITE_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

## 20.1.70 SCB0\_INTR\_S\_MASK

Slave interrupt mask register.

Address: 0x40070F48

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	R	R	R	R	R	R	R	R
Name	I2C_GENERAL	I2C_ADDR_MATCH	I2C_START	I2C_STOP	I2C_WRITE_STOP	I2C_ACK	I2C_NACK	I2C_ARB_LOST

  

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [15:12]				SPI_BUS_ERROR	SPI_EZ_STOP	SPI_EZ_WRITE_STOP	I2C_BUS_ERROR

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	SPI_BUS_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
10	SPI_EZ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
9	SPI_EZ_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
8	I2C_BUS_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
7	I2C_GENERAL	Mask bit for corresponding bit in interrupt request register. Default Value: 0
6	I2C_ADDR_MATCH	Mask bit for corresponding bit in interrupt request register. Default Value: 0
5	I2C_START	Mask bit for corresponding bit in interrupt request register. Default Value: 0

### 20.1.70 SCB0\_INTR\_S\_MASK (continued)

4	I2C_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
3	I2C_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 20.1.71 SCB0\_INTR\_S\_MASKED

Slave interrupt masked request register

Address: 0x40070F4C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	I2C_GENERAL	I2C_ADDR_MATCH	I2C_START	I2C_STOP	I2C_WRITE_STOP	I2C_ACK	I2C_NACK	I2C_ARB_LOST

Bits	15	14	13	12	11	10	9	8
SW Access	None				R	R	R	R
HW Access	None				W	W	W	W
Name	None [15:12]				SPI_BUS_ERROR	SPI_EZ_STOP	SPI_EZ_WRITE_STOP	I2C_BUS_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	SPI_BUS_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
10	SPI_EZ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
9	SPI_EZ_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
8	I2C_BUS_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
7	I2C_GENERAL	Logical and of corresponding request and mask bits. Default Value: 0
6	I2C_ADDR_MATCH	Logical and of corresponding request and mask bits. Default Value: 0
5	I2C_START	Logical and of corresponding request and mask bits. Default Value: 0

### 20.1.71 SCB0\_INTR\_S\_MASKED (continued)

4	I2C_STOP	Logical and of corresponding request and mask bits. Default Value: 0
3	I2C_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	I2C_ACK	Logical and of corresponding request and mask bits. Default Value: 0
1	I2C_NACK	Logical and of corresponding request and mask bits. Default Value: 0
0	I2C_ARB_LOST	Logical and of corresponding request and mask bits. Default Value: 0

## 20.1.72 SCB0\_INTR\_TX

Transmitter interrupt request register.

Address: 0x40070F80

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	None		RW1C	RW1C
HW Access	RW1S	RW1S	RW1S	RW1S	None		RW1S	RW1S
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	EMPTY	None [3:2]		NOT_FULL	TRIGGER

  

Bits	15	14	13	12	11	10	9	8
SW Access	None					RW1C	RW1C	RW1C
HW Access	None					RW1S	RW1S	RW1S
Name	None [15:11]					UART_ARB_LOST	UART_DONE	UART_NACK

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
10	UART_ARB_LOST	UART lost arbitration: the value driven on the TX line is not the same as the value observed on the RX line. This condition event is usefull when transmitter and receiver share a TX/RX line. This is the case in LIN or SmartCard modes. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
9	UART_DONE	UART transmitter done event. This happens when the IP is done transferring all data in the TX FIFO; i.e. EMPTY is '1'. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
8	UART_NACK	UART transmitter received a negative acknowledgement in SmartCard mode. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
7	BLOCKED	AHB-Lite write transfer can not get access to the EZ memory (EZ data access), due to an externally clocked EZ access. This may happen when STATUS.EC_BUSY is '1'. Default Value: 0

## 20.1.72 SCB0\_INTR\_TX (continued)

6	UNDERFLOW	<p>Attempt to read from an empty TX FIFO. This happens when the IP is ready to transfer data and EMPTY is '1'.</p> <p>Only used in FIFO mode. Default Value: 0</p>
5	OVERFLOW	<p>Attempt to write to a full TX FIFO.</p> <p>Only used in FIFO mode. Default Value: 0</p>
4	EMPTY	<p>TX FIFO is empty; i.e. it has 0 entries.</p> <p>Only used in FIFO mode. Default Value: 0</p>
1	NOT_FULL	<p>TX FIFO is not full. Dependent on CTRL.BYTE_MODE:            BYTE_MODE is '0': # entries != FF_DATA_NR/2.            BYTE_MODE is '1': # entries != FF_DATA_NR.</p> <p>Only used in FIFO mode. Default Value: 0</p>
0	TRIGGER	<p>Less entries in the TX FIFO than the value specified by TX_FIFO_CTRL.</p> <p>Only used in FIFO mode. Default Value: 0</p>

## 20.1.73 SCB0\_INTR\_TX\_SET

Transmitter interrupt set request register

Address: 0x40070F84

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	RW1S	None		RW1S	RW1S
HW Access	A	A	A	A	None		A	A
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	EMPTY	None [3:2]		NOT_FULL	TRIGGER

  

Bits	15	14	13	12	11	10	9	8
SW Access	None					RW1S	RW1S	RW1S
HW Access	None					A	A	A
Name	None [15:11]					UART_ARB_LOST	UART_DONE	UART_NACK

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
10	UART_ARB_LOST	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
9	UART_DONE	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
8	UART_NACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
7	BLOCKED	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
6	UNDERFLOW	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
5	OVERFLOW	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
4	EMPTY	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

**20.1.73 SCB0\_INTR\_TX\_SET** (continued)

1	NOT_FULL	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	TRIGGER	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

## 20.1.74 SCB0\_INTR\_TX\_MASK

Transmitter interrupt mask register.

Address: 0x40070F88

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	None		RW	RW
HW Access	R	R	R	R	None		R	R
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	EMPTY	None [3:2]		NOT_FULL	TRIGGER

  

Bits	15	14	13	12	11	10	9	8
SW Access	None					RW	RW	RW
HW Access	None					R	R	R
Name	None [15:11]					UART_ARB_LOST	UART_DONE	UART_NACK

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
10	UART_ARB_LOST	Mask bit for corresponding bit in interrupt request register. Default Value: 0
9	UART_DONE	Mask bit for corresponding bit in interrupt request register. Default Value: 0
8	UART_NACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
7	BLOCKED	Mask bit for corresponding bit in interrupt request register. Default Value: 0
6	UNDERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0
5	OVERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0
4	EMPTY	Mask bit for corresponding bit in interrupt request register. Default Value: 0

**20.1.74 SCB0\_INTR\_TX\_MASK** (continued)

1	NOT_FULL	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TRIGGER	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 20.1.75 SCB0\_INTR\_TX\_MASKED

Transmitter interrupt masked request register

Address: 0x40070F8C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	None		R	R
HW Access	W	W	W	W	None		W	W
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	EMPTY	None [3:2]		NOT_FULL	TRIGGER

Bits	15	14	13	12	11	10	9	8
SW Access	None					R	R	R
HW Access	None					W	W	W
Name	None [15:11]					UART_ARB_LOST	UART_DONE	UART_NACK

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
10	UART_ARB_LOST	Logical and of corresponding request and mask bits. Default Value: 0
9	UART_DONE	Logical and of corresponding request and mask bits. Default Value: 0
8	UART_NACK	Logical and of corresponding request and mask bits. Default Value: 0
7	BLOCKED	Logical and of corresponding request and mask bits. Default Value: 0
6	UNDERFLOW	Logical and of corresponding request and mask bits. Default Value: 0
5	OVERFLOW	Logical and of corresponding request and mask bits. Default Value: 0
4	EMPTY	Logical and of corresponding request and mask bits. Default Value: 0

**20.1.75 SCB0\_INTR\_TX\_MASKED** (continued)

1	NOT_FULL	Logical and of corresponding request and mask bits. Default Value: 0
0	TRIGGER	Logical and of corresponding request and mask bits. Default Value: 0

## 20.1.76 SCB0\_INTR\_RX

Receiver interrupt request register.

Address: 0x40070FC0

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	None	RW1C	RW1C	None	RW1C
HW Access	RW1S	RW1S	RW1S	None	RW1S	RW1S	None	RW1S
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	None	FULL	NOT_EMPTY	None	TRIGGER

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW1C	RW1C	RW1C	RW1C
HW Access	None				RW1S	RW1S	RW1S	RW1S
Name	None [15:12]				BREAK_DETECT	BAUD_DETECT	PARITY_ERROR	FRAME_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	BREAK_DETECT	Break detection is successful: the line is '0' for UART_RX_CTRL.BREAK_WIDTH + 1 bit period. Can occur at any time to address unanticipated break fields; i.e. "break-in-data" is supported. This feature is supported for the UART standard and LIN submodes. For the UART standard submodes, ongoing receipt of data frames is NOT affected; i.e. Firmware is expected to take the proper action. For the LIN submode, possible ongoing receipt of a data frame is stopped and the (partially) received data frame is dropped and baud rate detection is started. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
10	BAUD_DETECT	LIN baudrate detection is completed. The receiver software uses the UART_RX_STATUS.BR_COUNTER value to set the right IP clock (from the programmable clock IP) to guarantee successful receipt of the first LIN data frame (Protected Identifier Field) after the synchronization byte. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0

## 20.1.76 SCB0\_INTR\_RX (continued)

9	PARITY_ERROR	<p>Parity error in received data frame. Set to '1', when event is detected. Write with '1' to clear bit. If UART_RX_CTL.DROP_ON_PARITY_ERROR is '1', the received frame is dropped. If UART_RX_CTL.DROP_ON_PARITY_ERROR is '0', the received frame is send to the RX FIFO. In SmartCard submode, negatively acknowledged data frames generate a parity error. Note that Firmware can only identify the erroneous data frame in the RX FIFO if it is fast enough to read the data frame before the hardware writes a next data frame into the RX FIFO.</p> <p>Default Value: 0</p>
8	FRAME_ERROR	<p>Frame error in received data frame. Set to '1', when event is detected. Write with '1' to clear bit. This can be either a start or stop bit(s) error:</p> <p>Start bit error: after the detection of the beginning of a start bit period (RX line changes from '1' to '0'), the middle of the start bit period is sampled erroneously (RX line is '1'). Note: a start bit error is detected BEFORE a data frame is received.</p> <p>Stop bit error: the RX line is sampled as '0', but a '1' was expected. Note: a stop bit error may result in failure to receive successive data frame(s). Note: a stop bit error is detected AFTER a data frame is received.</p> <p>A stop bit error is detected after a data frame is received, and the UART_RX_CTL.DROP_ON_FRAME_ERROR field specifies whether the received frame is dropped or send to the RX FIFO. If UART_RX_CTL.DROP_ON_FRAME_ERROR is '1', the received data frame is dropped. If UART_RX_CTL.DROP_ON_FRAME_ERROR is '0', the received data frame is send to the RX FIFO. Note that Firmware can only identify the erroneous data frame in the RX FIFO if it is fast enough to read the data frame before the hardware writes a next data frame into the RX FIFO; i.e. the RX FIFO does not have error flags to tag erroneous data frames.</p> <p>Default Value: 0</p>
7	BLOCKED	<p>AHB-Lite read transfer can not get access to the EZ memory (EZ_DATA accesses), due to an externally clocked EZ access. This may happen when STATUS.EC_BUSY is '1'.</p> <p>Default Value: 0</p>
6	UNDERFLOW	<p>Attempt to read from an empty RX FIFO.</p> <p>Only used in FIFO mode.</p> <p>Default Value: 0</p>
5	OVERFLOW	<p>Attempt to write to a full RX FIFO. Note: in I2C mode, the OVERFLOW is set when a data frame is received and the RX FIFO is full, independent of whether it is ACK'd or NACK'd.</p> <p>Only used in FIFO mode.</p> <p>Default Value: 0</p>
3	FULL	<p>RX FIFO is full. Note that received data frames are lost when the RX FIFO is full. Dependent on CTRL.BYTE_MODET:</p> <p>BYTE_MODE is '0': # entries == FF_DATA_NR/2.</p> <p>BYTE_MODE is '1': # entries == FF_DATA_NR.</p> <p>Only used in FIFO mode.</p> <p>Default Value: 0</p>
2	NOT_EMPTY	<p>RX FIFO is not empty.</p> <p>Only used in FIFO mode.</p> <p>Default Value: 0</p>
0	TRIGGER	<p>More entries in the RX FIFO than the value specified by TRIGGER_LEVEL in SCB_RX_FIFO_CTL.</p> <p>Only used in FIFO mode.</p> <p>Default Value: 0</p>

## 20.1.77 SCB0\_INTR\_RX\_SET

Receiver interrupt set request register.

Address: 0x40070FC4

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	None	RW1S	RW1S	None	RW1S
HW Access	A	A	A	None	A	A	None	A
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	None	FULL	NOT_EMPTY	None	TRIGGER

  

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW1S	RW1S	RW1S	RW1S
HW Access	None				A	A	A	A
Name	None [15:12]				BREAK_DETECT	BAUD_DETECT	PARITY_ERROR	FRAME_ERROR

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	BREAK_DETECT	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
10	BAUD_DETECT	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
9	PARITY_ERROR	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
8	FRAME_ERROR	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
7	BLOCKED	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
6	UNDERFLOW	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
5	OVERFLOW	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0

**20.1.77 SCB0\_INTR\_RX\_SET** (continued)

3	FULL	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
2	NOT_EMPTY	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
0	TRIGGER	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

## 20.1.78 SCB0\_INTR\_RX\_MASK

Receiver interrupt mask register.

Address: 0x40070FC8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	None	RW	RW	None	RW
HW Access	R	R	R	None	R	R	None	R
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	None	FULL	NOT_EMPTY	None	TRIGGER

  

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [15:12]				BREAK_DETECT	BAUD_DETECT	PARITY_ERROR	FRAME_ERROR

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	BREAK_DETECT	Mask bit for corresponding bit in interrupt request register. Default Value: 0
10	BAUD_DETECT	Mask bit for corresponding bit in interrupt request register. Default Value: 0
9	PARITY_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
8	FRAME_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
7	BLOCKED	Mask bit for corresponding bit in interrupt request register. Default Value: 0
6	UNDERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0
5	OVERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0

**20.1.78 SCB0\_INTR\_RX\_MASK** (continued)

3	FULL	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	NOT_EMPTY	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TRIGGER	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 20.1.79 SCB0\_INTR\_RX\_MASKED

Receiver interrupt masked request register

Address: 0x40070FCC

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	None	R	R	None	R
HW Access	W	W	W	None	W	W	None	W
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	None	FULL	NOT_EMPTY	None	TRIGGER

Bits	15	14	13	12	11	10	9	8
SW Access	None				R	R	R	R
HW Access	None				W	W	W	W
Name	None [15:12]				BREAK_DETECT	BAUD_DETECT	PARITY_ERROR	FRAME_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	BREAK_DETECT	Logical and of corresponding request and mask bits. Default Value: 0
10	BAUD_DETECT	Logical and of corresponding request and mask bits. Default Value: 0
9	PARITY_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
8	FRAME_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
7	BLOCKED	Logical and of corresponding request and mask bits. Default Value: 0
6	UNDERFLOW	Logical and of corresponding request and mask bits. Default Value: 0
5	OVERFLOW	Logical and of corresponding request and mask bits. Default Value: 0

**20.1.79 SCB0\_INTR\_RX\_MASKED** (continued)

3	FULL	Logical and of corresponding request and mask bits. Default Value: 0
2	NOT_EMPTY	Logical and of corresponding request and mask bits. Default Value: 0
0	TRIGGER	Logical and of corresponding request and mask bits. Default Value: 0

## 20.1.80 SCB1\_CTRL

Generic control register.

Address: 0x40080000

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				OVS [3:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [15:12]				BYTE_MODE	EZ_MODE	EC_OP_MODE	EC_AM_MODE
Bits	23	22	21	20	19	18	17	16
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [23:18]						BLOCK	ADDR_ACCEPT
Bits	31	30	29	28	27	26	25	24
SW Access	RW	None					RW	
HW Access	R	None					R	
Name	ENABLED	None [30:26]					MODE [25:24]	

Bits	Name	Description
31	ENABLED	<p>IP enabled ('1') or not ('0'). The proper order in which to initialize the IP is as follows:</p> <ul style="list-style-type: none"> <li>- Program protocol specific information using SPI_CTRL, UART_CTRL (and UART_TX_CTRL and UART_RX_CTRL) or I2C_CTRL. This includes selection of a submode, master/slave functionality and transmitter/receiver functionality when applicable.</li> <li>- Program generic transmitter (TX_CTRL) and receiver (RX_CTRL) information. This includes enabling of the transmitter and receiver functionality.</li> <li>- Program transmitter FIFO (TX_FIFO_CTRL) and receiver FIFO (RX_FIFO_CTRL) information.</li> <li>- Program CTRL to enable IP, select the specific operation mode and oversampling factor.</li> </ul> <p>When the IP is enabled, no control information should be changed. Changes should be made AFTER disabling the IP, e.g. to modify the operation mode (from I2C to SPI) or to go from externally to internally clocked. The change takes effect after the IP is re-enabled. Note that disabling the IP will cause re-initialization of the design and associated state is lost (e.g. FIFO content). Default Value: 0</p>
25 : 24	MODE	<p>Mode of operation (3: Reserved) Default Value: 3</p> <p><b>0x0: I2C:</b> Inter-Integrated Circuits (I2C) mode.</p>

## 20.1.80 SCB1\_CTRL (continued)

### 0x1: SPI:

Serial Peripheral Interface (SPI) mode.

### 0x2: UART:

Universal Asynchronous Receiver/Transmitter (UART) mode.

17	BLOCK	<p>Only used in externally clocked mode. If the externally clocked logic and the MMIO SW accesses to EZ memory coincide/collide, this bit determines whether a SW access should block and result in bus wait states ('BLOCK is 1') or not ('BLOCK is 0'). IF BLOCK is 0 and the accesses collide, MMIO read operations return 0xffff:ffff and MMIO write operations are ignored. Colliding accesses are registered as interrupt causes: field BLOCKED of MMIO registers INTR_TX and INTR_RX.</p> <p>Default Value: 0</p>
16	ADDR_ACCEPT	<p>Determines whether a received matching address is accepted in the RX FIFO ('1') or not ('0').</p> <p>In I2C mode, this field is used to allow the slave to put the received slave address or general call address in the RX FIFO. Note that a received matching address is put in the RX FIFO when ADDR_ACCEPT is '1' for both I2C read and write transfers.</p> <p>In multi-processor UART receiver mode, this field is used to allow the receiver to put the received address in the RX FIFO. Note: non-matching addresses are never put in the RX FIFO.</p> <p>Default Value: 0</p>
11	BYTE_MODE	<p>Determines the number of bits per FIFO data element:</p> <p>'0': 16-bit FIFO data elements.</p> <p>'1': 8-bit FIFO data elements. This mode doubles the amount of FIFO entries, but TX_CTRL.DATA_WIDTH and RX_CTRL.DATA_WIDTH are restricted to [0, 7].</p> <p>Default Value: 0</p>
10	EZ_MODE	<p>Non EZ mode ('0') or EZ mode ('1'). In EZ mode, a meta protocol is applied to the serial interface protocol. This meta protocol adds meaning to the data frames transferred by the serial interface protocol: a data frame can represent a memory address, a write memory data element or a read memory data element. EZ mode is only used for synchronous serial interface protocols: SPI and I2C. In SPI mode, only Motorola submode (all Motorola modes: 0, 1, 2, 3) is supported and the transmitter should use continuous data frames; i.e. data frames not separated by slave deselection. This mode is only applicable to slave functionality. In EZ mode, the slave can read from and write to an addressable memory structure of 32 bytes. In EZ mode, data frames should 8-bit in size and should be transmitted and received with the Most Significant Bit (MSB) first.</p> <p>In UART mode this field should be '0'.</p> <p>Default Value: 0</p>
9	EC_OP_MODE	<p>Internally clocked mode ('0') or externally clocked mode ('1') operation. In internally clocked mode, the serial interface protocols run off the peripheral clock. In externally clocked mode, the serial interface protocols run off the clock as provided by the serial interface. Externally clocked operation mode is only used for synchronous serial interface protocols (SPI and I2C) in slave mode AND EZ mode. In SPI mode, only Motorola submode (all Motorola modes: 0, 1, 2, 3) is supported. The maximum SPI slave, EZ mode bitrate is 48 Mbps (transmission and IO delays outside the IP will degrade the effective bitrate).</p> <p>In UART mode this field should be '0'.</p> <p>Default Value: 0</p>

## 20.1.80 SCB1\_CTRL (continued)

8	EC_AM_MODE	<p>Internally clocked mode ('0') or externally clocked mode ('1') address matching (I2C) or selection (SPI). In internally clocked mode, the serial interface protocols run off the peripheral clock. In externally clocked mode, the serial interface protocols run off the clock as provided by the serial interface. Externally clocked mode is only used for synchronous serial interface protocols (SPI and I2C) in slave mode. In SPI mode, only Motorola submode (all Motorola modes: 0, 1, 2, 3) is supported.</p> <p>In UART mode this field should be '0'.  Default Value: 0</p>
---	------------	--

## 20.1.80 SCB1\_CTRL (continued)

3 : 0 OVS

Serial interface bit period oversampling factor expressed in IP clock cycles. Used for SPI and UART functionality.  $OVS + 1$  IP clock cycles constitute a single serial interface clock/bit cycle. The IP clock is provided by the programmable clock IP. This field is NOT used in externally clocked mode. If OVS is odd, the oversampling factor is even and the first and second phase of the interface clock period are the same. If OVS is even, the oversampling factor is odd and the first phase of the interface clock period is 1 peripheral clock cycle longer than the second phase of the interface clock period.

In SPI master mode, the valid range is [3, 15]. At an IP frequency of 48 MHz, the maximum IP bit rate is 12 Mbps. The effective system bit rate is dependent on the external SPI slave that we communicate with. If the SPI output clock "spi\_clk\_out" to SPI MISO input "spi\_miso\_in" round trip delay is introducing significant delays (multiple "spi\_clk\_out" cycles), it may be necessary to increase OVS and/or to set SPI\_CTRL.LATE\_MISO\_SAMPLE to '1' to achieve the maximum possible system bit rate. The maximum IP bit rate of 12 Mbps provides an IP centric perspective, assuming ideal (0 ns) IO cell and routing (chip and board) delay. The required IP clock/IF clock ratio increases and the calculated maximum bit rate decreases, when realistic chip and routing delays are taken into account.

In SPI slave mode, the OVS field is NOT used. However, there is a frequency requirement for the IP clock wrt. the interface (IF) clock to guarantee functional correct behavior. This requirement is expressed as a ratio: IP clock/IF clock. The ratio is dependent on the setting of RX\_CTRL.MEDIAN and the external SPI master's capability to support "late MISO sample" functionality (similar to our SPI master functionality represented by SPI\_CTRL.LATE\_MISO\_SAMPLE):

- MEDIAN is '0' and external SPI master has NO "late MISO sample functionality": IP clock/IF clock  $\geq 6$ . At a IP frequency of 48 MHz, the maximum bit rate is 8 Mbps.
- MEDIAN is '0' and external SPI master has "late MISO sample functionality": IP clock/IF clock  $\geq 3$ . At a IP frequency of 48 MHz, the maximum bit rate is 16 Mbps.
- MEDIAN is '1' and external SPI master has NO "late MISO sample functionality": IP clock/IF clock  $\geq 8$ . At a IP frequency of 48 MHz, the maximum bit rate is 6 Mbps.
- MEDIAN is '1' and external SPI master has "late MISO sample functionality": IP clock/IF clock  $\geq 4$ . At a IP frequency of 48 MHz, the maximum bit rate is 12 Mbps.

The maximum bit rates provide an IP centric perspective, assuming ideal (0 ns) IO cell and routing (chip and board) delay. The required IP clock/IF clock ratio increases and the calculated maximum bit rate decreases, when realistic chip and routing delays are taken into account.

In UART standard submode (including LIN), the valid range is [7, 15]. In UART SmartCard submode, the valid range is [7, 15].

In UART TX IrDA submode this field indirectly specifies the oversampling. The oversampling determines the interface clock/bit cycle and the width of the pulse. Only normal transmission mode is supported, the pulse is roughly 3/16 of the bit period (for all bit rates). There is only one valid OVS value:

- 0: 16 times oversampling.
  - IP clock frequency of  $16 \times 115.2$  KHz for 115.2 Kbps.
  - IP clock frequency of  $16 \times 57.6$  KHz for 57.6 Kbps.
  - IP clock frequency of  $16 \times 38.4$  KHz for 38.4 Kbps.
  - IP clock frequency of  $16 \times 19.2$  KHz for 19.2 Kbps.
  - IP clock frequency of  $16 \times 9.6$  KHz for 9.6 Kbps.
  - IP clock frequency of  $16 \times 2.4$  KHz for 2.4 Kbps.
  - IP clock frequency of  $16 \times 1.2$  KHz for 1.2 Kbps.
- all other values are not used in normal mode.

In UART RX IrDA submode (1.2, 2.4, 9.6, 19.2, 38.4, 57.6 and 115.2 Kbps) this field indirectly specifies the oversampling. The oversampling determines the interface clock/bit cycle and the width of the pulse. In normal transmission mode, this pulse is roughly 3/16 of the bit period (for all bit rates). In low power transmission mode, this pulse is potentially smaller (down to 1.62 us typical and 1.41 us minimal) than 3/16 of the bit period (for < 115.2 Kbps bitrates). Pulse widths greater or equal than two IP clock cycles are guaranteed to be detected by the receiver. Pulse widths less than two IP clock cycles and greater or equal than one IP clock cycle may be detected by the receiver. Pulse widths less than one IP clock cycle will not be detected by the receiver.

RX\_CTRL.MEDIAN should be set to '1' for IrDA receiver functionality. The IP clock (as provided by the programmable clock IP) and the oversampling together determine the IrDA bitrate. Normal mode, OVS field values (with the required IP clock frequency):

- 0: 16 times oversampling.
  - IP clock frequency of  $16 \times 115.2$  KHz for 115.2 Kbps.

## 20.1.81 SCB1\_STATUS

Generic status register.

Address: 0x40080004

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access	None							W
Name	None [7:1]							EC_BUSY

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
0	EC_BUSY	Indicates whether the externally clocked logic is potentially accessing the EZ memory (this is only possible in EZ mode). This bit can be used by SW to determine whether it is safe to issue a SW access to the EZ memory (without bus wait states (a blocked SW access) or bus errors being generated). Note that the INTR_TX.BLOCKED and INTR_RX.BLOCKED interrupt causes are used to indicate whether a SW access was actually blocked by externally clocked logic. Default Value: Undefined

## 20.1.82 SCB1\_SPI\_CTRL

SPI control register.

Address: 0x40080020

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW	RW	RW	RW	RW	RW
HW Access	None		R	R	R	R	R	R
Name	None [7:6]		SCLK_CONTINUOUS	LATE_MISO_SAMPLE	CPOL	CPHA	SELECT_P RECEDE	CONTINUOUS

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [15:12]				SSEL_POL ARITY3	SSEL_POL ARITY2	SSEL_POL ARITY1	SSEL_POL ARITY0

Bits	23	22	21	20	19	18	17	16
SW Access	None							RW
HW Access	None							R
Name	None [23:17]							LOOPBACK

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None			RW		RW	
HW Access	R	None			R		R	
Name	MASTER_MODE	None [30:28]			SLAVE_SELECT [27:26]		MODE [25:24]	

Bits	Name	Description
31	MASTER_MODE	Master ('1') or slave ('0') mode. In master mode, transmission will commence on availability of data frames in the TX FIFO. In slave mode, when selected and there is no data frame in the TX FIFO, the slave will transmit all '1's. In both master and slave modes, received data frames will be lost if the RX FIFO is full. Default Value: 0
27 : 26	SLAVE_SELECT	Selects one of the four outgoing SPI slave select signals: - 0: Slave 0, SPI_SELECT[0]. - 1: Slave 1, SPI_SELECT[1]. - 2: Slave 2, SPI_SELECT[2]. - 3: Slave 3, SPI_SELECT[3]. Only used in master mode. The IP should be disabled when changes are made to this field. Default Value: 0
25 : 24	MODE	Submode of SPI operation (3: Reserved). Default Value: 3

## 20.1.82 SCB1\_SPI\_CTRL (continued)

### 0x0: SPI\_MOTOROLA:

SPI Motorola submode. In master mode, when not transmitting data (SELECT is inactive), SCLK is stable at CPOL. In slave mode, when not selected, SCLK is ignored; i.e. it can be either stable or clocking. In master mode, when there is no data to transmit (TX FIFO is empty), SELECT is inactive.

### 0x1: SPI\_TI:

SPI Texas Instruments submode. In master mode, when not transmitting data, SCLK is stable at '0'. In slave mode, when not selected, SCLK is ignored; i.e. it can be either stable or clocking. In master mode, when there is no data to transmit (TX FIFO is empty), SELECT is inactive; i.e. no pulse is generated.

### 0x2: SPI\_NS:

SPI National Semiconductors submode. In master mode, when not transmitting data, SCLK is stable at '0'. In slave mode, when not selected, SCLK is ignored; i.e. it can be either stable or clocking. In master mode, when there is no data to transmit (TX FIFO is empty), SELECT is inactive.

16	LOOPBACK	Local loopback control (does NOT affect the information on the pins). Only used in master mode. Not used in National Semiconductors submode. '0': the SPI master MISO line "spi_miso_in" is connected to the SPI MISO pin. '1': the SPI master MISO line "spi_miso_in" is connected to the SPI master MOSI line "spi_mosi_out". In other words, in loopback mode the SPI master receives on MISO what it transmits on MOSI. Default Value: 0
11	SSEL_POLARITY3	Slave select polarity. SSEL_POLARITY3 applies to the outgoing SPI slave select signal 3 (master mode). Default Value: 0
10	SSEL_POLARITY2	Slave select polarity. SSEL_POLARITY2 applies to the outgoing SPI slave select signal 2 (master mode). Default Value: 0
9	SSEL_POLARITY1	Slave select polarity. SSEL_POLARITY1 applies to the outgoing SPI slave select signal 1 (master mode). Default Value: 0
8	SSEL_POLARITY0	Slave select polarity. SSEL_POLARITY0 applies to the outgoing SPI slave select signal 0 (master mode) and to the incoming SPI slave select signal (slave mode). For Motorola and National Semiconductors submodes: '0': slave select is low/'0' active. '1': slave select is high/'1' active. For Texas Instruments submode: '0': high/'1' active precede/coincide pulse. '1': low/'0' active precede/coincide pulse. Default Value: 0
5	SCLK_CONTINUOUS	Only applicable in master mode. '0': SCLK is generated, when the SPI master is enabled and data is transmitted. '1': SCLK is generated, when the SPI master is enabled. This mode is useful for slave devices that use SCLK for functional operation other than just SPI functionality. Default Value: 0

## 20.1.82 SCB1\_SPI\_CTRL (continued)

4	LATE_MISO_SAMPLE	<p>Changes the SCLK edge on which MISO is captured. Only used in master mode.</p> <p>When '0', the default applies (for Motorola as determined by CPOL and CPHA, for Texas Instruments on the falling edge of SCLK and for National Semiconductors on the rising edge of SCLK).</p> <p>When '1', the alternate clock edge is used (which comes half a SPI SCLK period later). Late sampling addresses the round trip delay associated with transmitting SCLK from the master to the slave and transmitting MISO from the slave to the master.</p> <p>Default Value: 0</p>
3	CPOL	<p>Indicates the clock polarity. Only used in SPI Motorola submode. This field, together with the CPHA field, indicates when MOSI data is driven and MISO data is captured:</p> <ul style="list-style-type: none"> <li>- CPOL is 0: SCLK is 0 when not transmitting data.</li> <li>- CPOL is 1: SCLK is 1 when not transmitting data.</li> </ul> <p>Default Value: 0</p>
2	CPHA	<p>Only applicable in SPI Motorola submode. Indicates the clock phase. This field, together with the CPOL field, indicates when MOSI data is driven and MISO data is captured:</p> <ul style="list-style-type: none"> <li>- Motorola mode 0. CPOL is 0, CPHA is 0: MOSI is driven on a falling edge of SCLK. MISO is captured on a rising edge of SCLK.</li> <li>- Motorola mode 1. CPOL is 0, CPHA is 1: MOSI is driven on a rising edge of SCLK. MISO is captured on a falling edge of SCLK.</li> <li>- Motorola mode 2. CPOL is 1, CPHA is 0: MOSI is driven on a rising edge of SCLK. MISO is captured on a falling edge of SCLK.</li> <li>- Motorola mode 3. CPOL is 1, CPHA is 1: MOSI is driven on a falling edge of SCLK. MISO is captured on a rising edge of SCLK.</li> </ul> <p>Default Value: 0</p>
1	SELECT_PRECEDE	<p>Only used in SPI Texas Instruments' submode.</p> <p>When '1', the data frame start indication is a pulse on the SELECT line that precedes the transfer of the first data frame bit.</p> <p>When '0', the data frame start indication is a pulse on the SELECT line that coincides with the transfer of the first data frame bit.</p> <p>Default Value: 0</p>
0	CONTINUOUS	<p>Continuous SPI data transfers enabled ('1') or not ('0'). This field is used in master mode. In slave mode, both continuous and non-continuous SPI data transfers are supported independent of this field.</p> <p>When continuous transfers are enabled individual data frame transfers are not necessarily separated by slave deselection (as indicated by the level or pulse on the SELECT line): if the TX FIFO has multiple data frames, data frames are sent out without slave deselection.</p> <p>When continuous transfers are not enabled individual data frame transfers are always separated by slave deselection: independent of the availability of TX FIFO data frames, data+G65 frames are sent out with slave deselection.</p> <p>Default Value: 0</p>

## 20.1.83 SCB1\_SPI\_STATUS

SPI status register.

Address: 0x40080024

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						R	R
HW Access	None						W	W
Name	None [7:2]						SPI_EC_BUSY	BUS_BUSY

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	CURR_EZ_ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	W							
Name	BASE_EZ_ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 16	BASE_EZ_ADDR	SPI base EZ address. Address as provided by a SPI write transfer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable, as clock domain synchronization is not performed in the design. Default Value: Undefined
15 : 8	CURR_EZ_ADDR	SPI current EZ address. Current address pointer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable (during an ongoing transfer when SPI_EC_BUSY is '1'), as clock domain synchronization is not performed in the design. Default Value: Undefined
1	SPI_EC_BUSY	Indicates whether the externally clocked logic is potentially accessing the EZ memory and/or updating BASE_ADDR or CURR_ADDR (this is only possible in EZ mode). This bit can be used by SW to determine whether BASE_ADDR and CURR_ADDR are reliable. Default Value: Undefined
0	BUS_BUSY	SPI bus is busy. The bus is considered busy ('1') during an ongoing transaction. For Motorola and National submodes, the busy bit is '1', when the slave selection (low active) is activated. For TI submode, the busy bit is '1' from the time the preceding/coinciding slave select (high active) is activated for the first transmitted data frame, till the last MOSI/MISO bit of the last data frame is transmitted. Default Value: Undefined

## 20.1.84 SCB1\_UART\_CTRL

UART control register.

Address: 0x40080040

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							RW
HW Access	None							R
Name	None [23:17]							LOOPBACK
Bits	31	30	29	28	27	26	25	24
SW Access	None						RW	
HW Access	None						R	
Name	None [31:26]						MODE [25:24]	

Bits	Name	Description
25 : 24	MODE	<p>Submode of UART operation (3: Reserved) Default Value: 3</p> <p><b>0x0: UART_STD:</b> Standard UART submode.</p> <p><b>0x1: UART_SMARTCARD:</b> SmartCard (ISO7816) submode. Support for negative acknowledgement (NACK) on the receiver side and retransmission on the transmitter side.</p> <p><b>0x2: UART_IRDA:</b> Infrared Data Association (IrDA) submode. Return to Zero modulation scheme. In this mode, the oversampling factor should be 16, that is OVS is 15.</p>
16	LOOPBACK	<p>Local loopback control (does NOT affect the information on the pins). When '0', the transmitter TX line "uart_tx_out" is connected to the TX pin and the receiver RX line "uart_rx_in" is connected to the RX pin. When '1', the transmitter TX line "uart_tx_out" is connected to the receiver RX line "uart_rx_in". A similar connections scheme is followed for "uart_rts_out" and "uart_cts_in".</p> <p>This allows a SCB UART transmitter to communicate with its receiver counterpart. Default Value: 0</p>

## 20.1.85 SCB1\_UART\_TX\_CTRL

UART transmitter control register.

Address: 0x40080044

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW	RW	None	RW		
HW Access	None		R	R	None	R		
Name	None [7:6]		PARITY_ENABLED	PARITY	None	STOP_BITS [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							RW
HW Access	None							R
Name	None [15:9]							RETRY_ON_NACK

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
8	RETRY_ON_NACK	When '1', a data frame is retransmitted when a negative acknowledgement is received. Only applicable to the SmartCard submode. Default Value: 0
5	PARITY_ENABLED	Parity generation enabled ('1') or not ('0'). Only applicable in standard UART submodes. In SmartCard submode, parity generation is always enabled through hardware. In IrDA submode, parity generation is always disabled through hardware Default Value: 0
4	PARITY	Parity bit. When '0', the transmitter generates an even parity. When '1', the transmitter generates an odd parity. Only applicable in standard UART and SmartCard submodes. Default Value: 0
2 : 0	STOP_BITS	Stop bits. STOP_BITS + 1 is the duration of the stop period in terms of halve bit periods. Valid range is [1, 7]; i.e. a stop period should last at least one bit period. Default Value: 2

## 20.1.86 SCB1\_UART\_RX\_CTRL

UART receiver control register.

Address: 0x40080048

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW	RW	RW	None	RW		
HW Access	None	R	R	R	None	R		
Name	None	POLARITY	PARITY_ENABLED	PARITY	None	STOP_BITS [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW	RW	None	RW	RW	RW
HW Access	None		R	R	None	R	R	R
Name	None [15:14]		SKIP_START	LIN_MODE	None	MP_MODE	DROP_ON_FRAME_ERROR	DROP_ON_PARITY_ERROR

  

Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				BREAK_WIDTH [19:16]			

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19 : 16	BREAK_WIDTH	<p>Break width. BREAK_WIDTH + 1 is the minimum width in bit periods of a break. During a break the transmitted/received line value is '0'. This feature is useful for standard UART submode and LIN submode ("break field" detection). Once, the break is detected, the INTR_RX.BREAK_DETECT bit is set to '1'. Note that break detection precedes baud rate detection, which is used to synchronize/refine the receiver clock to the transmitter clock. As a result, break detection operates with an unsynchronized/unrefined receiver clock. Therefore, the receiver's definition of a bit period is imprecise and the setting of this field should take this imprecision into account. The LIN standard also accounts for this imprecision: a LIN start bit followed by 8 data bits allows for up to 9 consecutive '0' bit periods during regular transmission, whereas the LIN break detection should be at least 13 consecutive '0' bit periods. This provides for a margin of 4 bit periods. Therefore, the default value of this field is set to 10, representing a minimal break field with of 10+1 = 11 bit periods; a value in between the 9 consecutive bit periods of a regular transmission and the 13 consecutive bit periods of a break field. This provides for slight imprecisions of the receiver clock wrt. the transmitter clock. There should not be a need to program this field to any value other than its default value.</p> <p>Default Value: 10</p>

## 20.1.86 SCB1\_UART\_RX\_CTRL (continued)

13	SKIP_START	<p>Only applicable in standard UART submode. When '1', the receiver skips start bit detection for the first received data frame. Instead, it synchronizes on the first received data frame bit, which should be a '1'. This functionality is intended for wake up from DeepSleep when receiving a data frame. The transition from idle ('1') to START ('0') on the RX line is used to wake up the CPU. The transition detection (and the associated wake up functionality) is performed by the GPIO2 IP. The woken up CPU will enable the SCB's UART receiver functionality. Once enabled, it is assumed that the START bit is ongoing (the CPU wakeup and SCB enable time should be less than the START bit period). The SCB will synchronize to a '0' to '1' transition, which indicates the first data frame bit is received (first data frame bit should be '1'). After synchronization to the first data frame bit, the SCB will resume normal UART functionality: subsequent data frames will be synchronized on the receipt of a START bit.</p> <p>Default Value: 0</p>
12	LIN_MODE	<p>Only applicable in standard UART submode. When '1', the receiver performs break detection and baud rate detection on the incoming data. First, break detection counts the amount of bit periods that have a line value of '0'. BREAK_WIDTH specifies the minum required amount of bit periods. Successful break detection sets the INTR_RX.BREAK_DETECT interrupt cause to '1'. Second, baud rate detection counts the amount of peripheral clock periods that are use to receive the synchronization byte (0x55; least significant bit first). The count is available through UART_RX_STATUS.BR_COUNTER. Successful baud rate detection sets the INTR_RX.BAUD_DETECT interrupt cause to '1' (BR_COUNTER is reliable). This functionality is used to synchronize/refine the receiver clock to the transmitter clock. The receiver software can use the BR_COUNTER value to set the right IP clock (from the programmable clock IP) to guarantee successful receipt of the first LIN data frame (Protected Identifier Field) after the synchronization byte.</p> <p>Default Value: 0</p>
10	MP_MODE	<p>Multi-processor mode. When '1', multi-processor mode is enabled. In this mode, RX_CTRL.DATA_WIDTH should indicate a 9-bit data frame. In multi-processor mode, the 9th received bit of a data frame separates addresses (bit is '1') from data (bit is '0'). A received address is matched with RX_MATCH.DATA and RX_MATCH.MASK. In the case of a match, subsequent received data are sent to the RX FIFO. In the case of NO match, subsequent received data are dropped.</p> <p>Default Value: 0</p>
9	DROP_ON_FRAME_ERR OR	<p>Behaviour when an error is detected in a start or stop period. When '0', received data is send to the RX FIFO. When '1', received data is dropped and lost.</p> <p>Default Value: 0</p>
8	DROP_ON_PARITY_ERR OR	<p>Behaviour when a parity check fails. When '0', received data is send to the RX FIFO. When '1', received data is dropped and lost. Only applicable in standard UART and SmartCard submodes (negatively acknowledged SmartCard data frames may be dropped with this field).</p> <p>Default Value: 0</p>
6	POLARITY	<p>Inverts incoming RX line signal "uart_rx_in". Inversion is after local loopback. This functionality is intended for IrDA receiver functionality.</p> <p>Default Value: 0</p>
5	PARITY_ENABLED	<p>Parity checking enabled ('1') or not ('0'). Only applicable in standard UART submode. In Smart-Card submode, parity checking is always enabled through hardware. In IrDA submode, parity checking is always disabled through hardware.</p> <p>Default Value: 0</p>
4	PARITY	<p>Parity bit. When '0', the receiver expects an even parity. When '1', the receiver expects an odd parity. Only applicable in standard UART and SmartCard submodes.</p> <p>Default Value: 0</p>

## 20.1.86 SCB1\_UART\_RX\_CTRL (continued)

2 : 0	STOP_BITS	<p>Stop bits. STOP_BITS + 1 is the duration of the stop period in terms of halve bit periods. Valid range is [1, 7]; i.e. a stop period should last at least one bit period. If STOP_BITS is '1', stop bits error detection is NOT performed. If STOP_BITS is in [2, 7], stop bits error detection is performed and the associated interrupt cause INTR_RX.FRAME_ERROR is set to '1' if an error is detected. In other words, the receiver supports data frames with a 1 bit period stop bit sequence, but requires at least 1.5 bit period stop bit sequences to detect errors. This limitation is due to possible transmitter and receiver clock skew that prevents the design from doing reliable stop bit detection for short (1 bit bit period) stop bit sequences. Note that in case of a stop bits error, the successive data frames may get lost as the receiver needs to resynchronize its start bit detection. The amount of lost data frames depends on both the amount of stop bits, the idle ('1') time between data frames and the data frame value.</p> <p>Default Value: 2</p>
-------	-----------	--

## 20.1.87 SCB1\_UART\_RX\_STATUS

UART receiver status register.

Address: 0x4008004C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	BR_COUNTER [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None				R			
HW Access	None				W			
Name	None [15:12]				BR_COUNTER [11:8]			

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11 : 0	BR_COUNTER	Amount of peripheral clock periods that constitute the transmission of a 0x55 data frame (sent least significant bit first) as determined by the receiver. BR_COUNTER / 8 is the amount of peripheral clock periods that constitute a bit period. This field has valid data when INTR_RX.BAUD_DETECT is set to '1'. Default Value: Undefined

## 20.1.88 SCB1\_UART\_FLOW\_CTRL

UART flow control register

Address: 0x40080050

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				TRIGGER_LEVEL [3:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							RW
HW Access	None							R
Name	None [23:17]							RTS_POLARITY
Bits	31	30	29	28	27	26	25	24
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [31:26]						CTS_ENABLED	CTS_POLARITY

Bits	Name	Description
25	CTS_ENABLED	<p>Enable use of CTS input signal "uart_cts_in" by the UART transmitter:</p> <p>'0': Disabled. The UART transmitter ignores "uart_cts_in", and transmits when a data frame is available for transmission in the TX FIFO or the TX shift register.</p> <p>'1': Enabled. The UART transmitter uses "uart_cts_in" to qualify the transmission of data. It transmits when "uart_cts_in" is active and a data frame is available for transmission in the TX FIFO or the TX shift register.</p> <p>If UART_CTRL.LOOPBACK is '1', "uart_cts_in" is connected to "uart_rts_out" in the IP (both signals are subjected to signal polarity changes are indicated by RTS_POLARITY and CTS_POLARITY).</p> <p>Default Value: 0</p>
24	CTS_POLARITY	<p>Polarity of the CTS input signal "uart_cts_in":</p> <p>'0': CTS is low/'0' active; "uart_cts_in" is '0' when active and "uart_cts_in" is '1' when inactive.</p> <p>'1': CTS is high/'1' active; "uart_cts_in" is '1' when active and "uart_cts_in" is '0' when inactive.</p> <p>Default Value: 0</p>

## 20.1.88 SCB1\_UART\_FLOW\_CTRL (continued)

16	RTS_POLARITY	<p>Polarity of the RTS output signal "uart_rts_out":</p> <p>'0': RTS is low/'0' active; "uart_rts_out" is '0' when active and "uart_rts_out" is '1' when inactive.</p> <p>'1': RTS is high/'1' active; "uart_rts_out" is '1' when active and "uart_rts_out" is '0' when inactive.</p> <p>During IP reset (Hibernate system power mode), "uart_rts_out" is '1'. This represents an inactive state assuming a low/'0' active polarity.</p> <p>Default Value: 0</p>
3 : 0	TRIGGER_LEVEL	<p>Trigger level. When the receiver FIFO has less entries than the amount of this field, a Ready To Send (RTS) output signal "uart_rts_out" is activated. By setting this field to "0", flow control is effectively SW disabled (may be useful for debug purposes).</p> <p>Default Value: 0</p>

## 20.1.89 SCB1\_I2C\_CTRL

I2C control register.

Address: 0x40080060

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW				RW			
HW Access	R				R			
Name	LOW_PHASE_OVS [7:4]				HIGH_PHASE_OVS [3:0]			

Bits	15	14	13	12	11	10	9	8
SW Access	RW	RW	RW	RW	RW	None	RW	RW
HW Access	R	R	R	R	R	None	R	R
Name	S_NOT_READY_DATA_NACK	S_NOT_READY_ADDR_NACK	S_READY_DATA_ACK	S_READY_ADDR_ACK	S_GENERAL_IGNORE	None	M_NOT_READY_DATA_NACK	M_READY_DATA_ACK

Bits	23	22	21	20	19	18	17	16
SW Access	None							RW
HW Access	None							R
Name	None [23:17]							LOOPBACK

Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	None					
HW Access	R	R	None					
Name	MASTER_MODE	SLAVE_MODE	None [29:24]					

Bits	Name	Description
31	MASTER_MODE	Master mode enabled ('1') or not ('0'). Note that both master and slave modes can be enabled at the same time. This allows the IP to address itself. Default Value: 0
30	SLAVE_MODE	Slave mode enabled ('1') or not ('0'). Default Value: 0
16	LOOPBACK	Local loopback control (does NOT affect the information on the pins). Only applicable in master/slave mode. When '0', the I2C SCL and SDA lines are connected to the I2C SCL and SDA pins. When '1', I2C SCL and SDA lines are routed internally in the peripheral, and as a result unaffected by other I2C devices. This allows a SCB I2C peripheral to address itself. Default Value: 0
15	S_NOT_READY_DATA_NACK	For internally clocked logic only. Only used when: - non EZ mode. Functionality is as follows: - 1: a received data element byte the slave is immediately NACK'd when the receiver FIFO is full. - 0: clock stretching is performed (till the receiver FIFO is no longer full). Default Value: 1

## 20.1.89 SCB1\_I2C\_CTRL (continued)

14	S_NOT_READY_ADDR_NACK	<p>For internally clocked logic (EC_AM is '0' and EC_OP is '0') on an address match or general call address (and S_GENERAL_IGNORE is '0'). Only used when:</p> <ul style="list-style-type: none"> <li>- EC_AM is '0', EC_OP is '0' and non EZ mode.</li> </ul> <p>Functionality is as follows:</p> <ul style="list-style-type: none"> <li>- 1: a received (matching) slave address is immediately NACK'd when the receiver FIFO is full.</li> <li>- 0: clock stretching is performed (till the receiver FIFO is no longer full).</li> </ul> <p>For externally clocked logic (EC_AM is '1') on an address match or general call address (and S_GENERAL_IGNORE is '0'). Only used when (NOT used when EC_AM is '1' and EC_OP is '1' and address match and EZ mode):</p> <ul style="list-style-type: none"> <li>- EC_AM is '1' and EC_OP is '0'.</li> <li>- EC_AM is '1' and general call address match.</li> <li>- EC_AM is '1' and non EZ mode.</li> </ul> <p>Functionality is as follows:</p> <ul style="list-style-type: none"> <li>- 1: a received (matching or general) slave address is always immediately NACK'd. There are two possibilities: 1). the internally clocked logic is enabled (we are in Active system power mode) and it handles the rest of the current transfer. In this case the I2C master will not observe the NACK. 2). the internally clocked logic is not enabled (we are in DeepSleep system power mode). In this case the I2C master will observe the NACK and may retry the transfer in the future (which gives the internally clocked logic the time to wake up from DeepSleep system power mode).</li> <li>- 0: clock stretching is performed (till the internally clocked logic takes over). The internally clocked logic will handle the ongoing transfer as soon as it is enabled.</li> </ul> <p>Default Value: 1</p>
13	S_READY_DATA_ACK	<p>When '1', a received data element by the slave is immediately ACK'd when the receiver FIFO is not full. In EZ mode, this field should be set to '1'.</p> <p>Default Value: 1</p>
12	S_READY_ADDR_ACK	<p>When '1', a received (matching) slave address is immediately ACK'd when the receiver FIFO is not full. In EZ mode, this field should be set to '1'.</p> <p>Default Value: 1</p>
11	S_GENERAL_IGNORE	<p>When '1', a received general call slave address is immediately NACK'd (no ACK or clock stretching) and treated as a non matching slave address. This is useful for slaves that do not need any data supplied within the general call structure.</p> <p>Default Value: 1</p>
9	M_NOT_READY_DATA_NACK	<p>When '1', a received data element byte the master is immediately NACK'd when the receiver FIFO is full. When '0', clock stretching is used instead (till the receiver FIFO is no longer full).</p> <p>Default Value: 1</p>
8	M_READY_DATA_ACK	<p>When '1', a received data element by the master is immediately ACK'd when the receiver FIFO is not full.</p> <p>Default Value: 1</p>
7 : 4	LOW_PHASE_OVS	<p>Serial I2C interface low phase oversampling factor. LOW_PHASE_OVS + 1 peripheral clock periods constitute the low phase of a bit period. The valid range is [7, 15] with input signal median filtering and [6, 15] without input signal median filtering.</p> <p>The field is only used in master mode. In slave mode, the field is NOT used. However, there is a frequency requirement for the IP clock wrt. the regular (no stretching) interface (IF) low time to guarantee functional correct behavior. With input signal median filtering, the IF low time should be <math>\geq 8</math> IP clock cycles and <math>\leq 16</math> IP clock cycles. Without input signal median filtering, the IF low time should be <math>\geq 7</math> IP clock cycles and <math>\leq 16</math> IP clock cycles.</p> <p>Default Value: 8</p>

## 20.1.89 SCB1\_I2C\_CTRL (continued)

3 : 0	HIGH_PHASE_OVS	<p>Serial I2C interface high phase oversampling factor. HIGH_PHASE_OVS + 1 peripheral clock periods constitute the high phase of a bit period. The valid range is [5, 15] with input signal median filtering and [4, 15] without input signal median filtering.</p> <p>The field is only used in master mode. In slave mode, the field is NOT used. However, there is a frequency requirement for the IP clock wrt. the regular interface (IF) high time to guarantee functional correct behavior. With input signal median filtering, the IF high time should be <math>\geq 6</math> IP clock cycles and <math>\leq 16</math> IP clock cycles. Without input signal median filtering, the IF high time should be <math>\geq 5</math> IP clock cycles and <math>\leq 16</math> IP clock cycles.</p> <p>Default Value: 8</p>
-------	----------------	---

## 20.1.90 SCB1\_I2C\_STATUS

I2C status register.

Address: 0x40080064

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		R	R	None		R	R
HW Access	None		W	W	None		W	W
Name	None [7:6]		M_READ	S_READ	None [3:2]		I2C_EC_BUSY	BUS_BUSY

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	CURR_EZ_ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	W							
Name	BASE_EZ_ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 16	BASE_EZ_ADDR	I2C slave base EZ address. Address as provided by an I2C write transfer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable, as clock domain synchronization is not performed in the design. Default Value: Undefined
15 : 8	CURR_EZ_ADDR	I2C slave current EZ address. Current address pointer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable (during an ongoing transfer when I2C_EC_BUSY is '1'), as clock domain synchronization is not performed in the design. Default Value: Undefined
5	M_READ	I2C master read transfer ('1') or I2C master write transfer ('0'). When the I2C master is inactive/ idle or transmitting START, REPEATED START, STOP or an address, this field is '0'. Default Value: 0
4	S_READ	I2C slave read transfer ('1') or I2C slave write transfer ('0'). When the I2C slave is inactive/idle or receiving START, REPEATED START, STOP or an address, this field is '0'. Default Value: 0

## 20.1.90 SCB1\_I2C\_STATUS (continued)

1	I2C_EC_BUSY	<p>Indicates whether the externally clocked logic is potentially accessing the EZ memory and/or updating BASE_ADDR or CURR_ADDR (this is only possible in EZ mode). This bit can be used by SW to determine whether BASE_ADDR and CURR_ADDR are reliable.</p> <p>Default Value: Undefined</p>
0	BUS_BUSY	<p>I2C bus is busy. The bus is considered busy ('1'), from the time a START is detected or from the time the SCL line is '0'. The bus is considered idle ('0'), from the time a STOP is detected. If the IP is disabled, BUS_BUSY is '0'. After enabling the IP, it takes time for the BUS_BUSY to detect a busy bus. This time is the maximum high time of the SCL line. For a 100 kHz interface frequency, this maximum high time may last roughly 5 us (half a bit period).</p> <p>For single master systems, BUS_BUSY does not have to be used to detect an idle bus before a master starts a transfer using I2C_M_CMD.M_START (no bus collisions).</p> <p>For multi-master systems, BUS_BUSY can be used to detect an idle bus before a master starts a transfer using I2C_M_CMD.M_START_ON_IDLE (to prevent bus collisions).</p> <p>Default Value: 0</p>

## 20.1.91 SCB1\_I2C\_M\_CMD

I2C master command register.

Address: 0x40080068

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW	RW	RW	RW	RW
HW Access	None			RW1C	RW1C	RW1C	RW1C	RW1C
Name	None [7:5]			M_STOP	M_NACK	M_ACK	M_START_ON_IDLE	M_START

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4	M_STOP	When '1', attempt to transmit a STOP. When this action is performed, the hardware sets this field to '0'. This command has a higher priority than I2C_M_CMD.M_START: in situations where both a STOP and a REPEATED START could be transmitted, M_STOP takes precedence over M_START. Default Value: 0
3	M_NACK	When '1', attempt to transmit a negative acknowledgement (NACK). When this action is performed, the hardware sets this field to '0'. Default Value: 0
2	M_ACK	When '1', attempt to transmit an acknowledgement (ACK). When this action is performed, the hardware sets this field to '0'. Default Value: 0
1	M_START_ON_IDLE	When '1', transmit a START as soon as the bus is idle (I2C_STATUS.BUS_BUSY is '0', note that BUSY has a default value of '0'). For bus idle detection the hardware relies on STOP detection. As a result, bus idle detection is only functional after at least one I2C bus transfer has been detected on the bus (default/reset value of BUSY is '0'). A START is only transmitted when the master state machine is in the default state. When this action is performed, the hardware sets this field to '0'. Default Value: 0

### 20.1.91 SCB1\_I2C\_M\_CMD (continued)

0	M_START	<p>When '1', transmit a START or REPEATED START. Whether a START or REPEATED START is transmitted depends on the state of the master state machine. A START is only transmitted when the master state machine is in the default state. A REPEATED START is transmitted when the master state machine is not in the default state, but is working on an ongoing transaction. The REPEATED START can only be transmitted after a NACK or ACK has been received for a transmitted data element or after a NACK has been transmitted for a received data element. When this action is performed, the hardware sets this field to '0'. Default Value: 0</p>
---	---------	--

## 20.1.92 SCB1\_I2C\_S\_CMD

I2C slave command register.

Address: 0x4008006C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	RW
HW Access	None						RW1C	RW1C
Name	None [7:2]						S_NACK	S_ACK

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	S_NACK	When '1', attempt to transmit a negative acknowledgement (NACK). When this action is performed, the hardware sets this field to '0'. In EZ mode, this field should be set to '0' (it is only to be used in non EZ mode). This command has a higher priority than I2C_S_CMD.S_ACK, I2C_CTRL.S_READY_ADDR_ACK or I2C_CTRL.S_READY_DATA_ACK. Default Value: 0
0	S_ACK	When '1', attempt to transmit an acknowledgement (ACK). When this action is performed, the hardware sets this field to '0'. In EZ mode, this field should be set to '0' (it is only to be used in non EZ mode). Default Value: 0

## 20.1.93 SCB1\_I2C\_CFG

I2C configuration register.

Address: 0x40080070

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW	None		RW	
HW Access	None			R	None		R	
Name	None [7:5]			SDA_IN_FILTER_SEL	None [3:2]		SDA_IN_FILTER_TRIM [1:0]	

  

Bits	15	14	13	12	11	10	9	8
SW Access	None			RW	None		RW	
HW Access	None			R	None		R	
Name	None [15:13]			SCL_IN_FILTER_SEL	None [11:10]		SCL_IN_FILTER_TRIM [9:8]	

  

Bits	23	22	21	20	19	18	17	16
SW Access	None		RW		RW		RW	
HW Access	None		R		R		R	
Name	None [23:22]		SDA_OUT_FILTER2_TRIM [21:20]		SDA_OUT_FILTER1_TRIM [19:18]		SDA_OUT_FILTER0_TRIM [17:16]	

  

Bits	31	30	29	28	27	26	25	24
SW Access	None		RW		None			
HW Access	None		R		None			
Name	None [31:30]		SDA_OUT_FILTER_SEL [29:28]		None [27:24]			

Bits	Name	Description
29 : 28	SDA_OUT_FILTER_SEL	Selection of cumulative "i2c_sda_out" filter delay: "0": 0 ns. "1": 50 ns (filter 0 enabled). "2": 100 ns (filters 0 and 1 enabled). "3": 150 ns (filters 0, 1 and 2 enabled). Default Value: 0
21 : 20	SDA_OUT_FILTER2_TRIM	Trim bits for "i2c_sda_out" 50 ns filter 2. See s8i2cs BROS (001-59539) for more details on the trim bit values. Default Value: 2
19 : 18	SDA_OUT_FILTER1_TRIM	Trim bits for "i2c_sda_out" 50 ns filter 1. See s8i2cs BROS (001-59539) for more details on the trim bit values. Default Value: 2
17 : 16	SDA_OUT_FILTER0_TRIM	Trim bits for "i2c_sda_out" 50 ns filter 0. See s8i2cs BROS (001-59539) for more details on the trim bit values. Default Value: 2

### 20.1.93 SCB1\_I2C\_CFG (continued)

12	SCL_IN_FILT_SEL	Selection of "i2c_scl_in" filter delay: '0': 0 ns. '1': 50 ns (filter enabled). Default Value: 1
9 : 8	SCL_IN_FILT_TRIM	Trim bits for "i2c_scl_in" 50 ns filter. See s8i2cs BROS (001-59539) for more details on the trim bit values. Default Value: 0
4	SDA_IN_FILT_SEL	Selection of "i2c_sda_in" filter delay: '0': 0 ns. '1': 50 ns (filter enabled). Default Value: 1
1 : 0	SDA_IN_FILT_TRIM	Trim bits for "i2c_sda_in" 50 ns filter. See s8i2cs BROS (001-59539) for more details on the trim bit values. Default Value: 3

## 20.1.94 SCB1\_TX\_CTRL

Transmitter control register.

Address: 0x40080200

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				DATA_WIDTH [3:0]			

Bits	15	14	13	12	11	10	9	8
SW Access	None							RW
HW Access	None							R
Name	None [15:9]							MSB_FIRST

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
8	MSB_FIRST	Least significant bit first ('0') or most significant bit first ('1'). For I2C, this field should be '1'. Default Value: 1
3 : 0	DATA_WIDTH	Dataframe width. DATA_WIDTH + 1 is the amount of bits in a transmitted data frame. This number does not include start, parity and stop bits. For UART mode, the valid range is [3, 8]. For SPI, the valid range is [3, 15]. For I2C the only valid value is 7. Default Value: 7

## 20.1.95 SCB1\_TX\_FIFO\_CTRL

Transmitter FIFO control register.

Address: 0x40080204

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				TRIGGER_LEVEL [3:0]			

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [23:18]						FREEZE	CLEAR

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
17	FREEZE	When '1', hardware reads from the transmitter FIFO do not remove FIFO entries. Freeze will not advance the TX FIFO read pointer. Default Value: 0
16	CLEAR	When '1', the transmitter FIFO and transmitter shift register are cleared/invalidated. Invalidation will last for as long as this field is '1'. If a quick clear/invalidation is required, the field should be set to '1' and be followed by a set to '0'. If a clear/invalidation is required for an extended time period, the field should be set to '1' during the complete time period. Default Value: 0
3 : 0	TRIGGER_LEVEL	Trigger level. When the transmitter FIFO has less entries than the number of this field, a transmitter trigger event is generated. Default Value: 0

## 20.1.96 SCB1\_TX\_FIFO\_STATUS

Transmitter FIFO status register.

Address: 0x40080208

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			R				
HW Access	None			W				
Name	None [7:5]			USED [4:0]				

Bits	15	14	13	12	11	10	9	8
SW Access	R	None						
HW Access	W	None						
Name	SR_VALID	None [14:8]						

Bits	23	22	21	20	19	18	17	16
SW Access	None				R			
HW Access	None				W			
Name	None [23:20]				RD_PTR [19:16]			

Bits	31	30	29	28	27	26	25	24
SW Access	None				R			
HW Access	None				W			
Name	None [31:28]				WR_PTR [27:24]			

Bits	Name	Description
27 : 24	WR_PTR	FIFO write pointer: FIFO location at which a new data frame is written. Default Value: 0
19 : 16	RD_PTR	FIFO read pointer: FIFO location from which a data frame is read by the hardware. Default Value: 0
15	SR_VALID	Indicates whether the TX shift registers holds a valid data frame ('1') or not ('0'). The shift register can be considered the top of the TX FIFO (the data frame is not included in the USED field of the TX FIFO). The shift register is a working register and holds the data frame that is currently transmitted (when the protocol state machine is transmitting a data frame) or the data frame that is transmitted next (when the protocol state machine is not transmitting a data frame). Default Value: 0
4 : 0	USED	Amount of enties in the transmitter FIFO. The value of this field ranges from 0 to FF_DATA_NR. Default Value: 0

## 20.1.97 SCB1\_TX\_FIFO\_WR

Transmitter FIFO write register.

Address: 0x40080240

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	W							
HW Access	R							
Name	DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	W							
HW Access	R							
Name	DATA [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	DATA	<p>Data frame written into the transmitter FIFO. Behavior is similar to that of a PUSH operation. Note that when CTRL.BYTE_MODE is '1', only DATA[7:0] are used.</p> <p>A write to a full TX FIFO sets INTR_TX.OVERFLOW to '1'. Default Value: 0</p>

## 20.1.98 SCB1\_RX\_CTRL

Receiver control register.

Address: 0x40080300

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				DATA_WIDTH [3:0]			

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [15:10]						MEDIAN	MSB_FIRST

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9	MEDIAN	Median filter. When '1', a digital 3 taps median filter is performed on input interface lines. This filter should reduce the susceptibility to errors. However, its requires higher oversampling values. For UART IrDA submode, this field should always be '1'. Default Value: 0
8	MSB_FIRST	Least significant bit first ('0') or most significant bit first ('1'). For I2C, this field should be '1'. Default Value: 1
3 : 0	DATA_WIDTH	Dataframe width. DATA_WIDTH + 1 is the expected amount of bits in received data frame. This number does not include start, parity and stop bits. For UART mode, the valid range is [3, 8]. For SPI, the valid range is [3, 15]. For I2C the only valid value is 7. In EZ mode (for both SPI and I2C), the only valid value is 7. Default Value: 7

## 20.1.99 SCB1\_RX\_FIFO\_CTRL

Receiver FIFO control register.

Address: 0x40080304

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				TRIGGER_LEVEL [3:0]			

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [23:18]						FREEZE	CLEAR

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
17	FREEZE	When '1', hardware writes to the receiver FIFO have no effect. Freeze will not advance the RX FIFO write pointer. Default Value: 0
16	CLEAR	When '1', the receiver FIFO and receiver shift register are cleared/invalidated. Invalidation will last for as long as this field is '1'. If a quick clear/invalidation is required, the field should be set to '1' and be followed by a set to '0'. If a clear/invalidation is required for an extended time period, the field should be set to '1' during the complete time period. Default Value: 0
3 : 0	TRIGGER_LEVEL	Trigger level. When the receiver FIFO has more entries than the number of this field, a receiver trigger event is generated. Default Value: 0

## 20.1.100 SCB1\_RX\_FIFO\_STATUS

Receiver FIFO status register.

Address: 0x40080308

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			R				
HW Access	None			W				
Name	None [7:5]			USED [4:0]				

Bits	15	14	13	12	11	10	9	8
SW Access	R	None						
HW Access	W	None						
Name	SR_VALID	None [14:8]						

Bits	23	22	21	20	19	18	17	16
SW Access	None				R			
HW Access	None				W			
Name	None [23:20]				RD_PTR [19:16]			

Bits	31	30	29	28	27	26	25	24
SW Access	None				R			
HW Access	None				W			
Name	None [31:28]				WR_PTR [27:24]			

Bits	Name	Description
27 : 24	WR_PTR	FIFO write pointer: FIFO location at which a new data frame is written by the hardware. Default Value: 0
19 : 16	RD_PTR	FIFO read pointer: FIFO location from which a data frame is read. Default Value: 0
15	SR_VALID	Indicates whether the RX shift registers holds a (partial) valid data frame ('1') or not ('0'). The shift register can be considered the bottom of the RX FIFO (the data frame is not included in the USED field of the RX FIFO). The shift register is a working register and holds the data frame that is currently being received (when the protocol state machine is receiving a data frame). Default Value: 0
4 : 0	USED	Amount of enties in the receiver FIFO. The value of this field ranges from 0 to FF_DATA_NR. Default Value: 0

## 20.1.101 SCB1\_RX\_MATCH

Slave address and mask register.

Address: 0x40080310

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	ADDR [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	MASK [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 16	MASK	Slave device address mask. This field is a mask that specifies which of the ADDR field bits in the ADDR field take part in the matching of the slave address: MATCH = ((ADDR & MASK) == ("slave address" & MASK)). Default Value: 0
7 : 0	ADDR	Slave device address.  In UART multi-processor mode, all 8 bits are used.  In I2C slave mode, only bits 7 down to 1 are used. This reflects the organization of the first transmitted byte in a I2C transfer: the first 7 bits represent the address of the addressed slave, and the last 1 bit is a read/write indicator ('0': write, '1': read). Default Value: 0

## 20.1.102 SCB1\_RX\_FIFO\_RD

Receiver FIFO read register.

Address: 0x40080340

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	DATA [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	DATA	<p>Data read from the receiver FIFO. Reading a data frame will remove the data frame from the FIFO; i.e. behavior is similar to that of a POP operation. Note that when CTRL.BYTE_MODE is '1', only DATA[7:0] are used.</p> <p>This register has a side effect when read by software: a data frame is removed from the FIFO. This may be undesirable during debug; i.e. a read during debug should NOT have a side effect. To this end, the IP uses the AHB-Lite "hmaster[0]" input signal. When this signal is '1' in the address cycle of a bus transfer, a read transfer will not have a side effect. As a result, a read from this register will not remove a data frame from the FIFO. As a result, a read from this register behaves as a read from the SCB_RX_FIFO_RD_SILENT register.</p> <p>A read from an empty RX FIFO sets INTR_RX.UNDERFLOW to '1'.            Default Value: Undefined</p>

## 20.1.103 SCB1\_RX\_FIFO\_RD\_SILENT

Receiver FIFO read register.

Address: 0x40080344

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	DATA [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	DATA	<p>Data read from the receiver FIFO. Reading a data frame will NOT remove the data frame from the FIFO; i.e. behavior is similar to that of a PEEK operation. Note that when CTRL.BYTE_MODE is '1', only DATA[7:0] are used.</p> <p>A read from an empty RX FIFO sets INTR_RX.UNDERFLOW to '1'.            Default Value: Undefined</p>

## 20.1.104 SCB1\_EZ\_DATA0

Memory buffer registers.

Address: 0x40080400

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.105 SCB1\_EZ\_DATA1

Memory buffer registers.

Address: 0x40080404

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.106 SCB1\_EZ\_DATA2

Memory buffer registers.

Address: 0x40080408

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.107 SCB1\_EZ\_DATA3

Memory buffer registers.

Address: 0x4008040C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.108 SCB1\_EZ\_DATA4

Memory buffer registers.

Address: 0x40080410

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.109 SCB1\_EZ\_DATA5

Memory buffer registers.

Address: 0x40080414

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.110 SCB1\_EZ\_DATA6

Memory buffer registers.

Address: 0x40080418

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.111 SCB1\_EZ\_DATA7

Memory buffer registers.

Address: 0x4008041C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.112 SCB1\_EZ\_DATA8

Memory buffer registers.

Address: 0x40080420

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.113 SCB1\_EZ\_DATA9

Memory buffer registers.

Address: 0x40080424

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.114 SCB1\_EZ\_DATA10

Memory buffer registers.

Address: 0x40080428

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.115 SCB1\_EZ\_DATA11

Memory buffer registers.

Address: 0x4008042C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.116 SCB1\_EZ\_DATA12

Memory buffer registers.

Address: 0x40080430

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.117 SCB1\_EZ\_DATA13

Memory buffer registers.

Address: 0x40080434

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.118 SCB1\_EZ\_DATA14

Memory buffer registers.

Address: 0x40080438

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.119 SCB1\_EZ\_DATA15

Memory buffer registers.

Address: 0x4008043C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.120 SCB1\_EZ\_DATA16

Memory buffer registers.

Address: 0x40080440

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.121 SCB1\_EZ\_DATA17

Memory buffer registers.

Address: 0x40080444

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.122 SCB1\_EZ\_DATA18

Memory buffer registers.

Address: 0x40080448

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.123 SCB1\_EZ\_DATA19

Memory buffer registers.

Address: 0x4008044C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.124 SCB1\_EZ\_DATA20

Memory buffer registers.

Address: 0x40080450

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.125 SCB1\_EZ\_DATA21

Memory buffer registers.

Address: 0x40080454

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.126 SCB1\_EZ\_DATA22

Memory buffer registers.

Address: 0x40080458

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.127 SCB1\_EZ\_DATA23

Memory buffer registers.

Address: 0x4008045C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.128 SCB1\_EZ\_DATA24

Memory buffer registers.

Address: 0x40080460

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.129 SCB1\_EZ\_DATA25

Memory buffer registers.

Address: 0x40080464

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.130 SCB1\_EZ\_DATA26

Memory buffer registers.

Address: 0x40080468

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.131 SCB1\_EZ\_DATA27

Memory buffer registers.

Address: 0x4008046C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.132 SCB1\_EZ\_DATA28

Memory buffer registers.

Address: 0x40080470

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.133 SCB1\_EZ\_DATA29

Memory buffer registers.

Address: 0x40080474

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.134 SCB1\_EZ\_DATA30

Memory buffer registers.

Address: 0x40080478

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.135 SCB1\_EZ\_DATA31

Memory buffer registers.

Address: 0x4008047C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.136 SCB1\_INTR\_CAUSE

Active clocked interrupt signal register

Address: 0x40080E00

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		R	R	R	R	R	R
HW Access	None		W	W	W	W	W	W
Name	None [7:6]		SPI_EC	I2C_EC	RX	TX	S	M

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5	SPI_EC	Externally clocked SPI interrupt active ("interrupt_spi_ec"): INTR_SPI_EC_MASKED != 0. Default Value: 0
4	I2C_EC	Externally clock I2C interrupt active ("interrupt_i2c_ec"): INTR_I2C_EC_MASKED != 0. Default Value: 0
3	RX	Receiver interrupt active ("interrupt_rx"): INTR_RX_MASKED != 0. Default Value: 0
2	TX	Transmitter interrupt active ("interrupt_tx"): INTR_TX_MASKED != 0. Default Value: 0
1	S	Slave interrupt active ("interrupt_slave"): INTR_S_MASKED != 0. Default Value: 0
0	M	Master interrupt active ("interrupt_master"): INTR_M_MASKED != 0. Default Value: 0

## 20.1.137 SCB1\_INTR\_I2C\_EC

Externally clocked I2C interrupt request register

Address: 0x40080E80

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW1C	RW1C	RW1C	RW1C
HW Access	None				A	A	A	A
Name	None [7:4]				EZ_READ_STOP	EZ_WRITE_STOP	EZ_STOP	WAKE_UP

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	EZ_READ_STOP	<p>STOP detection after a read transfer occurred. Activated on the end of a read transfer (I2C STOP). This event is an indication that a buffer memory location has been read from.</p> <p>Only available for a slave request with an address match, in EZ and CMD_RESP modes, when EC_OP is '1'. Default Value: 0</p>
2	EZ_WRITE_STOP	<p>STOP detection after a write transfer occurred. Activated on the end of a write transfer (I2C STOP). This event is an indication that a buffer memory location has been written to. For EZ mode: a transfer that only writes the base address does NOT activate this event.</p> <p>Only available for a slave request with an address match, in EZ and CMD_RESP modes, when EC_OP is '1'. Default Value: 0</p>
1	EZ_STOP	<p>STOP detection. Activated on the end of a every transfer (I2C STOP).</p> <p>Only available for a slave request with an address match, in EZ and CMD_RESP modes, when EC_OP is '1'. Default Value: 0</p>

**20.1.137 SCB1\_INTR\_I2C\_EC** (continued)

0	WAKE_UP	Wake up request. Active on incoming slave request (with address match).  Only used when EC_AM is '1'. Default Value: 0
---	---------	---

## 20.1.138 SCB1\_INTR\_I2C\_EC\_MASK

Externally clocked I2C interrupt mask register

Address: 0x40080E88

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [7:4]				EZ_READ_STOP	EZ_WRITE_STOP	EZ_STOP	WAKE_UP

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	EZ_READ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	EZ_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	EZ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	WAKE_UP	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 20.1.139 SCB1\_INTR\_I2C\_EC\_MASKED

Externally clocked I2C interrupt masked register

Address: 0x40080E8C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				R	R	R	R
HW Access	None				W	W	W	W
Name	None [7:4]				EZ_READ_STOP	EZ_WRITE_STOP	EZ_STOP	WAKE_UP

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	EZ_READ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	EZ_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
1	EZ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
0	WAKE_UP	Logical and of corresponding request and mask bits. Default Value: 0

## 20.1.140 SCB1\_INTR\_SPI\_EC

Externally clocked SPI interrupt request register

Address: 0x40080EC0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW1C	RW1C	RW1C	RW1C
HW Access	None				A	A	A	A
Name	None [7:4]				EZ_READ_STOP	EZ_WRITE_STOP	EZ_STOP	WAKE_UP

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	EZ_READ_STOP	<p>STOP detection after a read transfer occurred. Activated on the end of a read transfer (SPI deselection). This event is an indication that a buffer memory location has been read from.</p> <p>Only used in EZ and CMD_RESP modes and when EC_OP is '1'. Default Value: 0</p>
2	EZ_WRITE_STOP	<p>STOP detection after a write transfer occurred. Activated on the end of a write transfer (SPI deselection). This event is an indication that a buffer memory location has been written to. For EZ mode: a transfer that only writes the base address does NOT activate this event.</p> <p>Only used in EZ and CMD_RESP modes and when EC_OP is '1'. Default Value: 0</p>
1	EZ_STOP	<p>STOP detection. Activated on the end of a every transfer (SPI deselection).</p> <p>Only available in EZ and CMD_RESP mode and when EC_OP is '1'. Default Value: 0</p>

**20.1.140 SCB1\_INTR\_SPI\_EC** (continued)

0	WAKE_UP	Wake up request. Active on incoming slave request when externally clocked selection is '1'.  Only used when EC_AM is '1'. Default Value: 0
---	---------	---

## 20.1.141 SCB1\_INTR\_SPI\_EC\_MASK

Externally clocked SPI interrupt mask register

Address: 0x40080EC8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [7:4]				EZ_READ_STOP	EZ_WRITE_STOP	EZ_STOP	WAKE_UP

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	EZ_READ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	EZ_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	EZ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	WAKE_UP	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 20.1.142 SCB1\_INTR\_SPI\_EC\_MASKED

Externally clocked SPI interrupt masked register

Address: 0x40080ECC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				R	R	R	R
HW Access	None				W	W	W	W
Name	None [7:4]				EZ_READ_STOP	EZ_WRITE_STOP	EZ_STOP	WAKE_UP

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	EZ_READ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	EZ_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
1	EZ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
0	WAKE_UP	Logical and of corresponding request and mask bits. Default Value: 0

## 20.1.143 SCB1\_INTR\_M

Master interrupt request register.

Address: 0x40080F00

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW1C	None	RW1C	RW1C	RW1C
HW Access	None			RW1S	None	RW1S	RW1S	RW1S
Name	None [7:5]			I2C_STOP	None	I2C_ACK	I2C_NACK	I2C_ARB_LOST

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW1C	RW1C
HW Access	None						RW1S	RW1S
Name	None [15:10]						SPI_DONE	I2C_BUS_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9	SPI_DONE	SPI master transfer done event: all data frames in the transmit FIFO are sent and the transmit FIFO is empty. Default Value: 0
8	I2C_BUS_ERROR	I2C master bus error (unexpected detection of START or STOP condition). Default Value: 0
4	I2C_STOP	I2C master STOP. Set to '1', when the master has transmitted a STOP. Default Value: 0
2	I2C_ACK	I2C master acknowledgement. Set to '1', when the master receives a ACK (typically after the master transmitted the slave address or TX data). Default Value: 0
1	I2C_NACK	I2C master negative acknowledgement. Set to '1', when the master receives a NACK (typically after the master transmitted the slave address or TX data). Default Value: 0

**20.1.143 SCB1\_INTR\_M** (continued)

0	I2C_ARB_LOST	I2C master lost arbitration: the value driven by the master on the SDA line is not the same as the value observed on the SDA line. Default Value: 0
---	--------------	--

## 20.1.144 SCB1\_INTR\_M\_SET

Master interrupt set request register

Address: 0x40080F04

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW1S	None	RW1S	RW1S	RW1S
HW Access	None			A	None	A	A	A
Name	None [7:5]			I2C_STOP	None	I2C_ACK	I2C_NACK	I2C_ARB_LOST

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW1S	RW1S
HW Access	None						A	A
Name	None [15:10]						SPI_DONE	I2C_BUS_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9	SPI_DONE	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
8	I2C_BUS_ERROR	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
4	I2C_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

## 20.1.145 SCB1\_INTR\_M\_MASK

Master interrupt mask register.

Address: 0x40080F08

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW	None	RW	RW	RW
HW Access	None			R	None	R	R	R
Name	None [7:5]			I2C_STOP	None	I2C_ACK	I2C_NACK	I2C_ARB_LOST

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [15:10]						SPI_DONE	I2C_BUS_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9	SPI_DONE	Mask bit for corresponding bit in interrupt request register. Default Value: 0
8	I2C_BUS_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
4	I2C_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 20.1.146 SCB1\_INTR\_M\_MASKED

Master interrupt masked request register

Address: 0x40080F0C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			R	None	R	R	R
HW Access	None			W	None	W	W	W
Name	None [7:5]			I2C_STOP	None	I2C_ACK	I2C_NACK	I2C_ARB_LOST

Bits	15	14	13	12	11	10	9	8
SW Access	None						R	R
HW Access	None						W	W
Name	None [15:10]						SPI_DONE	I2C_BUS_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9	SPI_DONE	Logical and of corresponding request and mask bits. Default Value: 0
8	I2C_BUS_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
4	I2C_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	I2C_ACK	Logical and of corresponding request and mask bits. Default Value: 0
1	I2C_NACK	Logical and of corresponding request and mask bits. Default Value: 0
0	I2C_ARB_LOST	Logical and of corresponding request and mask bits. Default Value: 0

## 20.1.147 SCB1\_INTR\_S

Slave interrupt request register.

Address: 0x40080F40

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
Name	I2C_GENE RAL	I2C_ADDR_ MATCH	I2C_START	I2C_STOP	I2C_WRITE_ STOP	I2C_ACK	I2C_NACK	I2C_ARB_L OST

  

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW1C	RW1C	RW1C	RW1C
HW Access	None				RW1S	RW1S	RW1S	RW1S
Name	None [15:12]				SPI_BUS_E RROR	SPI_EZ_ST OP	SPI_EZ_W RITE_STOP	I2C_BUS_E RROR

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	SPI_BUS_ERROR	SPI slave deselected at an unexpected time in the SPI transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error. Default Value: 0
10	SPI_EZ_STOP	SPI slave deselected after any EZ SPI transfer occurred. Default Value: 0
9	SPI_EZ_WRITE_STOP	SPI slave deselected after a write EZ SPI transfer occurred. Default Value: 0
8	I2C_BUS_ERROR	I2C slave bus error (unexpected detection of START or STOP condition). This should not occur, it represents erroneous I2C bus behavior. In case of a bus error, the I2C slave state machine abort the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error. Default Value: 0

## 20.1.147 SCB1\_INTR\_S (continued)

7	I2C_GENERAL	<p>I2C slave general call address received. If CTRL.ADDR_ACCEPT, the received address 0x00 (including the R/W bit) is available in the RX FIFO. In the case of externally clocked address matching (CTRL.EC_AM_MODE is '1') and internally clocked operation (CTRL.EC_OP_MODE is '0'), this field is set when the event is detected.</p> <p>Default Value: 0</p>
6	I2C_ADDR_MATCH	<p>I2C slave matching address received. If CTRL.ADDR_ACCEPT, the received address (including the R/W bit) is available in the RX FIFO. In the case of externally clocked address matching (CTRL.EC_AM_MODE is '1') and internally clocked operation (CTRL.EC_OP_MODE is '0'), this field is set when the event is detected.</p> <p>Default Value: 0</p>
5	I2C_START	<p>I2C slave START received. Set to '1', when START or REPEATED START event is detected.</p> <p>In the case of externally clocked address matching (CTRL.EC_AM_MODE is '1') AND clock stretching is performed (till the internally clocked logic takes over) (I2C_CTRL.S_NOT_READY_ADDR_NACK is '0'), this field is NOT set. The Firmware should use INTR_S_EC.WAKE_UP, INTR_S.I2C_ADDR_MATCH and INTR_S.I2C_GENERAL.</p> <p>Default Value: 0</p>
4	I2C_STOP	<p>I2C STOP event for I2C (read or write) transfer intended for this slave (address matching is performed). Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START can be distinguished and potentially treated separately by the Firmware. Note that the second I2C transfer (after a REPEATED START) may be to a different slave address.</p> <p>The event is detected on any I2C transfer intended for this slave. Note that a I2C address intended for the slave (address is matching) will result in a I2C_STOP event independent of whether the I2C address is ACK'd or NACK'd.</p> <p>Default Value: 0</p>
3	I2C_WRITE_STOP	<p>I2C STOP event for I2C write transfer intended for this slave (address matching is performed). Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START can be distinguished and potentially treated separately by the Firmware. Note that the second I2C transfer (after a REPEATED START) may be to a different slave address.</p> <p>In non EZ mode, the event is detected on any I2C write transfer intended for this slave. Note that a I2C write address intended for the slave (address is matching and a it is a write transfer) will result in a I2C_WRITE_STOP event independent of whether the I2C address is ACK'd or NACK'd.</p> <p>In EZ mode, the event is detected only on I2C write transfers that have EZ data written to the memory structure (an I2C write transfer that only communicates an I2C address and EZ address, will not result in this event being detected).</p> <p>Default Value: 0</p>
2	I2C_ACK	<p>I2C slave acknowledgement received. Set to '1', when the slave receives a ACK (typically after the slave transmitted TX data).</p> <p>Default Value: 0</p>
1	I2C_NACK	<p>I2C slave negative acknowledgement received. Set to '1', when the slave receives a NACK (typically after the slave transmitted TX data).</p> <p>Default Value: 0</p>
0	I2C_ARB_LOST	<p>I2C slave lost arbitration: the value driven on the SDA line is not the same as the value observed on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the I2C slave state machine abort the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error.</p> <p>Default Value: 0</p>

## 20.1.148 SCB1\_INTR\_S\_SET

Slave interrupt set request register.

Address: 0x40080F44

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	A	A	A	A	A	A	A	A
Name	I2C_GENERAL	I2C_ADDR_MATCH	I2C_START	I2C_STOP	I2C_WRITE_STOP	I2C_ACK	I2C_NACK	I2C_ARB_LOST

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW1S	RW1S	RW1S	RW1S
HW Access	None				A	A	A	A
Name	None [15:12]				SPI_BUS_ERROR	SPI_EZ_STOP	SPI_EZ_WRITE_STOP	I2C_BUS_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	SPI_BUS_ERROR	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
10	SPI_EZ_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
9	SPI_EZ_WRITE_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
8	I2C_BUS_ERROR	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
7	I2C_GENERAL	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
6	I2C_ADDR_MATCH	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
5	I2C_START	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

**20.1.148 SCB1\_INTR\_S\_SET** (continued)

4	I2C_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
3	I2C_WRITE_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

## 20.1.149 SCB1\_INTR\_S\_MASK

Slave interrupt mask register.

Address: 0x40080F48

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	R	R	R	R	R	R	R	R
Name	I2C_GENERAL	I2C_ADDR_MATCH	I2C_START	I2C_STOP	I2C_WRITE_STOP	I2C_ACK	I2C_NACK	I2C_ARB_LOST

  

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [15:12]				SPI_BUS_ERROR	SPI_EZ_STOP	SPI_EZ_WRITE_STOP	I2C_BUS_ERROR

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	SPI_BUS_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
10	SPI_EZ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
9	SPI_EZ_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
8	I2C_BUS_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
7	I2C_GENERAL	Mask bit for corresponding bit in interrupt request register. Default Value: 0
6	I2C_ADDR_MATCH	Mask bit for corresponding bit in interrupt request register. Default Value: 0
5	I2C_START	Mask bit for corresponding bit in interrupt request register. Default Value: 0

### 20.1.149 SCB1\_INTR\_S\_MASK (continued)

4	I2C_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
3	I2C_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 20.1.150 SCB1\_INTR\_S\_MASKED

Slave interrupt masked request register

Address: 0x40080F4C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	I2C_GENERAL	I2C_ADDR_MATCH	I2C_START	I2C_STOP	I2C_WRITE_STOP	I2C_ACK	I2C_NACK	I2C_ARB_LOST

Bits	15	14	13	12	11	10	9	8
SW Access	None				R	R	R	R
HW Access	None				W	W	W	W
Name	None [15:12]				SPI_BUS_ERROR	SPI_EZ_STOP	SPI_EZ_WRITE_STOP	I2C_BUS_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	SPI_BUS_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
10	SPI_EZ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
9	SPI_EZ_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
8	I2C_BUS_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
7	I2C_GENERAL	Logical and of corresponding request and mask bits. Default Value: 0
6	I2C_ADDR_MATCH	Logical and of corresponding request and mask bits. Default Value: 0
5	I2C_START	Logical and of corresponding request and mask bits. Default Value: 0

**20.1.150 SCB1\_INTR\_S\_MASKED** (continued)

4	I2C_STOP	Logical and of corresponding request and mask bits. Default Value: 0
3	I2C_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	I2C_ACK	Logical and of corresponding request and mask bits. Default Value: 0
1	I2C_NACK	Logical and of corresponding request and mask bits. Default Value: 0
0	I2C_ARB_LOST	Logical and of corresponding request and mask bits. Default Value: 0

## 20.1.151 SCB1\_INTR\_TX

Transmitter interrupt request register.

Address: 0x40080F80

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	None		RW1C	RW1C
HW Access	RW1S	RW1S	RW1S	RW1S	None		RW1S	RW1S
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	EMPTY	None [3:2]		NOT_FULL	TRIGGER

  

Bits	15	14	13	12	11	10	9	8
SW Access	None					RW1C	RW1C	RW1C
HW Access	None					RW1S	RW1S	RW1S
Name	None [15:11]					UART_ARB_LOST	UART_DONE	UART_NACK

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
10	UART_ARB_LOST	UART lost arbitration: the value driven on the TX line is not the same as the value observed on the RX line. This condition event is usefull when transmitter and receiver share a TX/RX line. This is the case in LIN or SmartCard modes. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
9	UART_DONE	UART transmitter done event. This happens when the IP is done transferring all data in the TX FIFO; i.e. EMPTY is '1'. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
8	UART_NACK	UART transmitter received a negative acknowledgement in SmartCard mode. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
7	BLOCKED	AHB-Lite write transfer can not get access to the EZ memory (EZ data access), due to an externally clocked EZ access. This may happen when STATUS.EC_BUSY is '1'. Default Value: 0

## 20.1.151 SCB1\_INTR\_TX (continued)

6	UNDERFLOW	<p>Attempt to read from an empty TX FIFO. This happens when the IP is ready to transfer data and EMPTY is '1'.</p> <p>Only used in FIFO mode. Default Value: 0</p>
5	OVERFLOW	<p>Attempt to write to a full TX FIFO.</p> <p>Only used in FIFO mode. Default Value: 0</p>
4	EMPTY	<p>TX FIFO is empty; i.e. it has 0 entries.</p> <p>Only used in FIFO mode. Default Value: 0</p>
1	NOT_FULL	<p>TX FIFO is not full. Dependent on CTRL.BYTE_MODE:            BYTE_MODE is '0': # entries != FF_DATA_NR/2.            BYTE_MODE is '1': # entries != FF_DATA_NR.</p> <p>Only used in FIFO mode. Default Value: 0</p>
0	TRIGGER	<p>Less entries in the TX FIFO than the value specified by TX_FIFO_CTRL.</p> <p>Only used in FIFO mode. Default Value: 0</p>

## 20.1.152 SCB1\_INTR\_TX\_SET

Transmitter interrupt set request register

Address: 0x40080F84

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	RW1S	None		RW1S	RW1S
HW Access	A	A	A	A	None		A	A
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	EMPTY	None [3:2]		NOT_FULL	TRIGGER

  

Bits	15	14	13	12	11	10	9	8
SW Access	None					RW1S	RW1S	RW1S
HW Access	None					A	A	A
Name	None [15:11]					UART_ARB_LOST	UART_DONE	UART_NACK

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
10	UART_ARB_LOST	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
9	UART_DONE	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
8	UART_NACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
7	BLOCKED	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
6	UNDERFLOW	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
5	OVERFLOW	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
4	EMPTY	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

**20.1.152 SCB1\_INTR\_TX\_SET** (continued)

1	NOT_FULL	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	TRIGGER	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

## 20.1.153 SCB1\_INTR\_TX\_MASK

Transmitter interrupt mask register.

Address: 0x40080F88

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	None		RW	RW
HW Access	R	R	R	R	None		R	R
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	EMPTY	None [3:2]		NOT_FULL	TRIGGER

  

Bits	15	14	13	12	11	10	9	8
SW Access	None					RW	RW	RW
HW Access	None					R	R	R
Name	None [15:11]					UART_ARB_LOST	UART_DONE	UART_NACK

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
10	UART_ARB_LOST	Mask bit for corresponding bit in interrupt request register. Default Value: 0
9	UART_DONE	Mask bit for corresponding bit in interrupt request register. Default Value: 0
8	UART_NACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
7	BLOCKED	Mask bit for corresponding bit in interrupt request register. Default Value: 0
6	UNDERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0
5	OVERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0
4	EMPTY	Mask bit for corresponding bit in interrupt request register. Default Value: 0

**20.1.153 SCB1\_INTR\_TX\_MASK** (continued)

1	NOT_FULL	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TRIGGER	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 20.1.154 SCB1\_INTR\_TX\_MASKED

Transmitter interrupt masked request register

Address: 0x40080F8C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	None		R	R
HW Access	W	W	W	W	None		W	W
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	EMPTY	None [3:2]		NOT_FULL	TRIGGER

  

Bits	15	14	13	12	11	10	9	8
SW Access	None					R	R	R
HW Access	None					W	W	W
Name	None [15:11]					UART_ARB_LOST	UART_DONE	UART_NACK

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
10	UART_ARB_LOST	Logical and of corresponding request and mask bits. Default Value: 0
9	UART_DONE	Logical and of corresponding request and mask bits. Default Value: 0
8	UART_NACK	Logical and of corresponding request and mask bits. Default Value: 0
7	BLOCKED	Logical and of corresponding request and mask bits. Default Value: 0
6	UNDERFLOW	Logical and of corresponding request and mask bits. Default Value: 0
5	OVERFLOW	Logical and of corresponding request and mask bits. Default Value: 0
4	EMPTY	Logical and of corresponding request and mask bits. Default Value: 0

**20.1.154 SCB1\_INTR\_TX\_MASKED** (continued)

1	NOT_FULL	Logical and of corresponding request and mask bits. Default Value: 0
0	TRIGGER	Logical and of corresponding request and mask bits. Default Value: 0

## 20.1.155 SCB1\_INTR\_RX

Receiver interrupt request register.

Address: 0x40080FC0

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	None	RW1C	RW1C	None	RW1C
HW Access	RW1S	RW1S	RW1S	None	RW1S	RW1S	None	RW1S
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	None	FULL	NOT_EMPTY	None	TRIGGER

  

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW1C	RW1C	RW1C	RW1C
HW Access	None				RW1S	RW1S	RW1S	RW1S
Name	None [15:12]				BREAK_DETECT	BAUD_DETECT	PARITY_ERROR	FRAME_ERROR

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	BREAK_DETECT	Break detection is successful: the line is '0' for UART_RX_CTRL.BREAK_WIDTH + 1 bit period. Can occur at any time to address unanticipated break fields; i.e. "break-in-data" is supported. This feature is supported for the UART standard and LIN submodes. For the UART standard submodes, ongoing receipt of data frames is NOT affected; i.e. Firmware is expected to take the proper action. For the LIN submode, possible ongoing receipt of a data frame is stopped and the (partially) received data frame is dropped and baud rate detection is started. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
10	BAUD_DETECT	LIN baudrate detection is completed. The receiver software uses the UART_RX_STATUS.BR_COUNTER value to set the right IP clock (from the programmable clock IP) to guarantee successful receipt of the first LIN data frame (Protected Identifier Field) after the synchronization byte. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0

## 20.1.155 SCB1\_INTR\_RX (continued)

9	PARITY_ERROR	<p>Parity error in received data frame. Set to '1', when event is detected. Write with '1' to clear bit. If UART_RX_CTL.DROP_ON_PARITY_ERROR is '1', the received frame is dropped. If UART_RX_CTL.DROP_ON_PARITY_ERROR is '0', the received frame is send to the RX FIFO. In SmartCard submode, negatively acknowledged data frames generate a parity error. Note that Firmware can only identify the erroneous data frame in the RX FIFO if it is fast enough to read the data frame before the hardware writes a next data frame into the RX FIFO.</p> <p>Default Value: 0</p>
8	FRAME_ERROR	<p>Frame error in received data frame. Set to '1', when event is detected. Write with '1' to clear bit. This can be either a start or stop bit(s) error:</p> <p>Start bit error: after the detection of the beginning of a start bit period (RX line changes from '1' to '0'), the middle of the start bit period is sampled erroneously (RX line is '1'). Note: a start bit error is detected BEFORE a data frame is received.</p> <p>Stop bit error: the RX line is sampled as '0', but a '1' was expected. Note: a stop bit error may result in failure to receive successive data frame(s). Note: a stop bit error is detected AFTER a data frame is received.</p> <p>A stop bit error is detected after a data frame is received, and the UART_RX_CTL.DROP_ON_FRAME_ERROR field specifies whether the received frame is dropped or send to the RX FIFO. If UART_RX_CTL.DROP_ON_FRAME_ERROR is '1', the received data frame is dropped. If UART_RX_CTL.DROP_ON_FRAME_ERROR is '0', the received data frame is send to the RX FIFO. Note that Firmware can only identify the erroneous data frame in the RX FIFO if it is fast enough to read the data frame before the hardware writes a next data frame into the RX FIFO; i.e. the RX FIFO does not have error flags to tag erroneous data frames.</p> <p>Default Value: 0</p>
7	BLOCKED	<p>AHB-Lite read transfer can not get access to the EZ memory (EZ_DATA accesses), due to an externally clocked EZ access. This may happen when STATUS.EC_BUSY is '1'.</p> <p>Default Value: 0</p>
6	UNDERFLOW	<p>Attempt to read from an empty RX FIFO.</p> <p>Only used in FIFO mode.</p> <p>Default Value: 0</p>
5	OVERFLOW	<p>Attempt to write to a full RX FIFO. Note: in I2C mode, the OVERFLOW is set when a data frame is received and the RX FIFO is full, independent of whether it is ACK'd or NACK'd.</p> <p>Only used in FIFO mode.</p> <p>Default Value: 0</p>
3	FULL	<p>RX FIFO is full. Note that received data frames are lost when the RX FIFO is full. Dependent on CTRL.BYTE_MODET:</p> <p>BYTE_MODE is '0': # entries == FF_DATA_NR/2.</p> <p>BYTE_MODE is '1': # entries == FF_DATA_NR.</p> <p>Only used in FIFO mode.</p> <p>Default Value: 0</p>
2	NOT_EMPTY	<p>RX FIFO is not empty.</p> <p>Only used in FIFO mode.</p> <p>Default Value: 0</p>
0	TRIGGER	<p>More entries in the RX FIFO than the value specified by TRIGGER_LEVEL in SCB_RX_FIFO_CTL.</p> <p>Only used in FIFO mode.</p> <p>Default Value: 0</p>

## 20.1.156 SCB1\_INTR\_RX\_SET

Receiver interrupt set request register.

Address: 0x40080FC4

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	None	RW1S	RW1S	None	RW1S
HW Access	A	A	A	None	A	A	None	A
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	None	FULL	NOT_EMPTY	None	TRIGGER

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW1S	RW1S	RW1S	RW1S
HW Access	None				A	A	A	A
Name	None [15:12]				BREAK_DETECT	BAUD_DETECT	PARITY_ERROR	FRAME_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	BREAK_DETECT	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
10	BAUD_DETECT	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
9	PARITY_ERROR	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
8	FRAME_ERROR	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
7	BLOCKED	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
6	UNDERFLOW	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
5	OVERFLOW	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0

**20.1.156 SCB1\_INTR\_RX\_SET** (continued)

3	FULL	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
2	NOT_EMPTY	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
0	TRIGGER	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

## 20.1.157 SCB1\_INTR\_RX\_MASK

Receiver interrupt mask register.

Address: 0x40080FC8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	None	RW	RW	None	RW
HW Access	R	R	R	None	R	R	None	R
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	None	FULL	NOT_EMPTY	None	TRIGGER

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [15:12]				BREAK_DETECT	BAUD_DETECT	PARITY_ERROR	FRAME_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	BREAK_DETECT	Mask bit for corresponding bit in interrupt request register. Default Value: 0
10	BAUD_DETECT	Mask bit for corresponding bit in interrupt request register. Default Value: 0
9	PARITY_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
8	FRAME_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
7	BLOCKED	Mask bit for corresponding bit in interrupt request register. Default Value: 0
6	UNDERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0
5	OVERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0

**20.1.157 SCB1\_INTR\_RX\_MASK** (continued)

3	FULL	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	NOT_EMPTY	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TRIGGER	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 20.1.158 SCB1\_INTR\_RX\_MASKED

Receiver interrupt masked request register

Address: 0x40080FCC

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	None	R	R	None	R
HW Access	W	W	W	None	W	W	None	W
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	None	FULL	NOT_EMPTY	None	TRIGGER

Bits	15	14	13	12	11	10	9	8
SW Access	None				R	R	R	R
HW Access	None				W	W	W	W
Name	None [15:12]				BREAK_DETECT	BAUD_DETECT	PARITY_ERROR	FRAME_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	BREAK_DETECT	Logical and of corresponding request and mask bits. Default Value: 0
10	BAUD_DETECT	Logical and of corresponding request and mask bits. Default Value: 0
9	PARITY_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
8	FRAME_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
7	BLOCKED	Logical and of corresponding request and mask bits. Default Value: 0
6	UNDERFLOW	Logical and of corresponding request and mask bits. Default Value: 0
5	OVERFLOW	Logical and of corresponding request and mask bits. Default Value: 0

**20.1.158 SCB1\_INTR\_RX\_MASKED** (continued)

3	FULL	Logical and of corresponding request and mask bits. Default Value: 0
2	NOT_EMPTY	Logical and of corresponding request and mask bits. Default Value: 0
0	TRIGGER	Logical and of corresponding request and mask bits. Default Value: 0

## 20.1.159 SCB2\_CTRL

Generic control register.

Address: 0x40090000

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				OVS [3:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [15:12]				BYTE_MODE	EZ_MODE	EC_OP_MODE	EC_AM_MODE
Bits	23	22	21	20	19	18	17	16
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [23:18]						BLOCK	ADDR_ACCEPT
Bits	31	30	29	28	27	26	25	24
SW Access	RW	None					RW	
HW Access	R	None					R	
Name	ENABLED	None [30:26]					MODE [25:24]	

Bits	Name	Description
31	ENABLED	<p>IP enabled ('1') or not ('0'). The proper order in which to initialize the IP is as follows:</p> <ul style="list-style-type: none"> <li>- Program protocol specific information using SPI_CTRL, UART_CTRL (and UART_TX_CTRL and UART_RX_CTRL) or I2C_CTRL. This includes selection of a submode, master/slave functionality and transmitter/receiver functionality when applicable.</li> <li>- Program generic transmitter (TX_CTRL) and receiver (RX_CTRL) information. This includes enabling of the transmitter and receiver functionality.</li> <li>- Program transmitter FIFO (TX_FIFO_CTRL) and receiver FIFO (RX_FIFO_CTRL) information.</li> <li>- Program CTRL to enable IP, select the specific operation mode and oversampling factor.</li> </ul> <p>When the IP is enabled, no control information should be changed. Changes should be made AFTER disabling the IP, e.g. to modify the operation mode (from I2C to SPI) or to go from externally to internally clocked. The change takes effect after the IP is re-enabled. Note that disabling the IP will cause re-initialization of the design and associated state is lost (e.g. FIFO content). Default Value: 0</p>
25 : 24	MODE	<p>Mode of operation (3: Reserved) Default Value: 3</p> <p><b>0x0: I2C:</b> Inter-Integrated Circuits (I2C) mode.</p>

## 20.1.159 SCB2\_CTRL (continued)

### 0x1: SPI:

Serial Peripheral Interface (SPI) mode.

### 0x2: UART:

Universal Asynchronous Receiver/Transmitter (UART) mode.

17	BLOCK	<p>Only used in externally clocked mode. If the externally clocked logic and the MMIO SW accesses to EZ memory coincide/collide, this bit determines whether a SW access should block and result in bus wait states ('BLOCK is 1') or not ('BLOCK is 0'). If BLOCK is 0 and the accesses collide, MMIO read operations return 0xffff:ffff and MMIO write operations are ignored. Colliding accesses are registered as interrupt causes: field BLOCKED of MMIO registers INTR_TX and INTR_RX.</p> <p>Default Value: 0</p>
16	ADDR_ACCEPT	<p>Determines whether a received matching address is accepted in the RX FIFO ('1') or not ('0').</p> <p>In I2C mode, this field is used to allow the slave to put the received slave address or general call address in the RX FIFO. Note that a received matching address is put in the RX FIFO when ADDR_ACCEPT is '1' for both I2C read and write transfers.</p> <p>In multi-processor UART receiver mode, this field is used to allow the receiver to put the received address in the RX FIFO. Note: non-matching addresses are never put in the RX FIFO.</p> <p>Default Value: 0</p>
11	BYTE_MODE	<p>Determines the number of bits per FIFO data element:</p> <p>'0': 16-bit FIFO data elements.</p> <p>'1': 8-bit FIFO data elements. This mode doubles the amount of FIFO entries, but TX_CTRL.DATA_WIDTH and RX_CTRL.DATA_WIDTH are restricted to [0, 7].</p> <p>Default Value: 0</p>
10	EZ_MODE	<p>Non EZ mode ('0') or EZ mode ('1'). In EZ mode, a meta protocol is applied to the serial interface protocol. This meta protocol adds meaning to the data frames transferred by the serial interface protocol: a data frame can represent a memory address, a write memory data element or a read memory data element. EZ mode is only used for synchronous serial interface protocols: SPI and I2C. In SPI mode, only Motorola submode (all Motorola modes: 0, 1, 2, 3) is supported and the transmitter should use continuous data frames; i.e. data frames not separated by slave deselection. This mode is only applicable to slave functionality. In EZ mode, the slave can read from and write to an addressable memory structure of 32 bytes. In EZ mode, data frames should 8-bit in size and should be transmitted and received with the Most Significant Bit (MSB) first.</p> <p>In UART mode this field should be '0'.</p> <p>Default Value: 0</p>
9	EC_OP_MODE	<p>Internally clocked mode ('0') or externally clocked mode ('1') operation. In internally clocked mode, the serial interface protocols run off the peripheral clock. In externally clocked mode, the serial interface protocols run off the clock as provided by the serial interface. Externally clocked operation mode is only used for synchronous serial interface protocols (SPI and I2C) in slave mode AND EZ mode. In SPI mode, only Motorola submode (all Motorola modes: 0, 1, 2, 3) is supported. The maximum SPI slave, EZ mode bitrate is 48 Mbps (transmission and IO delays outside the IP will degrade the effective bitrate).</p> <p>In UART mode this field should be '0'.</p> <p>Default Value: 0</p>

## 20.1.159 SCB2\_CTRL (continued)

8 EC\_AM\_MODE Internally clocked mode ('0') or externally clocked mode ('1') address matching (I2C) or selection (SPI). In internally clocked mode, the serial interface protocols run off the peripheral clock. In externally clocked mode, the serial interface protocols run off the clock as provided by the serial interface. Externally clocked mode is only used for synchronous serial interface protocols (SPI and I2C) in slave mode. In SPI mode, only Motorola submode (all Motorola modes: 0, 1, 2, 3) is supported.

In UART mode this field should be '0'.

Default Value: 0

3 : 0 OVS

Serial interface bit period oversampling factor expressed in IP clock cycles. Used for SPI and UART functionality. OVS + 1 IP clock cycles constitute a single serial interface clock/bit cycle. The IP clock is provided by the programmable clock IP. This field is NOT used in externally clocked mode. If OVS is odd, the oversampling factor is even and the first and second phase of the interface clock period are the same. If OVS is even, the oversampling factor is odd and the first phase of the interface clock period is 1 peripheral clock cycle longer than the second phase of the interface clock period.

In SPI master mode, the valid range is [3, 15]. At an IP frequency of 48 MHz, the maximum IP bit rate is 12 Mbps. The effective system bit rate is dependent on the external SPI slave that we communicate with. If the SPI output clock "spi\_clk\_out" to SPI MISO input "spi\_miso\_in" round trip delay is introducing significant delays (multiple "spi\_clk\_out" cycles), it may be necessary to increase OVS and/or to set SPI\_CTRL.LATE\_MISO\_SAMPLE to '1' to achieve the maximum possible system bit rate. The maximum IP bit rate of 12 Mbps provides an IP centric perspective, assuming ideal (0 ns) IO cell and routing (chip and board) delay. The required IP clock/IF clock ratio increases and the calculated maximum bit rate decreases, when realistic chip and routing delays are taken into account.

In SPI slave mode, the OVS field is NOT used. However, there is a frequency requirement for the IP clock wrt. the interface (IF) clock to guarantee functional correct behavior. This requirement is expressed as a ratio: IP clock/IF clock. The ratio is dependent on the setting of RX\_CTRL.MEDIAN and the external SPI master's capability to support "late MISO sample" functionality (similar to our SPI master functionality represented by SPI\_CTRL.LATE\_MISO\_SAMPLE):

- MEDIAN is '0' and external SPI master has NO "late MISO sample functionality": IP clock/IF clock >= 6. At a IP frequency of 48 MHz, the maximum bit rate is 8 Mbps.
- MEDIAN is '0' and external SPI master has "late MISO sample functionality": IP clock/IF clock >= 3. At a IP frequency of 48 MHz, the maximum bit rate is 16 Mbps.
- MEDIAN is '1' and external SPI master has NO "late MISO sample functionality": IP clock/IF clock >= 8. At a IP frequency of 48 MHz, the maximum bit rate is 6 Mbps.
- MEDIAN is '1' and external SPI master has "late MISO sample functionality": IP clock/IF clock >= 4. At a IP frequency of 48 MHz, the maximum bit rate is 12 Mbps.

The maximum bit rates provide an IP centric perspective, assuming ideal (0 ns) IO cell and routing (chip and board) delay. The required IP clock/IF clock ratio increases and the calculated maximum bit rate decreases, when realistic chip and routing delays are taken into account.

In UART standard submode (including LIN), the valid range is [7, 15]. In UART SmartCard submode, the valid range is [7, 15].

In UART TX IrDA submode this field indirectly specifies the oversampling. The oversampling determines the interface clock/bit cycle and the width of the pulse. Only normal transmission mode is supported, the pulse is roughly 3/16 of the bit period (for all bit rates). There is only one valid OVS value:

- 0: 16 times oversampling.
  - IP clock frequency of 16\*115.2 KHz for 115.2 Kbps.
  - IP clock frequency of 16\*57.6 KHz for 57.6 Kbps.
  - IP clock frequency of 16\*38.4 KHz for 38.4 Kbps.
  - IP clock frequency of 16\*19.2 KHz for 19.2 Kbps.
  - IP clock frequency of 16\*9.6 KHz for 9.6 Kbps.
  - IP clock frequency of 16\*2.4 KHz for 2.4 Kbps.
  - IP clock frequency of 16\*1.2 KHz for 1.2 Kbps.
- all other values are not used in normal mode.

In UART RX IrDA submode (1.2, 2.4, 9.6, 19.2, 38.4, 57.6 and 115.2 Kbps) this field indirectly specifies the oversampling. The oversampling determines the interface clock/bit cycle and the width of the pulse. In normal transmission mode, this pulse is roughly 3/16 of the bit period (for all bit rates). In low power transmission mode, this pulse is potentially smaller (down to 1.62 us typical and 1.41 us minimal) than 3/16 of the bit period (for < 115.2 Kbps bit rates). Pulse widths greater or equal than two IP clock cycles are guaranteed to be detected by the receiver. Pulse widths less than two IP clock cycles and greater or equal than one IP clock cycle may be detected by the receiver. Pulse widths less than one IP clock cycle will not be detected by the receiver. RX\_CTRL.MEDIAN should be set to '1' for IrDA receiver functionality. The IP clock (as provided by the programmable clock IP) and the oversampling together determine the IrDA bitrate. Normal mode, OVS field values (with the required IP clock frequency):

- 0: 16 times oversampling.
  - IP clock frequency of 16\*115.2 KHz for 115.2 Kbps.
  - IP clock frequency of 16\*57.6 KHz for 57.6 Kbps.
  - IP clock frequency of 16\*38.4 KHz for 38.4 Kbps.
  - IP clock frequency of 16\*19.2 KHz for 19.2 Kbps.
  - IP clock frequency of 16\*9.6 KHz for 9.6 Kbps.
  - IP clock frequency of 16\*2.4 KHz for 2.4 Kbps.
  - IP clock frequency of 16\*1.2 KHz for 1.2 Kbps.
- all other values are not used in normal mode.

Low power mode, OVS field values (with the required IP clock frequency):

- 0: 16 times oversampling.
  - IP clock frequency of 16\*115.2 KHz for 115.2 Kbps.
- 1: 32 times oversampling.
  - IP clock frequency of 32\*57.6 KHz for 57.6 Kbps.
- 2: 48 times oversampling.
  - IP clock frequency of 48\*38.4 KHz for 38.4 Kbps.
- 3: 96 times oversampling.
  - IP clock frequency of 96\*19.2 KHz for 19.2 Kbps.
- 4: 192 times oversampling.
  - IP clock frequency of 192\*9.6 KHz for 9.6 Kbps.
- 5: 768 times oversampling.
  - IP clock frequency of 768\*2.4 KHz for 2.4 Kbps.
- 6: 1536 times oversampling.
  - IP clock frequency of 1536\*1.2 KHz for 1.2 Kbps.
- all other values are not used in low power mode.

Default Value: 15

## 20.1.160 SCB2\_STATUS (continued)

### 20.1.160 SCB2\_STATUS

Generic status register.

Address: 0x40090004

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access	None							W
Name	None [7:1]							EC_BUSY

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
0	EC_BUSY	Indicates whether the externally clocked logic is potentially accessing the EZ memory (this is only possible in EZ mode). This bit can be used by SW to determine whether it is safe to issue a SW access to the EZ memory (without bus wait states (a blocked SW access) or bus errors being generated). Note that the INTR_TX.BLOCKED and INTR_RX.BLOCKED interrupt causes are used to indicate whether a SW access was actually blocked by externally clocked logic. Default Value: Undefined

## 20.1.161 SCB2\_SPI\_CTRL

SPI control register.

Address: 0x40090020

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW	RW	RW	RW	RW	RW
HW Access	None		R	R	R	R	R	R
Name	None [7:6]		SCLK_CONTINUOUS	LATE_MISO_SAMPLE	CPOL	CPHA	SELECT_P RECEDE	CONTINUOUS

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [15:12]				SSEL_POL ARITY3	SSEL_POL ARITY2	SSEL_POL ARITY1	SSEL_POL ARITY0

Bits	23	22	21	20	19	18	17	16
SW Access	None							RW
HW Access	None							R
Name	None [23:17]							LOOPBACK

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None			RW		RW	
HW Access	R	None			R		R	
Name	MASTER_MODE	None [30:28]			SLAVE_SELECT [27:26]		MODE [25:24]	

Bits	Name	Description
31	MASTER_MODE	Master ('1') or slave ('0') mode. In master mode, transmission will commence on availability of data frames in the TX FIFO. In slave mode, when selected and there is no data frame in the TX FIFO, the slave will transmit all '1's. In both master and slave modes, received data frames will be lost if the RX FIFO is full. Default Value: 0
27 : 26	SLAVE_SELECT	Selects one of the four outgoing SPI slave select signals: - 0: Slave 0, SPI_SELECT[0]. - 1: Slave 1, SPI_SELECT[1]. - 2: Slave 2, SPI_SELECT[2]. - 3: Slave 3, SPI_SELECT[3]. Only used in master mode. The IP should be disabled when changes are made to this field. Default Value: 0
25 : 24	MODE	Submode of SPI operation (3: Reserved). Default Value: 3

**0x0: SPI\_MOTOROLA:**

SPI Motorola submode. In master mode, when not transmitting data (SELECT is inactive), SCLK is stable at CPOL. In slave mode, when not selected, SCLK is ignored; i.e. it can be either stable or clocking. In master mode, when there is no data to transmit (TX FIFO is empty), SELECT is inactive.

**0x1: SPI\_TI:**

SPI Texas Instruments submode. In master mode, when not transmitting data, SCLK is stable at '0'. In slave mode, when not selected, SCLK is ignored; i.e. it can be either stable or clocking. In master mode, when there is no data to transmit (TX FIFO is empty), SELECT is inactive; i.e. no pulse is generated.

**0x2: SPI\_NS:**

SPI National Semiconductors submode. In master mode, when not transmitting data, SCLK is stable at '0'. In slave mode, when not selected, SCLK is ignored; i.e. it can be either stable or clocking. In master mode, when there is no data to transmit (TX FIFO is empty), SELECT is inactive.

16	LOOPBACK	Local loopback control (does NOT affect the information on the pins). Only used in master mode. Not used in National Semiconductors submode. '0': the SPI master MISO line "spi_miso_in" is connected to the SPI MISO pin. '1': the SPI master MISO line "spi_miso_in" is connected to the SPI master MOSI line "spi_mosi_out". In other words, in loopback mode the SPI master receives on MISO what it transmits on MOSI. Default Value: 0
11	SSEL_POLARITY3	Slave select polarity. SSEL_POLARITY3 applies to the outgoing SPI slave select signal 3 (master mode). Default Value: 0
10	SSEL_POLARITY2	Slave select polarity. SSEL_POLARITY2 applies to the outgoing SPI slave select signal 2 (master mode). Default Value: 0
9	SSEL_POLARITY1	Slave select polarity. SSEL_POLARITY1 applies to the outgoing SPI slave select signal 1 (master mode). Default Value: 0
8	SSEL_POLARITY0	Slave select polarity. SSEL_POLARITY0 applies to the outgoing SPI slave select signal 0 (master mode) and to the incoming SPI slave select signal (slave mode). For Motorola and National Semiconductors submodes: '0': slave select is low/'0' active. '1': slave select is high/'1' active. For Texas Instruments submode: '0': high/'1' active precede/coincide pulse. '1': low/'0' active precede/coincide pulse. Default Value: 0
5	SCLK_CONTINUOUS	Only applicable in master mode. '0': SCLK is generated, when the SPI master is enabled and data is transmitted. '1': SCLK is generated, when the SPI master is enabled. This mode is useful for slave devices that use SCLK for functional operation other than just SPI functionality. Default Value: 0
4	LATE_MISO_SAMPLE	Changes the SCLK edge on which MISO is captured. Only used in master mode.  When '0', the default applies (for Motorola as determined by CPOL and CPHA, for Texas Instruments on the falling edge of SCLK and for National Semiconductors on the rising edge of SCLK).  When '1', the alternate clock edge is used (which comes half a SPI SCLK period later). Late sampling addresses the round trip delay associated with transmitting SCLK from the master to the slave and transmitting MISO from the slave to the master. Default Value: 0

## 20.1.161 SCB2\_SPI\_CTRL (continued)

3	CPOL	<p>Indicates the clock polarity. Only used in SPI Motorola submode. This field, together with the CPHA field, indicates when MOSI data is driven and MISO data is captured:</p> <ul style="list-style-type: none"> <li>- CPOL is 0: SCLK is 0 when not transmitting data.</li> <li>- CPOL is 1: SCLK is 1 when not transmitting data.</li> </ul> <p>Default Value: 0</p>
2	CPHA	<p>Only applicable in SPI Motorola submode. Indicates the clock phase. This field, together with the CPOL field, indicates when MOSI data is driven and MISO data is captured:</p> <ul style="list-style-type: none"> <li>- Motorola mode 0. CPOL is 0, CPHA is 0: MOSI is driven on a falling edge of SCLK. MISO is captured on a rising edge of SCLK.</li> <li>- Motorola mode 1. CPOL is 0, CPHA is 1: MOSI is driven on a rising edge of SCLK. MISO is captured on a falling edge of SCLK.</li> <li>- Motorola mode 2. CPOL is 1, CPHA is 0: MOSI is driven on a rising edge of SCLK. MISO is captured on a falling edge of SCLK.</li> <li>- Motorola mode 3. CPOL is 1, CPHA is 1: MOSI is driven on a falling edge of SCLK. MISO is captured on a rising edge of SCLK.</li> </ul> <p>Default Value: 0</p>
1	SELECT_PRECEDE	<p>Only used in SPI Texas Instruments' submode.</p> <p>When '1', the data frame start indication is a pulse on the SELECT line that precedes the transfer of the first data frame bit.</p> <p>When '0', the data frame start indication is a pulse on the SELECT line that coincides with the transfer of the first data frame bit.</p> <p>Default Value: 0</p>
0	CONTINUOUS	<p>Continuous SPI data transfers enabled ('1') or not ('0'). This field is used in master mode. In slave mode, both continuous and non-continuous SPI data transfers are supported independent of this field.</p> <p>When continuous transfers are enabled individual data frame transfers are not necessarily separated by slave deselection (as indicated by the level or pulse on the SELECT line): if the TX FIFO has multiple data frames, data frames are send out without slave deselection.</p> <p>When continuous transfers are not enabled individual data frame transfers are always separated by slave deselection: independent of the availability of TX FIFO data frames, data+G65 frames are send out with slave deselection.</p> <p>Default Value: 0</p>

## 20.1.162 SCB2\_SPI\_STATUS (continued)

## 20.1.162 SCB2\_SPI\_STATUS

SPI status register.

Address: 0x40090024

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						R	R
HW Access	None						W	W
Name	None [7:2]						SPI_EC_BUSY	BUS_BUSY

  

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	CURR_EZ_ADDR [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	W							
Name	BASE_EZ_ADDR [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 16	BASE_EZ_ADDR	SPI base EZ address. Address as provided by a SPI write transfer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable, as clock domain synchronization is not performed in the design. Default Value: Undefined
15 : 8	CURR_EZ_ADDR	SPI current EZ address. Current address pointer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable (during an ongoing transfer when SPI_EC_BUSY is '1'), as clock domain synchronization is not performed in the design. Default Value: Undefined
1	SPI_EC_BUSY	Indicates whether the externally clocked logic is potentially accessing the EZ memory and/or updating BASE_ADDR or CURR_ADDR (this is only possible in EZ mode). This bit can be used by SW to determine whether BASE_ADDR and CURR_ADDR are reliable. Default Value: Undefined

0	BUS_BUSY	<p>SPI bus is busy. The bus is considered busy ('1') during an ongoing transaction. For Motorola and National submodes, the busy bit is '1', when the slave selection (low active) is activated. For TI submode, the busy bit is '1' from the time the preceding/coinciding slave select (high active) is activated for the first transmitted data frame, till the last MOSI/MISO bit of the last data frame is transmitted.</p> <p>Default Value: Undefined</p>
---	----------	--

## 20.1.163 SCB2\_UART\_CTRL

UART control register.

Address: 0x40090040

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							RW
HW Access	None							R
Name	None [23:17]							LOOPBACK

Bits	31	30	29	28	27	26	25	24
SW Access	None						RW	
HW Access	None						R	
Name	None [31:26]						MODE [25:24]	

Bits	Name	Description
25 : 24	MODE	<p>Submode of UART operation (3: Reserved) Default Value: 3</p> <p><b>0x0: UART_STD:</b> Standard UART submode.</p> <p><b>0x1: UART_SMARTCARD:</b> SmartCard (ISO7816) submode. Support for negative acknowledgement (NACK) on the receiver side and retransmission on the transmitter side.</p> <p><b>0x2: UART_IRDA:</b> Infrared Data Association (IrDA) submode. Return to Zero modulation scheme. In this mode, the oversampling factor should be 16, that is OVS is 15.</p>
16	LOOPBACK	<p>Local loopback control (does NOT affect the information on the pins). When '0', the transmitter TX line "uart_tx_out" is connected to the TX pin and the receiver RX line "uart_rx_in" is connected to the RX pin. When '1', the transmitter TX line "uart_tx_out" is connected to the receiver RX line "uart_rx_in". A similar connections scheme is followed for "uart_rts_out" and "uart_cts_in".</p> <p>This allows a SCB UART transmitter to communicate with its receiver counterpart. Default Value: 0</p>

## 20.1.164 SCB2\_UART\_TX\_CTRL

UART transmitter control register.

Address: 0x40090044

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW	RW	None	RW		
HW Access	None		R	R	None	R		
Name	None [7:6]		PARITY_ENABLED	PARITY	None	STOP_BITS [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							RW
HW Access	None							R
Name	None [15:9]							RETRY_ON_NACK

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
8	RETRY_ON_NACK	When '1', a data frame is retransmitted when a negative acknowledgement is received. Only applicable to the SmartCard submode. Default Value: 0
5	PARITY_ENABLED	Parity generation enabled ('1') or not ('0'). Only applicable in standard UART submodes. In SmartCard submode, parity generation is always enabled through hardware. In IrDA submode, parity generation is always disabled through hardware Default Value: 0
4	PARITY	Parity bit. When '0', the transmitter generates an even parity. When '1', the transmitter generates an odd parity. Only applicable in standard UART and SmartCard submodes. Default Value: 0
2 : 0	STOP_BITS	Stop bits. STOP_BITS + 1 is the duration of the stop period in terms of halve bit periods. Valid range is [1, 7]; i.e. a stop period should last at least one bit period. Default Value: 2

## 20.1.165 SCB2\_UART\_RX\_CTRL

UART receiver control register.

Address: 0x40090048

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW	RW	RW	None	RW		
HW Access	None	R	R	R	None	R		
Name	None	POLARITY	PARITY_ENABLED	PARITY	None	STOP_BITS [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW	RW	None	RW	RW	RW
HW Access	None		R	R	None	R	R	R
Name	None [15:14]		SKIP_START	LIN_MODE	None	MP_MODE	DROP_ON_FRAME_ERROR	DROP_ON_PARITY_ERROR

  

Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				BREAK_WIDTH [19:16]			

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19 : 16	BREAK_WIDTH	Break width. BREAK_WIDTH + 1 is the minimum width in bit periods of a break. During a break the transmitted/received line value is '0'. This feature is useful for standard UART submode and LIN submode ("break field" detection). Once, the break is detected, the INTR_RX.BREAK_DETECT bit is set to '1'. Note that break detection precedes baud rate detection, which is used to synchronize/refine the receiver clock to the transmitter clock. As a result, break detection operates with an unsynchronized/unrefined receiver clock. Therefore, the receiver's definition of a bit period is imprecise and the setting of this field should take this imprecision into account. The LIN standard also accounts for this imprecision: a LIN start bit followed by 8 data bits allows for up to 9 consecutive '0' bit periods during regular transmission, whereas the LIN break detection should be at least 13 consecutive '0' bit periods. This provides for a margin of 4 bit periods. Therefore, the default value of this field is set to 10, representing a minimal break field with of 10+1 = 11 bit periods; a value in between the 9 consecutive bit periods of a regular transmission and the 13 consecutive bit periods of a break field. This provides for slight imprecisions of the receiver clock wrt. the transmitter clock. There should not be a need to program this field to any value other than its default value. Default Value: 10

## 20.1.165 SCB2\_UART\_RX\_CTRL (continued)

13	SKIP_START	<p>Only applicable in standard UART submode. When '1', the receiver skips start bit detection for the first received data frame. Instead, it synchronizes on the first received data frame bit, which should be a '1'. This functionality is intended for wake up from DeepSleep when receiving a data frame. The transition from idle ('1') to START ('0') on the RX line is used to wake up the CPU. The transition detection (and the associated wake up functionality) is performed by the GPIO2 IP. The woken up CPU will enable the SCB's UART receiver functionality. Once enabled, it is assumed that the START bit is ongoing (the CPU wakeup and SCB enable time should be less than the START bit period). The SCB will synchronize to a '0' to '1' transition, which indicates the first data frame bit is received (first data frame bit should be '1'). After synchronization to the first data frame bit, the SCB will resume normal UART functionality: subsequent data frames will be synchronized on the receipt of a START bit.</p> <p>Default Value: 0</p>
12	LIN_MODE	<p>Only applicable in standard UART submode. When '1', the receiver performs break detection and baud rate detection on the incoming data. First, break detection counts the amount of bit periods that have a line value of '0'. BREAK_WIDTH specifies the minum required amount of bit periods. Successful break detection sets the INTR_RX.BREAK_DETECT interrupt cause to '1'. Second, baud rate detection counts the amount of peripheral clock periods that are use to receive the synchronization byte (0x55; least significant bit first). The count is available through UART_RX_STATUS.BR_COUNTER. Successful baud rate detection sets the INTR_RX.BAUD_DETECT interrupt cause to '1' (BR_COUNTER is reliable). This functionality is used to synchronize/refine the receiver clock to the transmitter clock. The receiver software can use the BR_COUNTER value to set the right IP clock (from the programmable clock IP) to guarantee successful receipt of the first LIN data frame (Protected Identifier Field) after the synchronization byte.</p> <p>Default Value: 0</p>
10	MP_MODE	<p>Multi-processor mode. When '1', multi-processor mode is enabled. In this mode, RX_CTRL.DATA_WIDTH should indicate a 9-bit data frame. In multi-processor mode, the 9th received bit of a data frame separates addresses (bit is '1') from data (bit is '0'). A received address is matched with RX_MATCH.DATA and RX_MATCH.MASK. In the case of a match, subsequent received data are sent to the RX FIFO. In the case of NO match, subsequent received data are dropped.</p> <p>Default Value: 0</p>
9	DROP_ON_FRAME_ERR OR	<p>Behaviour when an error is detected in a start or stop period. When '0', received data is send to the RX FIFO. When '1', received data is dropped and lost.</p> <p>Default Value: 0</p>
8	DROP_ON_PARITY_ERR OR	<p>Behaviour when a parity check fails. When '0', received data is send to the RX FIFO. When '1', received data is dropped and lost. Only applicable in standard UART and SmartCard submodes (negatively acknowledged SmartCard data frames may be dropped with this field).</p> <p>Default Value: 0</p>
6	POLARITY	<p>Inverts incoming RX line signal "uart_rx_in". Inversion is after local loopback. This functionality is intended for IrDA receiver functionality.</p> <p>Default Value: 0</p>
5	PARITY_ENABLED	<p>Parity checking enabled ('1') or not ('0'). Only applicable in standard UART submode. In SmartCard submode, parity checking is always enabled through hardware. In IrDA submode, parity checking is always disabled through hardware.</p> <p>Default Value: 0</p>
4	PARITY	<p>Parity bit. When '0', the receiver expects an even parity. When '1', the receiver expects an odd parity. Only applicable in standard UART and SmartCard submodes.</p> <p>Default Value: 0</p>

### 20.1.165 SCB2\_UART\_RX\_CTRL (continued)

2 : 0	STOP_BITS	<p>Stop bits. STOP_BITS + 1 is the duration of the stop period in terms of halve bit periods. Valid range is [1, 7]; i.e. a stop period should last at least one bit period. If STOP_BITS is '1', stop bits error detection is NOT performed. If STOP_BITS is in [2, 7], stop bits error detection is performed and the associated interrupt cause INTR_RX.FRAME_ERROR is set to '1' if an error is detected. In other words, the receiver supports data frames with a 1 bit period stop bit sequence, but requires at least 1.5 bit period stop bit sequences to detect errors. This limitation is due to possible transmitter and receiver clock skew that prevents the design from doing reliable stop bit detection for short (1 bit bit period) stop bit sequences. Note that in case of a stop bits error, the successive data frames may get lost as the receiver needs to resynchronize its start bit detection. The amount of lost data frames depends on both the amount of stop bits, the idle ('1') time between data frames and the data frame value.</p> <p>Default Value: 2</p>
-------	-----------	--

## 20.1.166 SCB2\_UART\_RX\_STATUS

UART receiver status register.

Address: 0x4009004C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	BR_COUNTER [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None				R			
HW Access	None				W			
Name	None [15:12]				BR_COUNTER [11:8]			

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11 : 0	BR_COUNTER	Amount of peripheral clock periods that constitute the transmission of a 0x55 data frame (sent least significant bit first) as determined by the receiver. BR_COUNTER / 8 is the amount of peripheral clock periods that constitute a bit period. This field has valid data when INTR_RX.BAUD_DETECT is set to '1'. Default Value: Undefined

## 20.1.167 SCB2\_UART\_FLOW\_CTRL

UART flow control register

Address: 0x40090050

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				TRIGGER_LEVEL [3:0]			

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							RW
HW Access	None							R
Name	None [23:17]							RTS_POLARITY

Bits	31	30	29	28	27	26	25	24
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [31:26]						CTS_ENABLED	CTS_POLARITY

Bits	Name	Description
25	CTS_ENABLED	<p>Enable use of CTS input signal "uart_cts_in" by the UART transmitter:</p> <p>'0': Disabled. The UART transmitter ignores "uart_cts_in", and transmits when a data frame is available for transmission in the TX FIFO or the TX shift register.</p> <p>'1': Enabled. The UART transmitter uses "uart_cts_in" to qualify the transmission of data. It transmits when "uart_cts_in" is active and a data frame is available for transmission in the TX FIFO or the TX shift register.</p> <p>If UART_CTRL.LOOPBACK is '1', "uart_cts_in" is connected to "uart_rts_out" in the IP (both signals are subjected to signal polarity changes are indicated by RTS_POLARITY and CTS_POLARITY).</p> <p>Default Value: 0</p>
24	CTS_POLARITY	<p>Polarity of the CTS input signal "uart_cts_in":</p> <p>'0': CTS is low/'0' active; "uart_cts_in" is '0' when active and "uart_cts_in" is '1' when inactive.</p> <p>'1': CTS is high/'1' active; "uart_cts_in" is '1' when active and "uart_cts_in" is '0' when inactive.</p> <p>Default Value: 0</p>

### 20.1.167 SCB2\_UART\_FLOW\_CTRL (continued)

16	RTS_POLARITY	<p>Polarity of the RTS output signal "uart_rts_out":</p> <p>'0': RTS is low/'0' active; "uart_rts_out" is '0' when active and "uart_rts_out" is '1' when inactive.</p> <p>'1': RTS is high/'1' active; "uart_rts_out" is '1' when active and "uart_rts_out" is '0' when inactive.</p> <p>During IP reset (Hibernate system power mode), "uart_rts_out" is '1'. This represents an inactive state assuming a low/'0' active polarity.</p> <p>Default Value: 0</p>
3 : 0	TRIGGER_LEVEL	<p>Trigger level. When the receiver FIFO has less entries than the amount of this field, a Ready To Send (RTS) output signal "uart_rts_out" is activated. By setting this field to "0", flow control is effectively SW disabled (may be useful for debug purposes).</p> <p>Default Value: 0</p>

## 20.1.168 SCB2\_I2C\_CTRL

I2C control register.

Address: 0x40090060

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW				RW			
HW Access	R				R			
Name	LOW_PHASE_OVS [7:4]				HIGH_PHASE_OVS [3:0]			

Bits	15	14	13	12	11	10	9	8
SW Access	RW	RW	RW	RW	RW	None	RW	RW
HW Access	R	R	R	R	R	None	R	R
Name	S_NOT_READY_DATA_NACK	S_NOT_READY_ADDR_NACK	S_READY_DATA_ACK	S_READY_ADDR_ACK	S_GENERAL_IGNORE	None	M_NOT_READY_DATA_NACK	M_READY_DATA_ACK

Bits	23	22	21	20	19	18	17	16
SW Access	None							RW
HW Access	None							R
Name	None [23:17]							LOOPBACK

Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	None					
HW Access	R	R	None					
Name	MASTER_MODE	SLAVE_MODE	None [29:24]					

Bits	Name	Description
31	MASTER_MODE	Master mode enabled ('1') or not ('0'). Note that both master and slave modes can be enabled at the same time. This allows the IP to address itself. Default Value: 0
30	SLAVE_MODE	Slave mode enabled ('1') or not ('0'). Default Value: 0
16	LOOPBACK	Local loopback control (does NOT affect the information on the pins). Only applicable in master/slave mode. When '0', the I2C SCL and SDA lines are connected to the I2C SCL and SDA pins. When '1', I2C SCL and SDA lines are routed internally in the peripheral, and as a result unaffected by other I2C devices. This allows a SCB I2C peripheral to address itself. Default Value: 0
15	S_NOT_READY_DATA_NACK	For internally clocked logic only. Only used when: - non EZ mode. Functionality is as follows: - 1: a received data element byte the slave is immediately NACK'd when the receiver FIFO is full. - 0: clock stretching is performed (till the receiver FIFO is no longer full). Default Value: 1

## 20.1.168 SCB2\_I2C\_CTRL (continued)

14	S_NOT_READY_ADDR_NACK	<p>For internally clocked logic (EC_AM is '0' and EC_OP is '0') on an address match or general call address (and S_GENERAL_IGNORE is '0'). Only used when:</p> <ul style="list-style-type: none"> <li>- EC_AM is '0', EC_OP is '0' and non EZ mode.</li> </ul> <p>Functionality is as follows:</p> <ul style="list-style-type: none"> <li>- 1: a received (matching) slave address is immediately NACK'd when the receiver FIFO is full.</li> <li>- 0: clock stretching is performed (till the receiver FIFO is no longer full).</li> </ul> <p>For externally clocked logic (EC_AM is '1') on an address match or general call address (and S_GENERAL_IGNORE is '0'). Only used when (NOT used when EC_AM is '1' and EC_OP is '1' and address match and EZ mode):</p> <ul style="list-style-type: none"> <li>- EC_AM is '1' and EC_OP is '0'.</li> <li>- EC_AM is '1' and general call address match.</li> <li>- EC_AM is '1' and non EZ mode.</li> </ul> <p>Functionality is as follows:</p> <ul style="list-style-type: none"> <li>- 1: a received (matching or general) slave address is always immediately NACK'd. There are two possibilities: 1). the internally clocked logic is enabled (we are in Active system power mode) and it handles the rest of the current transfer. In this case the I2C master will not observe the NACK. 2). the internally clocked logic is not enabled (we are in DeepSleep system power mode). In this case the I2C master will observe the NACK and may retry the transfer in the future (which gives the internally clocked logic the time to wake up from DeepSleep system power mode).</li> <li>- 0: clock stretching is performed (till the internally clocked logic takes over). The internally clocked logic will handle the ongoing transfer as soon as it is enabled.</li> </ul> <p>Default Value: 1</p>
13	S_READY_DATA_ACK	<p>When '1', a received data element by the slave is immediately ACK'd when the receiver FIFO is not full. In EZ mode, this field should be set to '1'.</p> <p>Default Value: 1</p>
12	S_READY_ADDR_ACK	<p>When '1', a received (matching) slave address is immediately ACK'd when the receiver FIFO is not full. In EZ mode, this field should be set to '1'.</p> <p>Default Value: 1</p>
11	S_GENERAL_IGNORE	<p>When '1', a received general call slave address is immediately NACK'd (no ACK or clock stretching) and treated as a non matching slave address. This is useful for slaves that do not need any data supplied within the general call structure.</p> <p>Default Value: 1</p>
9	M_NOT_READY_DATA_NACK	<p>When '1', a received data element byte the master is immediately NACK'd when the receiver FIFO is full. When '0', clock stretching is used instead (till the receiver FIFO is no longer full).</p> <p>Default Value: 1</p>
8	M_READY_DATA_ACK	<p>When '1', a received data element by the master is immediately ACK'd when the receiver FIFO is not full.</p> <p>Default Value: 1</p>
7 : 4	LOW_PHASE_OVS	<p>Serial I2C interface low phase oversampling factor. LOW_PHASE_OVS + 1 peripheral clock periods constitute the low phase of a bit period. The valid range is [7, 15] with input signal median filtering and [6, 15] without input signal median filtering.</p> <p>The field is only used in master mode. In slave mode, the field is NOT used. However, there is a frequency requirement for the IP clock wrt. the regular (no stretching) interface (IF) low time to guarantee functional correct behavior. With input signal median filtering, the IF low time should be <math>\geq 8</math> IP clock cycles and <math>\leq 16</math> IP clock cycles. Without input signal median filtering, the IF low time should be <math>\geq 7</math> IP clock cycles and <math>\leq 16</math> IP clock cycles.</p> <p>Default Value: 8</p>

## 20.1.168 SCB2\_I2C\_CTRL (continued)

3 : 0	HIGH_PHASE_OVS	<p>Serial I2C interface high phase oversampling factor. HIGH_PHASE_OVS + 1 peripheral clock periods constitute the high phase of a bit period. The valid range is [5, 15] with input signal median filtering and [4, 15] without input signal median filtering.</p> <p>The field is only used in master mode. In slave mode, the field is NOT used. However, there is a frequency requirement for the IP clock wrt. the regular interface (IF) high time to guarantee functional correct behavior. With input signal median filtering, the IF high time should be <math>\geq 6</math> IP clock cycles and <math>\leq 16</math> IP clock cycles. Without input signal median filtering, the IF high time should be <math>\geq 5</math> IP clock cycles and <math>\leq 16</math> IP clock cycles.</p> <p>Default Value: 8</p>
-------	----------------	---

## 20.1.169 SCB2\_I2C\_STATUS

I2C status register.

Address: 0x40090064

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		R	R	None		R	R
HW Access	None		W	W	None		W	W
Name	None [7:6]		M_READ	S_READ	None [3:2]		I2C_EC_BUSY	BUS_BUSY

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	CURR_EZ_ADDR [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	W							
Name	BASE_EZ_ADDR [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 16	BASE_EZ_ADDR	I2C slave base EZ address. Address as provided by an I2C write transfer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable, as clock domain synchronization is not performed in the design. Default Value: Undefined
15 : 8	CURR_EZ_ADDR	I2C slave current EZ address. Current address pointer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable (during an ongoing transfer when I2C_EC_BUSY is '1'), as clock domain synchronization is not performed in the design. Default Value: Undefined
5	M_READ	I2C master read transfer ('1') or I2C master write transfer ('0'). When the I2C master is inactive/ idle or transmitting START, REPEATED START, STOP or an address, this field is '0'. Default Value: 0
4	S_READ	I2C slave read transfer ('1') or I2C slave write transfer ('0'). When the I2C slave is inactive/idle or receiving START, REPEATED START, STOP or an address, this field is '0'. Default Value: 0

## 20.1.169 SCB2\_I2C\_STATUS (continued)

1	I2C_EC_BUSY	<p>Indicates whether the externally clocked logic is potentially accessing the EZ memory and/or updating BASE_ADDR or CURR_ADDR (this is only possible in EZ mode). This bit can be used by SW to determine whether BASE_ADDR and CURR_ADDR are reliable.</p> <p>Default Value: Undefined</p>
0	BUS_BUSY	<p>I2C bus is busy. The bus is considered busy ('1'), from the time a START is detected or from the time the SCL line is '0'. The bus is considered idle ('0'), from the time a STOP is detected. If the IP is disabled, BUS_BUSY is '0'. After enabling the IP, it takes time for the BUS_BUSY to detect a busy bus. This time is the maximum high time of the SCL line. For a 100 kHz interface frequency, this maximum high time may last roughly 5 us (half a bit period).</p> <p>For single master systems, BUS_BUSY does not have to be used to detect an idle bus before a master starts a transfer using I2C_M_CMD.M_START (no bus collisions).</p> <p>For multi-master systems, BUS_BUSY can be used to detect an idle bus before a master starts a transfer using I2C_M_CMD.M_START_ON_IDLE (to prevent bus collisions).</p> <p>Default Value: 0</p>

## 20.1.170 SCB2\_I2C\_M\_CMD

I2C master command register.

Address: 0x40090068

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW	RW	RW	RW	RW
HW Access	None			RW1C	RW1C	RW1C	RW1C	RW1C
Name	None [7:5]			M_STOP	M_NACK	M_ACK	M_START_ON_IDLE	M_START

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4	M_STOP	When '1', attempt to transmit a STOP. When this action is performed, the hardware sets this field to '0'. This command has a higher priority than I2C_M_CMD.M_START: in situations where both a STOP and a REPEATED START could be transmitted, M_STOP takes precedence over M_START. Default Value: 0
3	M_NACK	When '1', attempt to transmit a negative acknowledgement (NACK). When this action is performed, the hardware sets this field to '0'. Default Value: 0
2	M_ACK	When '1', attempt to transmit an acknowledgement (ACK). When this action is performed, the hardware sets this field to '0'. Default Value: 0
1	M_START_ON_IDLE	When '1', transmit a START as soon as the bus is idle (I2C_STATUS.BUS_BUSY is '0', note that BUSY has a default value of '0'). For bus idle detection the hardware relies on STOP detection. As a result, bus idle detection is only functional after at least one I2C bus transfer has been detected on the bus (default/reset value of BUSY is '0'). A START is only transmitted when the master state machine is in the default state. When this action is performed, the hardware sets this field to '0'. Default Value: 0

**20.1.170 SCB2\_I2C\_M\_CMD** (continued)

0	M_START	<p>When '1', transmit a START or REPEATED START. Whether a START or REPEATED START is transmitted depends on the state of the master state machine. A START is only transmitted when the master state machine is in the default state. A REPEATED START is transmitted when the master state machine is not in the default state, but is working on an ongoing transaction. The REPEATED START can only be transmitted after a NACK or ACK has been received for a transmitted data element or after a NACK has been transmitted for a received data element. When this action is performed, the hardware sets this field to '0'. Default Value: 0</p>
---	---------	--

## 20.1.171 SCB2\_I2C\_S\_CMD

I2C slave command register.

Address: 0x4009006C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	RW
HW Access	None						RW1C	RW1C
Name	None [7:2]						S_NACK	S_ACK

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	S_NACK	When '1', attempt to transmit a negative acknowledgement (NACK). When this action is performed, the hardware sets this field to '0'. In EZ mode, this field should be set to '0' (it is only to be used in non EZ mode). This command has a higher priority than I2C_S_CMD.S_ACK, I2C_CTRL.S_READY_ADDR_ACK or I2C_CTRL.S_READY_DATA_ACK. Default Value: 0
0	S_ACK	When '1', attempt to transmit an acknowledgement (ACK). When this action is performed, the hardware sets this field to '0'. In EZ mode, this field should be set to '0' (it is only to be used in non EZ mode). Default Value: 0

## 20.1.172 SCB2\_I2C\_CFG

I2C configuration register.

Address: 0x40090070

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW	None		RW	
HW Access	None			R	None		R	
Name	None [7:5]			SDA_IN_FILTER_SEL	None [3:2]		SDA_IN_FILTER_TRIM [1:0]	

  

Bits	15	14	13	12	11	10	9	8
SW Access	None			RW	None		RW	
HW Access	None			R	None		R	
Name	None [15:13]			SCL_IN_FILTER_SEL	None [11:10]		SCL_IN_FILTER_TRIM [9:8]	

  

Bits	23	22	21	20	19	18	17	16
SW Access	None		RW		RW		RW	
HW Access	None		R		R		R	
Name	None [23:22]		SDA_OUT_FILTER2_TRIM [21:20]		SDA_OUT_FILTER1_TRIM [19:18]		SDA_OUT_FILTER0_TRIM [17:16]	

  

Bits	31	30	29	28	27	26	25	24
SW Access	None		RW		None			
HW Access	None		R		None			
Name	None [31:30]		SDA_OUT_FILTER_SEL [29:28]		None [27:24]			

Bits	Name	Description
29 : 28	SDA_OUT_FILTER_SEL	Selection of cumulative "i2c_sda_out" filter delay: "0": 0 ns. "1": 50 ns (filter 0 enabled). "2": 100 ns (filters 0 and 1 enabled). "3": 150 ns (filters 0, 1 and 2 enabled). Default Value: 0
21 : 20	SDA_OUT_FILTER2_TRIM	Trim bits for "i2c_sda_out" 50 ns filter 2. See s8i2cs BROS (001-59539) for more details on the trim bit values. Default Value: 2
19 : 18	SDA_OUT_FILTER1_TRIM	Trim bits for "i2c_sda_out" 50 ns filter 1. See s8i2cs BROS (001-59539) for more details on the trim bit values. Default Value: 2
17 : 16	SDA_OUT_FILTER0_TRIM	Trim bits for "i2c_sda_out" 50 ns filter 0. See s8i2cs BROS (001-59539) for more details on the trim bit values. Default Value: 2

### 20.1.172 SCB2\_I2C\_CFG (continued)

12	SCL_IN_FILT_SEL	Selection of "i2c_scl_in" filter delay: '0': 0 ns. '1': 50 ns (filter enabled). Default Value: 1
9 : 8	SCL_IN_FILT_TRIM	Trim bits for "i2c_scl_in" 50 ns filter. See s8i2cs BROS (001-59539) for more details on the trim bit values. Default Value: 0
4	SDA_IN_FILT_SEL	Selection of "i2c_sda_in" filter delay: '0': 0 ns. '1': 50 ns (filter enabled). Default Value: 1
1 : 0	SDA_IN_FILT_TRIM	Trim bits for "i2c_sda_in" 50 ns filter. See s8i2cs BROS (001-59539) for more details on the trim bit values. Default Value: 3

## 20.1.173 SCB2\_TX\_CTRL

Transmitter control register.

Address: 0x40090200

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				DATA_WIDTH [3:0]			

Bits	15	14	13	12	11	10	9	8
SW Access	None							RW
HW Access	None							R
Name	None [15:9]							MSB_FIRST

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
8	MSB_FIRST	Least significant bit first ('0') or most significant bit first ('1'). For I2C, this field should be '1'. Default Value: 1
3 : 0	DATA_WIDTH	Dataframe width. DATA_WIDTH + 1 is the amount of bits in a transmitted data frame. This number does not include start, parity and stop bits. For UART mode, the valid range is [3, 8]. For SPI, the valid range is [3, 15]. For I2C the only valid value is 7. Default Value: 7

## 20.1.174 SCB2\_TX\_FIFO\_CTRL

Transmitter FIFO control register.

Address: 0x40090204

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				TRIGGER_LEVEL [3:0]			

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [23:18]						FREEZE	CLEAR

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
17	FREEZE	When '1', hardware reads from the transmitter FIFO do not remove FIFO entries. Freeze will not advance the TX FIFO read pointer. Default Value: 0
16	CLEAR	When '1', the transmitter FIFO and transmitter shift register are cleared/invalidated. Invalidation will last for as long as this field is '1'. If a quick clear/invalidation is required, the field should be set to '1' and be followed by a set to '0'. If a clear/invalidation is required for an extended time period, the field should be set to '1' during the complete time period. Default Value: 0
3 : 0	TRIGGER_LEVEL	Trigger level. When the transmitter FIFO has less entries than the number of this field, a transmitter trigger event is generated. Default Value: 0

## 20.1.175 SCB2\_TX\_FIFO\_STATUS

Transmitter FIFO status register.

Address: 0x40090208

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			R				
HW Access	None			W				
Name	None [7:5]			USED [4:0]				

Bits	15	14	13	12	11	10	9	8
SW Access	R	None						
HW Access	W	None						
Name	SR_VALID	None [14:8]						

Bits	23	22	21	20	19	18	17	16
SW Access	None				R			
HW Access	None				W			
Name	None [23:20]				RD_PTR [19:16]			

Bits	31	30	29	28	27	26	25	24
SW Access	None				R			
HW Access	None				W			
Name	None [31:28]				WR_PTR [27:24]			

Bits	Name	Description
27 : 24	WR_PTR	FIFO write pointer: FIFO location at which a new data frame is written. Default Value: 0
19 : 16	RD_PTR	FIFO read pointer: FIFO location from which a data frame is read by the hardware. Default Value: 0
15	SR_VALID	Indicates whether the TX shift registers holds a valid data frame ('1') or not ('0'). The shift register can be considered the top of the TX FIFO (the data frame is not included in the USED field of the TX FIFO). The shift register is a working register and holds the data frame that is currently transmitted (when the protocol state machine is transmitting a data frame) or the data frame that is transmitted next (when the protocol state machine is not transmitting a data frame). Default Value: 0
4 : 0	USED	Amount of enties in the transmitter FIFO. The value of this field ranges from 0 to FF_DATA_NR. Default Value: 0

## 20.1.176 SCB2\_TX\_FIFO\_WR

Transmitter FIFO write register.

Address: 0x40090240

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	W							
HW Access	R							
Name	DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	W							
HW Access	R							
Name	DATA [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	DATA	<p>Data frame written into the transmitter FIFO. Behavior is similar to that of a PUSH operation. Note that when CTRL.BYTE_MODE is '1', only DATA[7:0] are used.</p> <p>A write to a full TX FIFO sets INTR_TX.OVERFLOW to '1'.            Default Value: 0</p>

## 20.1.177 SCB2\_RX\_CTRL

Receiver control register.

Address: 0x40090300

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				DATA_WIDTH [3:0]			

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [15:10]						MEDIAN	MSB_FIRST

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9	MEDIAN	Median filter. When '1', a digital 3 taps median filter is performed on input interface lines. This filter should reduce the susceptibility to errors. However, its requires higher oversampling values. For UART IrDA submode, this field should always be '1'. Default Value: 0
8	MSB_FIRST	Least significant bit first ('0') or most significant bit first ('1'). For I2C, this field should be '1'. Default Value: 1
3 : 0	DATA_WIDTH	Dataframe width. DATA_WIDTH + 1 is the expected amount of bits in received data frame. This number does not include start, parity and stop bits. For UART mode, the valid range is [3, 8]. For SPI, the valid range is [3, 15]. For I2C the only valid value is 7. In EZ mode (for both SPI and I2C), the only valid value is 7. Default Value: 7

## 20.1.178 SCB2\_RX\_FIFO\_CTRL

Receiver FIFO control register.

Address: 0x40090304

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW			
HW Access	None				R			
Name	None [7:4]				TRIGGER_LEVEL [3:0]			

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [23:18]						FREEZE	CLEAR

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
17	FREEZE	When '1', hardware writes to the receiver FIFO have no effect. Freeze will not advance the RX FIFO write pointer. Default Value: 0
16	CLEAR	When '1', the receiver FIFO and receiver shift register are cleared/invalidated. Invalidation will last for as long as this field is '1'. If a quick clear/invalidation is required, the field should be set to '1' and be followed by a set to '0'. If a clear/invalidation is required for an extended time period, the field should be set to '1' during the complete time period. Default Value: 0
3 : 0	TRIGGER_LEVEL	Trigger level. When the receiver FIFO has more entries than the number of this field, a receiver trigger event is generated. Default Value: 0

## 20.1.179 SCB2\_RX\_FIFO\_STATUS

Receiver FIFO status register.

Address: 0x40090308

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			R				
HW Access	None			W				
Name	None [7:5]			USED [4:0]				

Bits	15	14	13	12	11	10	9	8
SW Access	R	None						
HW Access	W	None						
Name	SR_VALID	None [14:8]						

Bits	23	22	21	20	19	18	17	16
SW Access	None				R			
HW Access	None				W			
Name	None [23:20]				RD_PTR [19:16]			

Bits	31	30	29	28	27	26	25	24
SW Access	None				R			
HW Access	None				W			
Name	None [31:28]				WR_PTR [27:24]			

Bits	Name	Description
27 : 24	WR_PTR	FIFO write pointer: FIFO location at which a new data frame is written by the hardware. Default Value: 0
19 : 16	RD_PTR	FIFO read pointer: FIFO location from which a data frame is read. Default Value: 0
15	SR_VALID	Indicates whether the RX shift registers holds a (partial) valid data frame ('1') or not ('0'). The shift register can be considered the bottom of the RX FIFO (the data frame is not included in the USED field of the RX FIFO). The shift register is a working register and holds the data frame that is currently being received (when the protocol state machine is receiving a data frame). Default Value: 0
4 : 0	USED	Amount of enties in the receiver FIFO. The value of this field ranges from 0 to FF_DATA_NR. Default Value: 0

## 20.1.180 SCB2\_RX\_MATCH

Slave address and mask register.

Address: 0x40090310

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	ADDR [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	MASK [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 16	MASK	Slave device address mask. This field is a mask that specifies which of the ADDR field bits in the ADDR field take part in the matching of the slave address: MATCH = ((ADDR & MASK) == ("slave address" & MASK)). Default Value: 0
7 : 0	ADDR	Slave device address.  In UART multi-processor mode, all 8 bits are used.  In I2C slave mode, only bits 7 down to 1 are used. This reflects the organization of the first transmitted byte in a I2C transfer: the first 7 bits represent the address of the addressed slave, and the last 1 bit is a read/write indicator ('0': write, '1': read). Default Value: 0

## 20.1.181 SCB2\_RX\_FIFO\_RD

Receiver FIFO read register.

Address: 0x40090340

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	DATA [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	DATA	<p>Data read from the receiver FIFO. Reading a data frame will remove the data frame from the FIFO; i.e. behavior is similar to that of a POP operation. Note that when CTRL.BYTE_MODE is '1', only DATA[7:0] are used.</p> <p>This register has a side effect when read by software: a data frame is removed from the FIFO. This may be undesirable during debug; i.e. a read during debug should NOT have a side effect. To this end, the IP uses the AHB-Lite "hmaster[0]" input signal. When this signal is '1' in the address cycle of a bus transfer, a read transfer will not have a side effect. As a result, a read from this register will not remove a data frame from the FIFO. As a result, a read from this register behaves as a read from the SCB_RX_FIFO_RD_SILENT register.</p> <p>A read from an empty RX FIFO sets INTR_RX.UNDERFLOW to '1'. Default Value: Undefined</p>

## 20.1.182 SCB2\_RX\_FIFO\_RD\_SILENT

Receiver FIFO read register.

Address: 0x40090344

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	W							
Name	DATA [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	DATA	<p>Data read from the receiver FIFO. Reading a data frame will NOT remove the data frame from the FIFO; i.e. behavior is similar to that of a PEEK operation. Note that when CTRL.BYTE_MODE is '1', only DATA[7:0] are used.</p> <p>A read from an empty RX FIFO sets INTR_RX.UNDERFLOW to '1'.            Default Value: Undefined</p>

## 20.1.183 SCB2\_EZ\_DATA0

Memory buffer registers.

Address: 0x40090400

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.184 SCB2\_EZ\_DATA1

Memory buffer registers.

Address: 0x40090404

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.185 SCB2\_EZ\_DATA2

Memory buffer registers.

Address: 0x40090408

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.186 SCB2\_EZ\_DATA3

Memory buffer registers.

Address: 0x4009040C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.187 SCB2\_EZ\_DATA4

Memory buffer registers.

Address: 0x40090410

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.188 SCB2\_EZ\_DATA5

Memory buffer registers.

Address: 0x40090414

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.189 SCB2\_EZ\_DATA6

Memory buffer registers.

Address: 0x40090418

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.190 SCB2\_EZ\_DATA7

Memory buffer registers.

Address: 0x4009041C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.191 SCB2\_EZ\_DATA8

Memory buffer registers.

Address: 0x40090420

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.192 SCB2\_EZ\_DATA9

Memory buffer registers.

Address: 0x40090424

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.193 SCB2\_EZ\_DATA10

Memory buffer registers.

Address: 0x40090428

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.194 SCB2\_EZ\_DATA11

Memory buffer registers.

Address: 0x4009042C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.195 SCB2\_EZ\_DATA12

Memory buffer registers.

Address: 0x40090430

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.196 SCB2\_EZ\_DATA13

Memory buffer registers.

Address: 0x40090434

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.197 SCB2\_EZ\_DATA14

Memory buffer registers.

Address: 0x40090438

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.198 SCB2\_EZ\_DATA15

Memory buffer registers.

Address: 0x4009043C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.199 SCB2\_EZ\_DATA16

Memory buffer registers.

Address: 0x40090440

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.200 SCB2\_EZ\_DATA17

Memory buffer registers.

Address: 0x40090444

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.201 SCB2\_EZ\_DATA18

Memory buffer registers.

Address: 0x40090448

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.202 SCB2\_EZ\_DATA19

Memory buffer registers.

Address: 0x4009044C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.203 SCB2\_EZ\_DATA20

Memory buffer registers.

Address: 0x40090450

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.204 SCB2\_EZ\_DATA21

Memory buffer registers.

Address: 0x40090454

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.205 SCB2\_EZ\_DATA22

Memory buffer registers.

Address: 0x40090458

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.206 SCB2\_EZ\_DATA23

Memory buffer registers.

Address: 0x4009045C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.207 SCB2\_EZ\_DATA24

Memory buffer registers.

Address: 0x40090460

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.208 SCB2\_EZ\_DATA25

Memory buffer registers.

Address: 0x40090464

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.209 SCB2\_EZ\_DATA26

Memory buffer registers.

Address: 0x40090468

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.210 SCB2\_EZ\_DATA27

Memory buffer registers.

Address: 0x4009046C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.211 SCB2\_EZ\_DATA28

Memory buffer registers.

Address: 0x40090470

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.212 SCB2\_EZ\_DATA29

Memory buffer registers.

Address: 0x40090474

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.213 SCB2\_EZ\_DATA30

Memory buffer registers.

Address: 0x40090478

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.214 SCB2\_EZ\_DATA31

Memory buffer registers.

Address: 0x4009047C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	EZ_DATA	Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value. Default Value: Undefined

## 20.1.215 SCB2\_INTR\_CAUSE

Active clocked interrupt signal register

Address: 0x40090E00

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		R	R	R	R	R	R
HW Access	None		W	W	W	W	W	W
Name	None [7:6]		SPI_EC	I2C_EC	RX	TX	S	M

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5	SPI_EC	Externally clocked SPI interrupt active ("interrupt_spi_ec"): INTR_SPI_EC_MASKED != 0. Default Value: 0
4	I2C_EC	Externally clock I2C interrupt active ("interrupt_i2c_ec"): INTR_I2C_EC_MASKED != 0. Default Value: 0
3	RX	Receiver interrupt active ("interrupt_rx"): INTR_RX_MASKED != 0. Default Value: 0
2	TX	Transmitter interrupt active ("interrupt_tx"): INTR_TX_MASKED != 0. Default Value: 0
1	S	Slave interrupt active ("interrupt_slave"): INTR_S_MASKED != 0. Default Value: 0
0	M	Master interrupt active ("interrupt_master"): INTR_M_MASKED != 0. Default Value: 0

## 20.1.216 SCB2\_INTR\_I2C\_EC

Externally clocked I2C interrupt request register

Address: 0x40090E80

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW1C	RW1C	RW1C	RW1C
HW Access	None				A	A	A	A
Name	None [7:4]				EZ_READ_STOP	EZ_WRITE_STOP	EZ_STOP	WAKE_UP

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	EZ_READ_STOP	<p>STOP detection after a read transfer occurred. Activated on the end of a read transfer (I2C STOP). This event is an indication that a buffer memory location has been read from.</p> <p>Only available for a slave request with an address match, in EZ and CMD_RESP modes, when EC_OP is '1'. Default Value: 0</p>
2	EZ_WRITE_STOP	<p>STOP detection after a write transfer occurred. Activated on the end of a write transfer (I2C STOP). This event is an indication that a buffer memory location has been written to. For EZ mode: a transfer that only writes the base address does NOT activate this event.</p> <p>Only available for a slave request with an address match, in EZ and CMD_RESP modes, when EC_OP is '1'. Default Value: 0</p>
1	EZ_STOP	<p>STOP detection. Activated on the end of a every transfer (I2C STOP).</p> <p>Only available for a slave request with an address match, in EZ and CMD_RESP modes, when EC_OP is '1'. Default Value: 0</p>

**20.1.216 SCB2\_INTR\_I2C\_EC** (continued)

0	WAKE_UP	Wake up request. Active on incoming slave request (with address match).  Only used when EC_AM is '1'. Default Value: 0
---	---------	---

## 20.1.217 SCB2\_INTR\_I2C\_EC\_MASK

Externally clocked I2C interrupt mask register

Address: 0x40090E88

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [7:4]				EZ_READ_STOP	EZ_WRITE_STOP	EZ_STOP	WAKE_UP

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	EZ_READ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	EZ_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	EZ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	WAKE_UP	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 20.1.218 SCB2\_INTR\_I2C\_EC\_MASKED

Externally clocked I2C interrupt masked register

Address: 0x40090E8C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				R	R	R	R
HW Access	None				W	W	W	W
Name	None [7:4]				EZ_READ_STOP	EZ_WRITE_STOP	EZ_STOP	WAKE_UP

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	EZ_READ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	EZ_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
1	EZ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
0	WAKE_UP	Logical and of corresponding request and mask bits. Default Value: 0

## 20.1.219 SCB2\_INTR\_SPI\_EC

Externally clocked SPI interrupt request register

Address: 0x40090EC0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW1C	RW1C	RW1C	RW1C
HW Access	None				A	A	A	A
Name	None [7:4]				EZ_READ_STOP	EZ_WRITE_STOP	EZ_STOP	WAKE_UP

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	EZ_READ_STOP	<p>STOP detection after a read transfer occurred. Activated on the end of a read transfer (SPI deselection). This event is an indication that a buffer memory location has been read from.</p> <p>Only used in EZ and CMD_RESP modes and when EC_OP is '1'. Default Value: 0</p>
2	EZ_WRITE_STOP	<p>STOP detection after a write transfer occurred. Activated on the end of a write transfer (SPI deselection). This event is an indication that a buffer memory location has been written to. For EZ mode: a transfer that only writes the base address does NOT activate this event.</p> <p>Only used in EZ and CMD_RESP modes and when EC_OP is '1'. Default Value: 0</p>
1	EZ_STOP	<p>STOP detection. Activated on the end of a every transfer (SPI deselection).</p> <p>Only available in EZ and CMD_RESP mode and when EC_OP is '1'. Default Value: 0</p>

### 20.1.219 SCB2\_INTR\_SPI\_EC (continued)

0	WAKE_UP	Wake up request. Active on incoming slave request when externally clocked selection is '1'.  Only used when EC_AM is '1'. Default Value: 0
---	---------	---

## 20.1.220 SCB2\_INTR\_SPI\_EC\_MASK

Externally clocked SPI interrupt mask register

Address: 0x40090EC8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [7:4]				EZ_READ_STOP	EZ_WRITE_STOP	EZ_STOP	WAKE_UP

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	EZ_READ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	EZ_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	EZ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	WAKE_UP	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 20.1.221 SCB2\_INTR\_SPI\_EC\_MASKED

Externally clocked SPI interrupt masked register

Address: 0x40090ECC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				R	R	R	R
HW Access	None				W	W	W	W
Name	None [7:4]				EZ_READ_STOP	EZ_WRITE_STOP	EZ_STOP	WAKE_UP

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
3	EZ_READ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	EZ_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
1	EZ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
0	WAKE_UP	Logical and of corresponding request and mask bits. Default Value: 0

## 20.1.222 SCB2\_INTR\_M

Master interrupt request register.

Address: 0x40090F00

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW1C	None	RW1C	RW1C	RW1C
HW Access	None			RW1S	None	RW1S	RW1S	RW1S
Name	None [7:5]			I2C_STOP	None	I2C_ACK	I2C_NACK	I2C_ARB_LOST

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW1C	RW1C
HW Access	None						RW1S	RW1S
Name	None [15:10]						SPI_DONE	I2C_BUS_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9	SPI_DONE	SPI master transfer done event: all data frames in the transmit FIFO are sent and the transmit FIFO is empty. Default Value: 0
8	I2C_BUS_ERROR	I2C master bus error (unexpected detection of START or STOP condition). Default Value: 0
4	I2C_STOP	I2C master STOP. Set to '1', when the master has transmitted a STOP. Default Value: 0
2	I2C_ACK	I2C master acknowledgement. Set to '1', when the master receives a ACK (typically after the master transmitted the slave address or TX data). Default Value: 0
1	I2C_NACK	I2C master negative acknowledgement. Set to '1', when the master receives a NACK (typically after the master transmitted the slave address or TX data). Default Value: 0

**20.1.222 SCB2\_INTR\_M** (continued)

0	I2C_ARB_LOST	I2C master lost arbitration: the value driven by the master on the SDA line is not the same as the value observed on the SDA line. Default Value: 0
---	--------------	--

## 20.1.223 SCB2\_INTR\_M\_SET

Master interrupt set request register

Address: 0x40090F04

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW1S	None	RW1S	RW1S	RW1S
HW Access	None			A	None	A	A	A
Name	None [7:5]			I2C_STOP	None	I2C_ACK	I2C_NACK	I2C_ARB_LOST

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW1S	RW1S
HW Access	None						A	A
Name	None [15:10]						SPI_DONE	I2C_BUS_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9	SPI_DONE	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
8	I2C_BUS_ERROR	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
4	I2C_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

## 20.1.224 SCB2\_INTR\_M\_MASK

Master interrupt mask register.

Address: 0x40090F08

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW	None	RW	RW	RW
HW Access	None			R	None	R	R	R
Name	None [7:5]			I2C_STOP	None	I2C_ACK	I2C_NACK	I2C_ARB_LOST

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [15:10]						SPI_DONE	I2C_BUS_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9	SPI_DONE	Mask bit for corresponding bit in interrupt request register. Default Value: 0
8	I2C_BUS_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
4	I2C_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 20.1.225 SCB2\_INTR\_M\_MASKED

Master interrupt masked request register

Address: 0x40090F0C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			R	None	R	R	R
HW Access	None			W	None	W	W	W
Name	None [7:5]			I2C_STOP	None	I2C_ACK	I2C_NACK	I2C_ARB_LOST

Bits	15	14	13	12	11	10	9	8
SW Access	None						R	R
HW Access	None						W	W
Name	None [15:10]						SPI_DONE	I2C_BUS_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9	SPI_DONE	Logical and of corresponding request and mask bits. Default Value: 0
8	I2C_BUS_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
4	I2C_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	I2C_ACK	Logical and of corresponding request and mask bits. Default Value: 0
1	I2C_NACK	Logical and of corresponding request and mask bits. Default Value: 0
0	I2C_ARB_LOST	Logical and of corresponding request and mask bits. Default Value: 0

## 20.1.226 SCB2\_INTR\_S

Slave interrupt request register.

Address: 0x40090F40

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
Name	I2C_GENE RAL	I2C_ADDR_ MATCH	I2C_START	I2C_STOP	I2C_WRITE_ STOP	I2C_ACK	I2C_NACK	I2C_ARB_L OST

  

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW1C	RW1C	RW1C	RW1C
HW Access	None				RW1S	RW1S	RW1S	RW1S
Name	None [15:12]				SPI_BUS_E RROR	SPI_EZ_ST OP	SPI_EZ_W RITE_STOP	I2C_BUS_E RROR

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	SPI_BUS_ERROR	SPI slave deselected at an unexpected time in the SPI transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error. Default Value: 0
10	SPI_EZ_STOP	SPI slave deselected after any EZ SPI transfer occurred. Default Value: 0
9	SPI_EZ_WRITE_STOP	SPI slave deselected after a write EZ SPI transfer occurred. Default Value: 0
8	I2C_BUS_ERROR	I2C slave bus error (unexpected detection of START or STOP condition). This should not occur, it represents erroneous I2C bus behavior. In case of a bus error, the I2C slave state machine abort the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error. Default Value: 0

## 20.1.226 SCB2\_INTR\_S (continued)

7	I2C_GENERAL	<p>I2C slave general call address received. If CTRL.ADDR_ACCEPT, the received address 0x00 (including the R/W bit) is available in the RX FIFO. In the case of externally clocked address matching (CTRL.EC_AM_MODE is '1') and internally clocked operation (CTRL.EC_OP_MODE is '0'), this field is set when the event is detected.</p> <p>Default Value: 0</p>
6	I2C_ADDR_MATCH	<p>I2C slave matching address received. If CTRL.ADDR_ACCEPT, the received address (including the R/W bit) is available in the RX FIFO. In the case of externally clocked address matching (CTRL.EC_AM_MODE is '1') and internally clocked operation (CTRL.EC_OP_MODE is '0'), this field is set when the event is detected.</p> <p>Default Value: 0</p>
5	I2C_START	<p>I2C slave START received. Set to '1', when START or REPEATED START event is detected.</p> <p>In the case of externally clocked address matching (CTRL.EC_AM_MODE is '1') AND clock stretching is performed (till the internally clocked logic takes over) (I2C_CTRL.S_NOT_READY_ADDR_NACK is '0'), this field is NOT set. The Firmware should use INTR_S_EC.WAKE_UP, INTR_S.I2C_ADDR_MATCH and INTR_S.I2C_GENERAL.</p> <p>Default Value: 0</p>
4	I2C_STOP	<p>I2C STOP event for I2C (read or write) transfer intended for this slave (address matching is performed). Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START can be distinguished and potentially treated separately by the Firmware. Note that the second I2C transfer (after a REPEATED START) may be to a different slave address.</p> <p>The event is detected on any I2C transfer intended for this slave. Note that a I2C address intended for the slave (address is matching) will result in a I2C_STOP event independent of whether the I2C address is ACK'd or NACK'd.</p> <p>Default Value: 0</p>
3	I2C_WRITE_STOP	<p>I2C STOP event for I2C write transfer intended for this slave (address matching is performed). Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START can be distinguished and potentially treated separately by the Firmware. Note that the second I2C transfer (after a REPEATED START) may be to a different slave address.</p> <p>In non EZ mode, the event is detected on any I2C write transfer intended for this slave. Note that a I2C write address intended for the slave (address is matching and a it is a write transfer) will result in a I2C_WRITE_STOP event independent of whether the I2C address is ACK'd or NACK'd.</p> <p>In EZ mode, the event is detected only on I2C write transfers that have EZ data written to the memory structure (an I2C write transfer that only communicates an I2C address and EZ address, will not result in this event being detected).</p> <p>Default Value: 0</p>
2	I2C_ACK	<p>I2C slave acknowledgement received. Set to '1', when the slave receives a ACK (typically after the slave transmitted TX data).</p> <p>Default Value: 0</p>
1	I2C_NACK	<p>I2C slave negative acknowledgement received. Set to '1', when the slave receives a NACK (typically after the slave transmitted TX data).</p> <p>Default Value: 0</p>
0	I2C_ARB_LOST	<p>I2C slave lost arbitration: the value driven on the SDA line is not the same as the value observed on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the I2C slave state machine abort the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error.</p> <p>Default Value: 0</p>

## 20.1.227 SCB2\_INTR\_S\_SET

Slave interrupt set request register.

Address: 0x40090F44

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S
HW Access	A	A	A	A	A	A	A	A
Name	I2C_GENERAL	I2C_ADDR_MATCH	I2C_START	I2C_STOP	I2C_WRITE_STOP	I2C_ACK	I2C_NACK	I2C_ARB_LOST

  

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW1S	RW1S	RW1S	RW1S
HW Access	None				A	A	A	A
Name	None [15:12]				SPI_BUS_ERROR	SPI_EZ_STOP	SPI_EZ_WRITE_STOP	I2C_BUS_ERROR

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	SPI_BUS_ERROR	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
10	SPI_EZ_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
9	SPI_EZ_WRITE_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
8	I2C_BUS_ERROR	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
7	I2C_GENERAL	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
6	I2C_ADDR_MATCH	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
5	I2C_START	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

**20.1.227 SCB2\_INTR\_S\_SET** (continued)

4	I2C_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
3	I2C_WRITE_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

## 20.1.228 SCB2\_INTR\_S\_MASK

Slave interrupt mask register.

Address: 0x40090F48

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	R	R	R	R	R	R	R	R
Name	I2C_GENERAL	I2C_ADDR_MATCH	I2C_START	I2C_STOP	I2C_WRITE_STOP	I2C_ACK	I2C_NACK	I2C_ARB_LOST

  

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [15:12]				SPI_BUS_ERROR	SPI_EZ_STOP	SPI_EZ_WRITE_STOP	I2C_BUS_ERROR

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	SPI_BUS_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
10	SPI_EZ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
9	SPI_EZ_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
8	I2C_BUS_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
7	I2C_GENERAL	Mask bit for corresponding bit in interrupt request register. Default Value: 0
6	I2C_ADDR_MATCH	Mask bit for corresponding bit in interrupt request register. Default Value: 0
5	I2C_START	Mask bit for corresponding bit in interrupt request register. Default Value: 0

**20.1.228 SCB2\_INTR\_S\_MASK** (continued)

4	I2C_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
3	I2C_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 20.1.229 SCB2\_INTR\_S\_MASKED

Slave interrupt masked request register

Address: 0x40090F4C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	I2C_GENERAL	I2C_ADDR_MATCH	I2C_START	I2C_STOP	I2C_WRITE_STOP	I2C_ACK	I2C_NACK	I2C_ARB_LOST

Bits	15	14	13	12	11	10	9	8
SW Access	None				R	R	R	R
HW Access	None				W	W	W	W
Name	None [15:12]				SPI_BUS_ERROR	SPI_EZ_STOP	SPI_EZ_WRITE_STOP	I2C_BUS_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	SPI_BUS_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
10	SPI_EZ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
9	SPI_EZ_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
8	I2C_BUS_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
7	I2C_GENERAL	Logical and of corresponding request and mask bits. Default Value: 0
6	I2C_ADDR_MATCH	Logical and of corresponding request and mask bits. Default Value: 0
5	I2C_START	Logical and of corresponding request and mask bits. Default Value: 0

**20.1.229 SCB2\_INTR\_S\_MASKED** (continued)

4	I2C_STOP	Logical and of corresponding request and mask bits. Default Value: 0
3	I2C_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	I2C_ACK	Logical and of corresponding request and mask bits. Default Value: 0
1	I2C_NACK	Logical and of corresponding request and mask bits. Default Value: 0
0	I2C_ARB_LOST	Logical and of corresponding request and mask bits. Default Value: 0

## 20.1.230 SCB2\_INTR\_TX

Transmitter interrupt request register.

Address: 0x40090F80

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	None		RW1C	RW1C
HW Access	RW1S	RW1S	RW1S	RW1S	None		RW1S	RW1S
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	EMPTY	None [3:2]		NOT_FULL	TRIGGER

  

Bits	15	14	13	12	11	10	9	8
SW Access	None					RW1C	RW1C	RW1C
HW Access	None					RW1S	RW1S	RW1S
Name	None [15:11]					UART_ARB_LOST	UART_DONE	UART_NACK

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
10	UART_ARB_LOST	UART lost arbitration: the value driven on the TX line is not the same as the value observed on the RX line. This condition event is usefull when transmitter and receiver share a TX/RX line. This is the case in LIN or SmartCard modes. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
9	UART_DONE	UART transmitter done event. This happens when the IP is done transferring all data in the TX FIFO; i.e. EMPTY is '1'. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
8	UART_NACK	UART transmitter received a negative acknowledgement in SmartCard mode. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
7	BLOCKED	AHB-Lite write transfer can not get access to the EZ memory (EZ data access), due to an externally clocked EZ access. This may happen when STATUS.EC_BUSY is '1'. Default Value: 0

### 20.1.230 SCB2\_INTR\_TX (continued)

6	UNDERFLOW	<p>Attempt to read from an empty TX FIFO. This happens when the IP is ready to transfer data and EMPTY is '1'.</p> <p>Only used in FIFO mode. Default Value: 0</p>
5	OVERFLOW	<p>Attempt to write to a full TX FIFO.</p> <p>Only used in FIFO mode. Default Value: 0</p>
4	EMPTY	<p>TX FIFO is empty; i.e. it has 0 entries.</p> <p>Only used in FIFO mode. Default Value: 0</p>
1	NOT_FULL	<p>TX FIFO is not full. Dependent on CTRL.BYTE_MODE: BYTE_MODE is '0': # entries != FF_DATA_NR/2. BYTE_MODE is '1': # entries != FF_DATA_NR.</p> <p>Only used in FIFO mode. Default Value: 0</p>
0	TRIGGER	<p>Less entries in the TX FIFO than the value specified by TX_FIFO_CTRL.</p> <p>Only used in FIFO mode. Default Value: 0</p>

## 20.1.231 SCB2\_INTR\_TX\_SET

Transmitter interrupt set request register

Address: 0x40090F84

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	RW1S	None		RW1S	RW1S
HW Access	A	A	A	A	None		A	A
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	EMPTY	None [3:2]		NOT_FULL	TRIGGER

  

Bits	15	14	13	12	11	10	9	8
SW Access	None					RW1S	RW1S	RW1S
HW Access	None					A	A	A
Name	None [15:11]					UART_ARB_LOST	UART_DONE	UART_NACK

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
10	UART_ARB_LOST	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
9	UART_DONE	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
8	UART_NACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
7	BLOCKED	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
6	UNDERFLOW	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
5	OVERFLOW	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
4	EMPTY	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

**20.1.231 SCB2\_INTR\_TX\_SET** (continued)

1	NOT_FULL	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	TRIGGER	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

## 20.1.232 SCB2\_INTR\_TX\_MASK

Transmitter interrupt mask register.

Address: 0x40090F88

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	None		RW	RW
HW Access	R	R	R	R	None		R	R
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	EMPTY	None [3:2]		NOT_FULL	TRIGGER

  

Bits	15	14	13	12	11	10	9	8
SW Access	None					RW	RW	RW
HW Access	None					R	R	R
Name	None [15:11]					UART_ARB_LOST	UART_DONE	UART_NACK

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
10	UART_ARB_LOST	Mask bit for corresponding bit in interrupt request register. Default Value: 0
9	UART_DONE	Mask bit for corresponding bit in interrupt request register. Default Value: 0
8	UART_NACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
7	BLOCKED	Mask bit for corresponding bit in interrupt request register. Default Value: 0
6	UNDERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0
5	OVERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0
4	EMPTY	Mask bit for corresponding bit in interrupt request register. Default Value: 0

**20.1.232 SCB2\_INTR\_TX\_MASK** (continued)

1	NOT_FULL	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TRIGGER	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 20.1.233 SCB2\_INTR\_TX\_MASKED

Transmitter interrupt masked request register

Address: 0x40090F8C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	None		R	R
HW Access	W	W	W	W	None		W	W
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	EMPTY	None [3:2]		NOT_FULL	TRIGGER

Bits	15	14	13	12	11	10	9	8
SW Access	None					R	R	R
HW Access	None					W	W	W
Name	None [15:11]					UART_ARB_LOST	UART_DONE	UART_NACK

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
10	UART_ARB_LOST	Logical and of corresponding request and mask bits. Default Value: 0
9	UART_DONE	Logical and of corresponding request and mask bits. Default Value: 0
8	UART_NACK	Logical and of corresponding request and mask bits. Default Value: 0
7	BLOCKED	Logical and of corresponding request and mask bits. Default Value: 0
6	UNDERFLOW	Logical and of corresponding request and mask bits. Default Value: 0
5	OVERFLOW	Logical and of corresponding request and mask bits. Default Value: 0
4	EMPTY	Logical and of corresponding request and mask bits. Default Value: 0

**20.1.233 SCB2\_INTR\_TX\_MASKED** (continued)

1	NOT_FULL	Logical and of corresponding request and mask bits. Default Value: 0
0	TRIGGER	Logical and of corresponding request and mask bits. Default Value: 0

## 20.1.234 SCB2\_INTR\_RX

Receiver interrupt request register.

Address: 0x40090FC0

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	None	RW1C	RW1C	None	RW1C
HW Access	RW1S	RW1S	RW1S	None	RW1S	RW1S	None	RW1S
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	None	FULL	NOT_EMPTY	None	TRIGGER

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW1C	RW1C	RW1C	RW1C
HW Access	None				RW1S	RW1S	RW1S	RW1S
Name	None [15:12]				BREAK_DETECT	BAUD_DETECT	PARITY_ERROR	FRAME_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	BREAK_DETECT	Break detection is successful: the line is '0' for UART_RX_CTRL.BREAK_WIDTH + 1 bit period. Can occur at any time to address unanticipated break fields; i.e. "break-in-data" is supported. This feature is supported for the UART standard and LIN submodes. For the UART standard submodes, ongoing receipt of data frames is NOT affected; i.e. Firmware is expected to take the proper action. For the LIN submode, possible ongoing receipt of a data frame is stopped and the (partially) received data frame is dropped and baud rate detection is started. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
10	BAUD_DETECT	LIN baudrate detection is completed. The receiver software uses the UART_RX_STATUS.BR_COUNTER value to set the right IP clock (from the programmable clock IP) to guarantee successful receipt of the first LIN data frame (Protected Identifier Field) after the synchronization byte. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0

## 20.1.234 SCB2\_INTR\_RX (continued)

9	PARITY_ERROR	<p>Parity error in received data frame. Set to '1', when event is detected. Write with '1' to clear bit. If UART_RX_CTL.DROP_ON_PARITY_ERROR is '1', the received frame is dropped. If UART_RX_CTL.DROP_ON_PARITY_ERROR is '0', the received frame is send to the RX FIFO. In SmartCard submode, negatively acknowledged data frames generate a parity error. Note that Firmware can only identify the erroneous data frame in the RX FIFO if it is fast enough to read the data frame before the hardware writes a next data frame into the RX FIFO.</p> <p>Default Value: 0</p>
8	FRAME_ERROR	<p>Frame error in received data frame. Set to '1', when event is detected. Write with '1' to clear bit. This can be either a start or stop bit(s) error:</p> <p>Start bit error: after the detection of the beginning of a start bit period (RX line changes from '1' to '0'), the middle of the start bit period is sampled erroneously (RX line is '1'). Note: a start bit error is detected BEFORE a data frame is received.</p> <p>Stop bit error: the RX line is sampled as '0', but a '1' was expected. Note: a stop bit error may result in failure to receive successive data frame(s). Note: a stop bit error is detected AFTER a data frame is received.</p> <p>A stop bit error is detected after a data frame is received, and the UART_RX_CTL.DROP_ON_FRAME_ERROR field specifies whether the received frame is dropped or send to the RX FIFO. If UART_RX_CTL.DROP_ON_FRAME_ERROR is '1', the received data frame is dropped. If UART_RX_CTL.DROP_ON_FRAME_ERROR is '0', the received data frame is send to the RX FIFO. Note that Firmware can only identify the erroneous data frame in the RX FIFO if it is fast enough to read the data frame before the hardware writes a next data frame into the RX FIFO; i.e. the RX FIFO does not have error flags to tag erroneous data frames.</p> <p>Default Value: 0</p>
7	BLOCKED	<p>AHB-Lite read transfer can not get access to the EZ memory (EZ_DATA accesses), due to an externally clocked EZ access. This may happen when STATUS.EC_BUSY is '1'.</p> <p>Default Value: 0</p>
6	UNDERFLOW	<p>Attempt to read from an empty RX FIFO.</p> <p>Only used in FIFO mode.</p> <p>Default Value: 0</p>
5	OVERFLOW	<p>Attempt to write to a full RX FIFO. Note: in I2C mode, the OVERFLOW is set when a data frame is received and the RX FIFO is full, independent of whether it is ACK'd or NACK'd.</p> <p>Only used in FIFO mode.</p> <p>Default Value: 0</p>
3	FULL	<p>RX FIFO is full. Note that received data frames are lost when the RX FIFO is full. Dependent on CTRL.BYTE_MODET:</p> <p>BYTE_MODE is '0': # entries == FF_DATA_NR/2.</p> <p>BYTE_MODE is '1': # entries == FF_DATA_NR.</p> <p>Only used in FIFO mode.</p> <p>Default Value: 0</p>
2	NOT_EMPTY	<p>RX FIFO is not empty.</p> <p>Only used in FIFO mode.</p> <p>Default Value: 0</p>
0	TRIGGER	<p>More entries in the RX FIFO than the value specified by TRIGGER_LEVEL in SCB_RX_FIFO_CTL.</p> <p>Only used in FIFO mode.</p> <p>Default Value: 0</p>

## 20.1.235 SCB2\_INTR\_RX\_SET

Receiver interrupt set request register.

Address: 0x40090FC4

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	None	RW1S	RW1S	None	RW1S
HW Access	A	A	A	None	A	A	None	A
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	None	FULL	NOT_EMPTY	None	TRIGGER

  

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW1S	RW1S	RW1S	RW1S
HW Access	None				A	A	A	A
Name	None [15:12]				BREAK_DETECT	BAUD_DETECT	PARITY_ERROR	FRAME_ERROR

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	BREAK_DETECT	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
10	BAUD_DETECT	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
9	PARITY_ERROR	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
8	FRAME_ERROR	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
7	BLOCKED	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
6	UNDERFLOW	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
5	OVERFLOW	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0

**20.1.235 SCB2\_INTR\_RX\_SET** (continued)

3	FULL	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
2	NOT_EMPTY	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
0	TRIGGER	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0

## 20.1.236 SCB2\_INTR\_RX\_MASK

Receiver interrupt mask register.

Address: 0x40090FC8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	None	RW	RW	None	RW
HW Access	R	R	R	None	R	R	None	R
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	None	FULL	NOT_EMPTY	None	TRIGGER

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW	RW	RW	RW
HW Access	None				R	R	R	R
Name	None [15:12]				BREAK_DETECT	BAUD_DETECT	PARITY_ERROR	FRAME_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	BREAK_DETECT	Mask bit for corresponding bit in interrupt request register. Default Value: 0
10	BAUD_DETECT	Mask bit for corresponding bit in interrupt request register. Default Value: 0
9	PARITY_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
8	FRAME_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
7	BLOCKED	Mask bit for corresponding bit in interrupt request register. Default Value: 0
6	UNDERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0
5	OVERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0

**20.1.236 SCB2\_INTR\_RX\_MASK** (continued)

3	FULL	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	NOT_EMPTY	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TRIGGER	Mask bit for corresponding bit in interrupt request register. Default Value: 0

## 20.1.237 SCB2\_INTR\_RX\_MASKED

Receiver interrupt masked request register

Address: 0x40090FCC

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	None	R	R	None	R
HW Access	W	W	W	None	W	W	None	W
Name	BLOCKED	UNDER-FLOW	OVER-FLOW	None	FULL	NOT_EMPTY	None	TRIGGER

Bits	15	14	13	12	11	10	9	8
SW Access	None				R	R	R	R
HW Access	None				W	W	W	W
Name	None [15:12]				BREAK_DETECT	BAUD_DETECT	PARITY_ERROR	FRAME_ERROR

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
11	BREAK_DETECT	Logical and of corresponding request and mask bits. Default Value: 0
10	BAUD_DETECT	Logical and of corresponding request and mask bits. Default Value: 0
9	PARITY_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
8	FRAME_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
7	BLOCKED	Logical and of corresponding request and mask bits. Default Value: 0
6	UNDERFLOW	Logical and of corresponding request and mask bits. Default Value: 0
5	OVERFLOW	Logical and of corresponding request and mask bits. Default Value: 0

**20.1.237 SCB2\_INTR\_RX\_MASKED** (continued)

3	FULL	Logical and of corresponding request and mask bits. Default Value: 0
2	NOT_EMPTY	Logical and of corresponding request and mask bits. Default Value: 0
0	TRIGGER	Logical and of corresponding request and mask bits. Default Value: 0

# 21 Supervisory Flash (SFLASH) Registers



This section discusses the SFLASH registers. It lists all the registers in mapping tables, in address order.

## 21.1 Register Details

Register Name	Address
SFLASH_PROT_ROW0	0x0FFF000
SFLASH_PROT_ROW1	0x0FFF001
SFLASH_PROT_ROW2	0x0FFF002
SFLASH_PROT_ROW3	0x0FFF003
SFLASH_PROT_ROW4	0x0FFF004
SFLASH_PROT_ROW5	0x0FFF005
SFLASH_PROT_ROW6	0x0FFF006
SFLASH_PROT_ROW7	0x0FFF007
SFLASH_PROT_ROW8	0x0FFF008
SFLASH_PROT_ROW9	0x0FFF009
SFLASH_PROT_ROW10	0x0FFF00A
SFLASH_PROT_ROW11	0x0FFF00B
SFLASH_PROT_ROW12	0x0FFF00C
SFLASH_PROT_ROW13	0x0FFF00D
SFLASH_PROT_ROW14	0x0FFF00E
SFLASH_PROT_ROW15	0x0FFF00F
SFLASH_PROT_ROW16	0x0FFF010
SFLASH_PROT_ROW17	0x0FFF011
SFLASH_PROT_ROW18	0x0FFF012
SFLASH_PROT_ROW19	0x0FFF013
SFLASH_PROT_ROW20	0x0FFF014
SFLASH_PROT_ROW21	0x0FFF015
SFLASH_PROT_ROW22	0x0FFF016
SFLASH_PROT_ROW23	0x0FFF017
SFLASH_PROT_ROW24	0x0FFF018
SFLASH_PROT_ROW25	0x0FFF019
SFLASH_PROT_ROW26	0x0FFF01A

Register Name	Address
SFLASH_PROT_ROW27	0x0FFF01B
SFLASH_PROT_ROW28	0x0FFF01C
SFLASH_PROT_ROW29	0x0FFF01D
SFLASH_PROT_ROW30	0x0FFF01E
SFLASH_PROT_ROW31	0x0FFF01F
SFLASH_PROT_ROW32	0x0FFF020
SFLASH_PROT_ROW33	0x0FFF021
SFLASH_PROT_ROW34	0x0FFF022
SFLASH_PROT_ROW35	0x0FFF023
SFLASH_PROT_ROW36	0x0FFF024
SFLASH_PROT_ROW37	0x0FFF025
SFLASH_PROT_ROW38	0x0FFF026
SFLASH_PROT_ROW39	0x0FFF027
SFLASH_PROT_ROW40	0x0FFF028
SFLASH_PROT_ROW41	0x0FFF029
SFLASH_PROT_ROW42	0x0FFF02A
SFLASH_PROT_ROW43	0x0FFF02B
SFLASH_PROT_ROW44	0x0FFF02C
SFLASH_PROT_ROW45	0x0FFF02D
SFLASH_PROT_ROW46	0x0FFF02E
SFLASH_PROT_ROW47	0x0FFF02F
SFLASH_PROT_ROW48	0x0FFF030
SFLASH_PROT_ROW49	0x0FFF031
SFLASH_PROT_ROW50	0x0FFF032
SFLASH_PROT_ROW51	0x0FFF033
SFLASH_PROT_ROW52	0x0FFF034
SFLASH_PROT_ROW53	0x0FFF035
SFLASH_PROT_ROW54	0x0FFF036
SFLASH_PROT_ROW55	0x0FFF037
SFLASH_PROT_ROW56	0x0FFF038
SFLASH_PROT_ROW57	0x0FFF039
SFLASH_PROT_ROW58	0x0FFF03A
SFLASH_PROT_ROW59	0x0FFF03B
SFLASH_PROT_ROW60	0x0FFF03C
SFLASH_PROT_ROW61	0x0FFF03D
SFLASH_PROT_ROW62	0x0FFF03E
SFLASH_PROT_ROW63	0x0FFF03F
SFLASH_PROT_PROTECTION	0x0FFF07F
SFLASH_AV_PAIRS_8B0	0x0FFF080
SFLASH_AV_PAIRS_8B1	0x0FFF081
SFLASH_AV_PAIRS_8B2	0x0FFF082
SFLASH_AV_PAIRS_8B3	0x0FFF083

Register Name	Address
SFLASH_AV_PAIRS_8B4	0x0FFF084
SFLASH_AV_PAIRS_8B5	0x0FFF085
SFLASH_AV_PAIRS_8B6	0x0FFF086
SFLASH_AV_PAIRS_8B7	0x0FFF087
SFLASH_AV_PAIRS_8B8	0x0FFF088
SFLASH_AV_PAIRS_8B9	0x0FFF089
SFLASH_AV_PAIRS_8B10	0x0FFF08A
SFLASH_AV_PAIRS_8B11	0x0FFF08B
SFLASH_AV_PAIRS_8B12	0x0FFF08C
SFLASH_AV_PAIRS_8B13	0x0FFF08D
SFLASH_AV_PAIRS_8B14	0x0FFF08E
SFLASH_AV_PAIRS_8B15	0x0FFF08F
SFLASH_AV_PAIRS_8B16	0x0FFF090
SFLASH_AV_PAIRS_8B17	0x0FFF091
SFLASH_AV_PAIRS_8B18	0x0FFF092
SFLASH_AV_PAIRS_8B19	0x0FFF093
SFLASH_AV_PAIRS_8B20	0x0FFF094
SFLASH_AV_PAIRS_8B21	0x0FFF095
SFLASH_AV_PAIRS_8B22	0x0FFF096
SFLASH_AV_PAIRS_8B23	0x0FFF097
SFLASH_AV_PAIRS_8B24	0x0FFF098
SFLASH_AV_PAIRS_8B25	0x0FFF099
SFLASH_AV_PAIRS_8B26	0x0FFF09A
SFLASH_AV_PAIRS_8B27	0x0FFF09B
SFLASH_AV_PAIRS_8B28	0x0FFF09C
SFLASH_AV_PAIRS_8B29	0x0FFF09D
SFLASH_AV_PAIRS_8B30	0x0FFF09E
SFLASH_AV_PAIRS_8B31	0x0FFF09F
SFLASH_AV_PAIRS_8B32	0x0FFF0A0
SFLASH_AV_PAIRS_8B33	0x0FFF0A1
SFLASH_AV_PAIRS_8B34	0x0FFF0A2
SFLASH_AV_PAIRS_8B35	0x0FFF0A3
SFLASH_AV_PAIRS_8B36	0x0FFF0A4
SFLASH_AV_PAIRS_8B37	0x0FFF0A5
SFLASH_AV_PAIRS_8B38	0x0FFF0A6
SFLASH_AV_PAIRS_8B39	0x0FFF0A7
SFLASH_AV_PAIRS_8B40	0x0FFF0A8
SFLASH_AV_PAIRS_8B41	0x0FFF0A9
SFLASH_AV_PAIRS_8B42	0x0FFF0AA
SFLASH_AV_PAIRS_8B43	0x0FFF0AB
SFLASH_AV_PAIRS_8B44	0x0FFF0AC
SFLASH_AV_PAIRS_8B45	0x0FFF0AD

Register Name	Address
SFLASH_AV_PAIRS_8B46	0x0FFF0AE
SFLASH_AV_PAIRS_8B47	0x0FFF0AF
SFLASH_AV_PAIRS_8B48	0x0FFF0B0
SFLASH_AV_PAIRS_8B49	0x0FFF0B1
SFLASH_AV_PAIRS_8B50	0x0FFF0B2
SFLASH_AV_PAIRS_8B51	0x0FFF0B3
SFLASH_AV_PAIRS_8B52	0x0FFF0B4
SFLASH_AV_PAIRS_8B53	0x0FFF0B5
SFLASH_AV_PAIRS_8B54	0x0FFF0B6
SFLASH_AV_PAIRS_8B55	0x0FFF0B7
SFLASH_AV_PAIRS_8B56	0x0FFF0B8
SFLASH_AV_PAIRS_8B57	0x0FFF0B9
SFLASH_AV_PAIRS_8B58	0x0FFF0BA
SFLASH_AV_PAIRS_8B59	0x0FFF0BB
SFLASH_AV_PAIRS_8B60	0x0FFF0BC
SFLASH_AV_PAIRS_8B61	0x0FFF0BD
SFLASH_AV_PAIRS_8B62	0x0FFF0BE
SFLASH_AV_PAIRS_8B63	0x0FFF0BF
SFLASH_AV_PAIRS_8B64	0x0FFF0C0
SFLASH_AV_PAIRS_8B65	0x0FFF0C1
SFLASH_AV_PAIRS_8B66	0x0FFF0C2
SFLASH_AV_PAIRS_8B67	0x0FFF0C3
SFLASH_AV_PAIRS_8B68	0x0FFF0C4
SFLASH_AV_PAIRS_8B69	0x0FFF0C5
SFLASH_AV_PAIRS_8B70	0x0FFF0C6
SFLASH_AV_PAIRS_8B71	0x0FFF0C7
SFLASH_AV_PAIRS_8B72	0x0FFF0C8
SFLASH_AV_PAIRS_8B73	0x0FFF0C9
SFLASH_AV_PAIRS_8B74	0x0FFF0CA
SFLASH_AV_PAIRS_8B75	0x0FFF0CB
SFLASH_AV_PAIRS_8B76	0x0FFF0CC
SFLASH_AV_PAIRS_8B77	0x0FFF0CD
SFLASH_AV_PAIRS_8B78	0x0FFF0CE
SFLASH_AV_PAIRS_8B79	0x0FFF0CF
SFLASH_AV_PAIRS_8B80	0x0FFF0D0
SFLASH_AV_PAIRS_8B81	0x0FFF0D1
SFLASH_AV_PAIRS_8B82	0x0FFF0D2
SFLASH_AV_PAIRS_8B83	0x0FFF0D3
SFLASH_AV_PAIRS_8B84	0x0FFF0D4
SFLASH_CSDV2_CSD1_ADC_TRIM1	0x0FFF0D4
SFLASH_AV_PAIRS_8B85	0x0FFF0D5
SFLASH_CSDV2_CSD1_ADC_TRIM2	0x0FFF0D5

Register Name	Address
SFLASH_AV_PAIRS_8B86	0x0FFF0D6
SFLASH_AV_PAIRS_8B87	0x0FFF0D7
SFLASH_AV_PAIRS_8B88	0x0FFF0D8
SFLASH_AV_PAIRS_8B89	0x0FFF0D9
SFLASH_AV_PAIRS_8B90	0x0FFF0DA
SFLASH_AV_PAIRS_8B91	0x0FFF0DB
SFLASH_AV_PAIRS_8B92	0x0FFF0DC
SFLASH_AV_PAIRS_8B93	0x0FFF0DD
SFLASH_AV_PAIRS_8B94	0x0FFF0DE
SFLASH_AV_PAIRS_8B95	0x0FFF0DF
SFLASH_AV_PAIRS_8B96	0x0FFF0E0
SFLASH_AV_PAIRS_8B97	0x0FFF0E1
SFLASH_AV_PAIRS_8B98	0x0FFF0E2
SFLASH_AV_PAIRS_8B99	0x0FFF0E3
SFLASH_AV_PAIRS_8B100	0x0FFF0E4
SFLASH_AV_PAIRS_8B101	0x0FFF0E5
SFLASH_AV_PAIRS_8B102	0x0FFF0E6
SFLASH_AV_PAIRS_8B103	0x0FFF0E7
SFLASH_AV_PAIRS_8B104	0x0FFF0E8
SFLASH_AV_PAIRS_8B105	0x0FFF0E9
SFLASH_AV_PAIRS_8B106	0x0FFF0EA
SFLASH_AV_PAIRS_8B107	0x0FFF0EB
SFLASH_AV_PAIRS_8B108	0x0FFF0EC
SFLASH_AV_PAIRS_8B109	0x0FFF0ED
SFLASH_AV_PAIRS_8B110	0x0FFF0EE
SFLASH_AV_PAIRS_8B111	0x0FFF0EF
SFLASH_AV_PAIRS_8B112	0x0FFF0F0
SFLASH_AV_PAIRS_8B113	0x0FFF0F1
SFLASH_AV_PAIRS_8B114	0x0FFF0F2
SFLASH_AV_PAIRS_8B115	0x0FFF0F3
SFLASH_AV_PAIRS_8B116	0x0FFF0F4
SFLASH_AV_PAIRS_8B117	0x0FFF0F5
SFLASH_AV_PAIRS_8B118	0x0FFF0F6
SFLASH_AV_PAIRS_8B119	0x0FFF0F7
SFLASH_AV_PAIRS_8B120	0x0FFF0F8
SFLASH_AV_PAIRS_8B121	0x0FFF0F9
SFLASH_AV_PAIRS_8B122	0x0FFF0FA
SFLASH_AV_PAIRS_8B123	0x0FFF0FB
SFLASH_AV_PAIRS_8B124	0x0FFF0FC
SFLASH_AV_PAIRS_8B125	0x0FFF0FD
SFLASH_AV_PAIRS_8B126	0x0FFF0FE
SFLASH_AV_PAIRS_8B127	0x0FFF0FF

Register Name	Address
SFLASH_AV_PAIRS_32B0	0x0FFF100
SFLASH_AV_PAIRS_32B1	0x0FFF104
SFLASH_AV_PAIRS_32B2	0x0FFF108
SFLASH_AV_PAIRS_32B3	0x0FFF10C
SFLASH_AV_PAIRS_32B4	0x0FFF110
SFLASH_AV_PAIRS_32B5	0x0FFF114
SFLASH_AV_PAIRS_32B6	0x0FFF118
SFLASH_AV_PAIRS_32B7	0x0FFF11C
SFLASH_AV_PAIRS_32B8	0x0FFF120
SFLASH_AV_PAIRS_32B9	0x0FFF124
SFLASH_AV_PAIRS_32B10	0x0FFF128
SFLASH_AV_PAIRS_32B11	0x0FFF12C
SFLASH_AV_PAIRS_32B12	0x0FFF130
SFLASH_AV_PAIRS_32B13	0x0FFF134
SFLASH_AV_PAIRS_32B14	0x0FFF138
SFLASH_AV_PAIRS_32B15	0x0FFF13C
SFLASH_CPUSS_WOUNDING	0x0FFF140
SFLASH_SILICON_ID	0x0FFF144
SFLASH_CPUSS_PRIV_RAM	0x0FFF148
SFLASH_CPUSS_PRIV_ROM_BROM	0x0FFF14A
SFLASH_CPUSS_PRIV_FLASH	0x0FFF14C
SFLASH_CPUSS_PRIV_ROM_SROM	0x0FFF14E
SFLASH_HIB_KEY_DELAY	0x0FFF150
SFLASH_DPSLP_KEY_DELAY	0x0FFF152
SFLASH_SWD_CONFIG	0x0FFF154
SFLASH_SWD_LISTEN	0x0FFF158
SFLASH_FLASH_START	0x0FFF15C
SFLASH_CSDV2_CSD0_ADC_TRIM1	0x0FFF160
SFLASH_CSDV2_CSD0_ADC_TRIM2	0x0FFF161
SFLASH_SAR_TEMP_MULTIPLIER	0x0FFF164
SFLASH_SAR_TEMP_OFFSET	0x0FFF166
SFLASH_SKIP_CHECKSUM	0x0FFF169
SFLASH_INITIAL_PWR_BG_TRIM1	0x0FFF16A
SFLASH_INITIAL_PWR_BG_TRIM1_INV	0x0FFF16B
SFLASH_INITIAL_PWR_BG_TRIM2	0x0FFF16C
SFLASH_INITIAL_PWR_BG_TRIM2_INV	0x0FFF16D
SFLASH_INITIAL_SPCIF_TRIM_M0_DAC0	0x0FFF16E
SFLASH_INITIAL_SPCIF_TRIM_M0_DAC0_INV	0x0FFF16F
SFLASH_PROT_VIRGINKEY0	0x0FFF170
SFLASH_PROT_VIRGINKEY1	0x0FFF171
SFLASH_PROT_VIRGINKEY2	0x0FFF172
SFLASH_PROT_VIRGINKEY3	0x0FFF173

Register Name	Address
SFLASH_PROT_VIRGINKEY4	0x0FFF174
SFLASH_PROT_VIRGINKEY5	0x0FFF175
SFLASH_PROT_VIRGINKEY6	0x0FFF176
SFLASH_PROT_VIRGINKEY7	0x0FFF177
SFLASH_DIE_LOT0	0x0FFF178
SFLASH_DIE_LOT1	0x0FFF179
SFLASH_DIE_LOT2	0x0FFF17A
SFLASH_DIE_WAFER	0x0FFF17B
SFLASH_DIE_X	0x0FFF17C
SFLASH_DIE_Y	0x0FFF17D
SFLASH_DIE_SORT	0x0FFF17E
SFLASH_DIE_MINOR	0x0FFF17F
SFLASH_PE_TE_DATA0	0x0FFF180
SFLASH_PE_TE_DATA1	0x0FFF181
SFLASH_PE_TE_DATA2	0x0FFF182
SFLASH_PE_TE_DATA3	0x0FFF183
SFLASH_PE_TE_DATA4	0x0FFF184
SFLASH_PE_TE_DATA5	0x0FFF185
SFLASH_PE_TE_DATA6	0x0FFF186
SFLASH_PE_TE_DATA7	0x0FFF187
SFLASH_PE_TE_DATA8	0x0FFF188
SFLASH_PE_TE_DATA9	0x0FFF189
SFLASH_PE_TE_DATA10	0x0FFF18A
SFLASH_PE_TE_DATA11	0x0FFF18B
SFLASH_PE_TE_DATA12	0x0FFF18C
SFLASH_PE_TE_DATA13	0x0FFF18D
SFLASH_PE_TE_DATA14	0x0FFF18E
SFLASH_PE_TE_DATA15	0x0FFF18F
SFLASH_PE_TE_DATA16	0x0FFF190
SFLASH_PE_TE_DATA17	0x0FFF191
SFLASH_PE_TE_DATA18	0x0FFF192
SFLASH_PE_TE_DATA19	0x0FFF193
SFLASH_PE_TE_DATA20	0x0FFF194
SFLASH_PE_TE_DATA21	0x0FFF195
SFLASH_PE_TE_DATA22	0x0FFF196
SFLASH_PE_TE_DATA23	0x0FFF197
SFLASH_PE_TE_DATA24	0x0FFF198
SFLASH_PE_TE_DATA25	0x0FFF199
SFLASH_PE_TE_DATA26	0x0FFF19A
SFLASH_PE_TE_DATA27	0x0FFF19B
SFLASH_PE_TE_DATA28	0x0FFF19C
SFLASH_PE_TE_DATA29	0x0FFF19D

Register Name	Address
SFLASH_PE_TE_DATA30	0x0FFF19E
SFLASH_PE_TE_DATA31	0x0FFF19F
SFLASH_PP	0x0FFF1A0
SFLASH_E	0x0FFF1A4
SFLASH_P	0x0FFF1A8
SFLASH_EA_E	0x0FFF1AC
SFLASH_EA_P	0x0FFF1B0
SFLASH_ES_E	0x0FFF1B4
SFLASH_ES_P_EO	0x0FFF1B8
SFLASH_IMO_TRIM_USBMODE_24	0x0FFF1BE
SFLASH_IMO_TRIM_USBMODE_48	0x0FFF1BF
SFLASH_IMO_TCTRIM_LT0	0x0FFF1CC
SFLASH_IMO_TCTRIM_LT1	0x0FFF1CD
SFLASH_IMO_TCTRIM_LT2	0x0FFF1CE
SFLASH_IMO_TCTRIM_LT3	0x0FFF1CF
SFLASH_IMO_TCTRIM_LT4	0x0FFF1D0
SFLASH_IMO_TCTRIM_LT5	0x0FFF1D1
SFLASH_IMO_TCTRIM_LT6	0x0FFF1D2
SFLASH_IMO_TCTRIM_LT7	0x0FFF1D3
SFLASH_IMO_TCTRIM_LT8	0x0FFF1D4
SFLASH_IMO_TCTRIM_LT9	0x0FFF1D5
SFLASH_IMO_TCTRIM_LT10	0x0FFF1D6
SFLASH_IMO_TCTRIM_LT11	0x0FFF1D7
SFLASH_IMO_TCTRIM_LT12	0x0FFF1D8
SFLASH_IMO_TCTRIM_LT13	0x0FFF1D9
SFLASH_IMO_TCTRIM_LT14	0x0FFF1DA
SFLASH_IMO_TCTRIM_LT15	0x0FFF1DB
SFLASH_IMO_TCTRIM_LT16	0x0FFF1DC
SFLASH_IMO_TCTRIM_LT17	0x0FFF1DD
SFLASH_IMO_TCTRIM_LT18	0x0FFF1DE
SFLASH_IMO_TCTRIM_LT19	0x0FFF1DF
SFLASH_IMO_TCTRIM_LT20	0x0FFF1E0
SFLASH_IMO_TCTRIM_LT21	0x0FFF1E1
SFLASH_IMO_TCTRIM_LT22	0x0FFF1E2
SFLASH_IMO_TCTRIM_LT23	0x0FFF1E3
SFLASH_IMO_TCTRIM_LT24	0x0FFF1E4
SFLASH_IMO_TRIM_LT0	0x0FFF1E5
SFLASH_IMO_TRIM_LT1	0x0FFF1E6
SFLASH_IMO_TRIM_LT2	0x0FFF1E7
SFLASH_IMO_TRIM_LT3	0x0FFF1E8
SFLASH_IMO_TRIM_LT4	0x0FFF1E9
SFLASH_IMO_TRIM_LT5	0x0FFF1EA

Register Name	Address
SFLASH_IMO_TRIM_LT6	0x0FFF1EB
SFLASH_IMO_TRIM_LT7	0x0FFF1EC
SFLASH_IMO_TRIM_LT8	0x0FFF1ED
SFLASH_IMO_TRIM_LT9	0x0FFF1EE
SFLASH_IMO_TRIM_LT10	0x0FFF1EF
SFLASH_IMO_TRIM_LT11	0x0FFF1F0
SFLASH_IMO_TRIM_LT12	0x0FFF1F1
SFLASH_IMO_TRIM_LT13	0x0FFF1F2
SFLASH_IMO_TRIM_LT14	0x0FFF1F3
SFLASH_IMO_TRIM_LT15	0x0FFF1F4
SFLASH_IMO_TRIM_LT16	0x0FFF1F5
SFLASH_IMO_TRIM_LT17	0x0FFF1F6
SFLASH_IMO_TRIM_LT18	0x0FFF1F7
SFLASH_IMO_TRIM_LT19	0x0FFF1F8
SFLASH_IMO_TRIM_LT20	0x0FFF1F9
SFLASH_IMO_TRIM_LT21	0x0FFF1FA
SFLASH_IMO_TRIM_LT22	0x0FFF1FB
SFLASH_IMO_TRIM_LT23	0x0FFF1FC
SFLASH_IMO_TRIM_LT24	0x0FFF1FD
SFLASH_CHECKSUM	0x0FFF1FE

## 21.1.1 SFLASH\_PROT\_ROW0

Per Page Write Protection

Address: 0x0FFF000

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.2 SFLASH\_PROT\_ROW1

Per Page Write Protection

Address: 0x0FFF001

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.3 SFLASH\_PROT\_ROW2

Per Page Write Protection

Address: 0x0FFF002

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.4 SFLASH\_PROT\_ROW3

Per Page Write Protection

Address: 0x0FFF003

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.5 SFLASH\_PROT\_ROW4

Per Page Write Protection

Address: 0x0FFF004

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.6 SFLASH\_PROT\_ROW5

Per Page Write Protection

Address: 0x0FFF005

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.7 SFLASH\_PROT\_ROW6

Per Page Write Protection

Address: 0x0FFF006

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.8 SFLASH\_PROT\_ROW7

Per Page Write Protection

Address: 0x0FFF007

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.9 SFLASH\_PROT\_ROW8

Per Page Write Protection

Address: 0x0FFF008

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.10 SFLASH\_PROT\_ROW9

Per Page Write Protection

Address: 0x0FFF009

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.11 SFLASH\_PROT\_ROW10

Per Page Write Protection

Address: 0x0FFF00A

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.12 SFLASH\_PROT\_ROW11

Per Page Write Protection

Address: 0x0FFF00B

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.13 SFLASH\_PROT\_ROW12

Per Page Write Protection

Address: 0x0FFF00C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.14 SFLASH\_PROT\_ROW13

Per Page Write Protection

Address: 0x0FFF00D

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.15 SFLASH\_PROT\_ROW14

Per Page Write Protection

Address: 0x0FFF00E

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.16 SFLASH\_PROT\_ROW15

Per Page Write Protection

Address: 0x0FFF00F

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.17 SFLASH\_PROT\_ROW16

Per Page Write Protection

Address: 0x0FFFF010

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.18 SFLASH\_PROT\_ROW17

Per Page Write Protection

Address: 0x0FFFF011

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.19 SFLASH\_PROT\_ROW18

Per Page Write Protection

Address: 0x0FFF012

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.20 SFLASH\_PROT\_ROW19

Per Page Write Protection

Address: 0x0FFF013

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.21 SFLASH\_PROT\_ROW20

Per Page Write Protection

Address: 0x0FFF014

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.22 SFLASH\_PROT\_ROW21

Per Page Write Protection

Address: 0x0FFF015

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.23 SFLASH\_PROT\_ROW22

Per Page Write Protection

Address: 0x0FFF016

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.24 SFLASH\_PROT\_ROW23

Per Page Write Protection

Address: 0x0FFFF017

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.25 SFLASH\_PROT\_ROW24

Per Page Write Protection

Address: 0x0FFF018

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.26 SFLASH\_PROT\_ROW25

Per Page Write Protection

Address: 0x0FFF019

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.27 SFLASH\_PROT\_ROW26

Per Page Write Protection

Address: 0x0FFF01A

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.28 SFLASH\_PROT\_ROW27

Per Page Write Protection

Address: 0x0FFFF01B

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.29 SFLASH\_PROT\_ROW28

Per Page Write Protection

Address: 0x0FFFF01C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.30 SFLASH\_PROT\_ROW29

Per Page Write Protection

Address: 0x0FFFF01D

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.31 SFLASH\_PROT\_ROW30

Per Page Write Protection

Address: 0x0FFFF01E

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.32 SFLASH\_PROT\_ROW31

Per Page Write Protection

Address: 0x0FFFF01F

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.33 SFLASH\_PROT\_ROW32

Per Page Write Protection

Address: 0x0FFF020

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.34 SFLASH\_PROT\_ROW33

Per Page Write Protection

Address: 0x0FFF021

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.35 SFLASH\_PROT\_ROW34

Per Page Write Protection

Address: 0x0FFF022

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.36 SFLASH\_PROT\_ROW35

Per Page Write Protection

Address: 0x0FFF023

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.37 SFLASH\_PROT\_ROW36

Per Page Write Protection

Address: 0x0FFF024

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.38 SFLASH\_PROT\_ROW37

Per Page Write Protection

Address: 0x0FFF025

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.39 SFLASH\_PROT\_ROW38

Per Page Write Protection

Address: 0x0FFF026

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.40 SFLASH\_PROT\_ROW39

Per Page Write Protection

Address: 0x0FFFF027

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.41 SFLASH\_PROT\_ROW40

Per Page Write Protection

Address: 0x0FFF028

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.42 SFLASH\_PROT\_ROW41

Per Page Write Protection

Address: 0x0FFF029

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.43 SFLASH\_PROT\_ROW42

Per Page Write Protection

Address: 0x0FFF02A

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.44 SFLASH\_PROT\_ROW43

Per Page Write Protection

Address: 0x0FFF02B

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.45 SFLASH\_PROT\_ROW44

Per Page Write Protection

Address: 0x0FFF02C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.46 SFLASH\_PROT\_ROW45

Per Page Write Protection

Address: 0x0FFFF02D

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.47 SFLASH\_PROT\_ROW46

Per Page Write Protection

Address: 0x0FFF02E

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.48 SFLASH\_PROT\_ROW47

Per Page Write Protection

Address: 0x0FFFF02F

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.49 SFLASH\_PROT\_ROW48

Per Page Write Protection

Address: 0x0FFF030

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.50 SFLASH\_PROT\_ROW49

Per Page Write Protection

Address: 0x0FFFF031

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.51 SFLASH\_PROT\_ROW50

Per Page Write Protection

Address: 0x0FFF032

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.52 SFLASH\_PROT\_ROW51

Per Page Write Protection

Address: 0x0FFF033

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.53 SFLASH\_PROT\_ROW52

Per Page Write Protection

Address: 0x0FFF034

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.54 SFLASH\_PROT\_ROW53

Per Page Write Protection

Address: 0x0FFF035

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.55 SFLASH\_PROT\_ROW54

Per Page Write Protection

Address: 0x0FFF036

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.56 SFLASH\_PROT\_ROW55

Per Page Write Protection

Address: 0x0FFFF037

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.57 SFLASH\_PROT\_ROW56

Per Page Write Protection

Address: 0x0FFF038

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.58 SFLASH\_PROT\_ROW57

Per Page Write Protection

Address: 0x0FFF039

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.59 SFLASH\_PROT\_ROW58

Per Page Write Protection

Address: 0x0FFF03A

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.60 SFLASH\_PROT\_ROW59

Per Page Write Protection

Address: 0x0FFF03B

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.61 SFLASH\_PROT\_ROW60

Per Page Write Protection

Address: 0x0FFF03C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.62 SFLASH\_PROT\_ROW61

Per Page Write Protection

Address: 0x0FFFF03D

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.63 SFLASH\_PROT\_ROW62

Per Page Write Protection

Address: 0x0FFF03E

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.64 SFLASH\_PROT\_ROW63

Per Page Write Protection

Address: 0x0FFFF03F

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Protection Data (1b per page) Default Value: X

## 21.1.65 SFLASH\_PROT\_PROTECTION

Protection Level

Address: 0x0FFF07F

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	
HW Access	None						None	
Name	None [7:2]						PROT_LEVEL [1:0]	

Bits	Name	Description
1 : 0	PROT_LEVEL	<p>Current Protection Mode - note that encoding is different from CPUSS_PROTECTION !!            Default Value: X</p> <p><b>0x0: OPEN:</b>            System is in OPEN mode</p> <p><b>0x1: VIRGIN:</b>            System is in VIRGIN mode</p> <p><b>0x2: PROTECTED:</b>            System is in PROTECTED mode</p> <p><b>0x3: KILL:</b>            System is in KILL mode</p>

## 21.1.66 SFLASH\_AV\_PAIRS\_8B0

8b Addr/Value pair Section

Address: 0x0FFF080

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.67 SFLASH\_AV\_PAIRS\_8B1

8b Addr/Value pair Section

Address: 0x0FFF081

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.68 SFLASH\_AV\_PAIRS\_8B2

8b Addr/Value pair Section

Address: 0x0FFF082

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.69 SFLASH\_AV\_PAIRS\_8B3

8b Addr/Value pair Section

Address: 0x0FFF083

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.70 SFLASH\_AV\_PAIRS\_8B4

8b Addr/Value pair Section

Address: 0x0FFF084

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.71 SFLASH\_AV\_PAIRS\_8B5

8b Addr/Value pair Section

Address: 0x0FFF085

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.72 SFLASH\_AV\_PAIRS\_8B6

8b Addr/Value pair Section

Address: 0x0FFF086

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.73 SFLASH\_AV\_PAIRS\_8B7

8b Addr/Value pair Section

Address: 0x0FFF087

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.74 SFLASH\_AV\_PAIRS\_8B8

8b Addr/Value pair Section

Address: 0x0FFF088

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.75 SFLASH\_AV\_PAIRS\_8B9

8b Addr/Value pair Section

Address: 0x0FFF089

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.76 SFLASH\_AV\_PAIRS\_8B10

8b Addr/Value pair Section

Address: 0x0FFF08A

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.77 SFLASH\_AV\_PAIRS\_8B11

8b Addr/Value pair Section

Address: 0x0FFF08B

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.78 SFLASH\_AV\_PAIRS\_8B12

8b Addr/Value pair Section

Address: 0x0FFF08C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.79 SFLASH\_AV\_PAIRS\_8B13

8b Addr/Value pair Section

Address: 0x0FFF08D

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.80 SFLASH\_AV\_PAIRS\_8B14

8b Addr/Value pair Section

Address: 0x0FFF08E

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.81 SFLASH\_AV\_PAIRS\_8B15

8b Addr/Value pair Section

Address: 0x0FFFF08F

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.82 SFLASH\_AV\_PAIRS\_8B16

8b Addr/Value pair Section

Address: 0x0FFF090

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.83 SFLASH\_AV\_PAIRS\_8B17

8b Addr/Value pair Section

Address: 0x0FFFF091

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.84 SFLASH\_AV\_PAIRS\_8B18

8b Addr/Value pair Section

Address: 0x0FFF092

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.85 SFLASH\_AV\_PAIRS\_8B19

8b Addr/Value pair Section

Address: 0x0FFFF093

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.86 SFLASH\_AV\_PAIRS\_8B20

8b Addr/Value pair Section

Address: 0x0FFF094

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.87 SFLASH\_AV\_PAIRS\_8B21

8b Addr/Value pair Section

Address: 0x0FFF095

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.88 SFLASH\_AV\_PAIRS\_8B22

8b Addr/Value pair Section

Address: 0x0FFFF096

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.89 SFLASH\_AV\_PAIRS\_8B23

8b Addr/Value pair Section

Address: 0x0FFFF097

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.90 SFLASH\_AV\_PAIRS\_8B24

8b Addr/Value pair Section

Address: 0x0FFF098

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.91 SFLASH\_AV\_PAIRS\_8B25

8b Addr/Value pair Section

Address: 0x0FFFF099

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.92 SFLASH\_AV\_PAIRS\_8B26

8b Addr/Value pair Section

Address: 0x0FFF09A

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.93 SFLASH\_AV\_PAIRS\_8B27

8b Addr/Value pair Section

Address: 0x0FFF09B

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.94 SFLASH\_AV\_PAIRS\_8B28

8b Addr/Value pair Section

Address: 0x0FFF09C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.95 SFLASH\_AV\_PAIRS\_8B29

8b Addr/Value pair Section

Address: 0x0FFF09D

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.96 SFLASH\_AV\_PAIRS\_8B30

8b Addr/Value pair Section

Address: 0x0FFF09E

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.97 SFLASH\_AV\_PAIRS\_8B31

8b Addr/Value pair Section

Address: 0x0FFFF09F

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.98 SFLASH\_AV\_PAIRS\_8B32

8b Addr/Value pair Section

Address: 0x0FFF0A0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.99 SFLASH\_AV\_PAIRS\_8B33

8b Addr/Value pair Section

Address: 0x0FFF0A1

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.100 SFLASH\_AV\_PAIRS\_8B34

8b Addr/Value pair Section

Address: 0x0FFF0A2

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.101 SFLASH\_AV\_PAIRS\_8B35

8b Addr/Value pair Section

Address: 0x0FFF0A3

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.102 SFLASH\_AV\_PAIRS\_8B36

8b Addr/Value pair Section

Address: 0x0FFF0A4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.103 SFLASH\_AV\_PAIRS\_8B37

8b Addr/Value pair Section

Address: 0x0FFF0A5

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.104 SFLASH\_AV\_PAIRS\_8B38

8b Addr/Value pair Section

Address: 0x0FFF0A6

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.105 SFLASH\_AV\_PAIRS\_8B39

8b Addr/Value pair Section

Address: 0x0FFF0A7

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.106 SFLASH\_AV\_PAIRS\_8B40

8b Addr/Value pair Section

Address: 0x0FFF0A8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.107 SFLASH\_AV\_PAIRS\_8B41

8b Addr/Value pair Section

Address: 0x0FFF0A9

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.108 SFLASH\_AV\_PAIRS\_8B42

8b Addr/Value pair Section

Address: 0x0FFFF0AA

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.109 SFLASH\_AV\_PAIRS\_8B43

8b Addr/Value pair Section

Address: 0x0FFFF0AB

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.110 SFLASH\_AV\_PAIRS\_8B44

8b Addr/Value pair Section

Address: 0x0FFFF0AC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.111 SFLASH\_AV\_PAIRS\_8B45

8b Addr/Value pair Section

Address: 0x0FFFF0AD

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.112 SFLASH\_AV\_PAIRS\_8B46

8b Addr/Value pair Section

Address: 0x0FFFF0AE

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.113 SFLASH\_AV\_PAIRS\_8B47

8b Addr/Value pair Section

Address: 0x0FFFF0AF

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.114 SFLASH\_AV\_PAIRS\_8B48

8b Addr/Value pair Section

Address: 0x0FFF0B0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.115 SFLASH\_AV\_PAIRS\_8B49

8b Addr/Value pair Section

Address: 0x0FFF0B1

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.116 SFLASH\_AV\_PAIRS\_8B50

8b Addr/Value pair Section

Address: 0x0FFF0B2

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.117 SFLASH\_AV\_PAIRS\_8B51

8b Addr/Value pair Section

Address: 0x0FFF0B3

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.118 SFLASH\_AV\_PAIRS\_8B52

8b Addr/Value pair Section

Address: 0x0FFF0B4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.119 SFLASH\_AV\_PAIRS\_8B53

8b Addr/Value pair Section

Address: 0x0FFF0B5

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.120 SFLASH\_AV\_PAIRS\_8B54

8b Addr/Value pair Section

Address: 0x0FFF0B6

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.121 SFLASH\_AV\_PAIRS\_8B55

8b Addr/Value pair Section

Address: 0x0FFF0B7

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.122 SFLASH\_AV\_PAIRS\_8B56

8b Addr/Value pair Section

Address: 0x0FFF0B8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.123 SFLASH\_AV\_PAIRS\_8B57

8b Addr/Value pair Section

Address: 0x0FFF0B9

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.124 SFLASH\_AV\_PAIRS\_8B58

8b Addr/Value pair Section

Address: 0x0FFFF0BA

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.125 SFLASH\_AV\_PAIRS\_8B59

8b Addr/Value pair Section

Address: 0x0FFF0BB

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.126 SFLASH\_AV\_PAIRS\_8B60

8b Addr/Value pair Section

Address: 0x0FFFF0BC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.127 SFLASH\_AV\_PAIRS\_8B61

8b Addr/Value pair Section

Address: 0x0FFFF0BD

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.128 SFLASH\_AV\_PAIRS\_8B62

8b Addr/Value pair Section

Address: 0x0FFFF0BE

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.129 SFLASH\_AV\_PAIRS\_8B63

8b Addr/Value pair Section

Address: 0x0FFF0BF

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.130 SFLASH\_AV\_PAIRS\_8B64

8b Addr/Value pair Section

Address: 0x0FFFF0C0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.131 SFLASH\_AV\_PAIRS\_8B65

8b Addr/Value pair Section

Address: 0x0FFFF0C1

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.132 SFLASH\_AV\_PAIRS\_8B66

8b Addr/Value pair Section

Address: 0x0FFFF0C2

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.133 SFLASH\_AV\_PAIRS\_8B67

8b Addr/Value pair Section

Address: 0x0FFF0C3

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.134 SFLASH\_AV\_PAIRS\_8B68

8b Addr/Value pair Section

Address: 0x0FFFF0C4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.135 SFLASH\_AV\_PAIRS\_8B69

8b Addr/Value pair Section

Address: 0x0FFFF0C5

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.136 SFLASH\_AV\_PAIRS\_8B70

8b Addr/Value pair Section

Address: 0x0FFFF0C6

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.137 SFLASH\_AV\_PAIRS\_8B71

8b Addr/Value pair Section

Address: 0x0FFFF0C7

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.138 SFLASH\_AV\_PAIRS\_8B72

8b Addr/Value pair Section

Address: 0x0FFFF0C8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.139 SFLASH\_AV\_PAIRS\_8B73

8b Addr/Value pair Section

Address: 0x0FFFF0C9

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.140 SFLASH\_AV\_PAIRS\_8B74

8b Addr/Value pair Section

Address: 0x0FFFF0CA

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.141 SFLASH\_AV\_PAIRS\_8B75

8b Addr/Value pair Section

Address: 0x0FFFF0CB

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.142 SFLASH\_AV\_PAIRS\_8B76

8b Addr/Value pair Section

Address: 0x0FFFF0CC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.143 SFLASH\_AV\_PAIRS\_8B77

8b Addr/Value pair Section

Address: 0x0FFFF0CD

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.144 SFLASH\_AV\_PAIRS\_8B78

8b Addr/Value pair Section

Address: 0x0FFFF0CE

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.145 SFLASH\_AV\_PAIRS\_8B79

8b Addr/Value pair Section

Address: 0x0FFFF0CF

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.146 SFLASH\_AV\_PAIRS\_8B80

8b Addr/Value pair Section

Address: 0x0FFFF0D0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.147 SFLASH\_AV\_PAIRS\_8B81

8b Addr/Value pair Section

Address: 0x0FFFF0D1

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.148 SFLASH\_AV\_PAIRS\_8B82

8b Addr/Value pair Section

Address: 0x0FFFF0D2

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.149 SFLASH\_AV\_PAIRS\_8B83

8b Addr/Value pair Section

Address: 0x0FFFF0D3

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.150 SFLASH\_AV\_PAIRS\_8B84

8b Addr/Value pair Section

Address: 0x0FFF0D4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.151 SFLASH\_CSDV2\_CSD1\_ADC\_TRIM1

CSDV2 CSD1 ADC TRIM 1

Address: 0x0FFF0D4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	RW			RW				
<b>HW Access</b>	None			None				
<b>Name</b>	ADCTRIM_2p4V_2_0 [7:5]			ADCTRIM_1p2V [4:0]				

Bits	Name	Description
7 : 5	ADCTRIM_2p4V_2_0	1.2V trim data - low order 3 bits of 5 bit field Default Value: X
4 : 0	ADCTRIM_1p2V	1.2V trim data Default Value: X

## 21.1.152 SFLASH\_AV\_PAIRS\_8B85

8b Addr/Value pair Section

Address: 0x0FFFF0D5

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.153 SFLASH\_CSDV2\_CSD1\_ADC\_TRIM2

CSDV2 CSD1 ADC TRIM2

Address: 0x0FFF0D5

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	None		None				
<b>Name</b>	None	ADCTRIM_2p4V_5_4 [6:5]		ADCTRIM_3p84V_2_0 [4:0]				

Bits	Name	Description
6 : 5	ADCTRIM_2p4V_5_4	1.2V trim data - high order 2 bits of 5 bit field Default Value: X
4 : 0	ADCTRIM_3p84V_2_0	1.2V trim data Default Value: X

## 21.1.154 SFLASH\_AV\_PAIRS\_8B86

8b Addr/Value pair Section

Address: 0x0FFFF0D6

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.155 SFLASH\_AV\_PAIRS\_8B87

8b Addr/Value pair Section

Address: 0x0FFFF0D7

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.156 SFLASH\_AV\_PAIRS\_8B88

8b Addr/Value pair Section

Address: 0x0FFFF0D8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.157 SFLASH\_AV\_PAIRS\_8B89

8b Addr/Value pair Section

Address: 0x0FFFF0D9

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.158 SFLASH\_AV\_PAIRS\_8B90

8b Addr/Value pair Section

Address: 0x0FFFF0DA

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.159 SFLASH\_AV\_PAIRS\_8B91

8b Addr/Value pair Section

Address: 0x0FFFF0DB

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.160 SFLASH\_AV\_PAIRS\_8B92

8b Addr/Value pair Section

Address: 0x0FFFF0DC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.161 SFLASH\_AV\_PAIRS\_8B93

8b Addr/Value pair Section

Address: 0x0FFFF0DD

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.162 SFLASH\_AV\_PAIRS\_8B94

8b Addr/Value pair Section

Address: 0x0FFFF0DE

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.163 SFLASH\_AV\_PAIRS\_8B95

8b Addr/Value pair Section

Address: 0x0FFFF0DF

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.164 SFLASH\_AV\_PAIRS\_8B96

8b Addr/Value pair Section

Address: 0x0FFF0E0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.165 SFLASH\_AV\_PAIRS\_8B97

8b Addr/Value pair Section

Address: 0x0FFF0E1

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.166 SFLASH\_AV\_PAIRS\_8B98

8b Addr/Value pair Section

Address: 0x0FFF0E2

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.167 SFLASH\_AV\_PAIRS\_8B99

8b Addr/Value pair Section

Address: 0x0FFF0E3

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.168 SFLASH\_AV\_PAIRS\_8B100

8b Addr/Value pair Section

Address: 0x0FFF0E4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.169 SFLASH\_AV\_PAIRS\_8B101

8b Addr/Value pair Section

Address: 0x0FFF0E5

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.170 SFLASH\_AV\_PAIRS\_8B102

8b Addr/Value pair Section

Address: 0x0FFF0E6

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.171 SFLASH\_AV\_PAIRS\_8B103

8b Addr/Value pair Section

Address: 0x0FFF0E7

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.172 SFLASH\_AV\_PAIRS\_8B104

8b Addr/Value pair Section

Address: 0x0FFF0E8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.173 SFLASH\_AV\_PAIRS\_8B105

8b Addr/Value pair Section

Address: 0x0FFF0E9

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.174 SFLASH\_AV\_PAIRS\_8B106

8b Addr/Value pair Section

Address: 0x0FFFF0EA

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.175 SFLASH\_AV\_PAIRS\_8B107

8b Addr/Value pair Section

Address: 0x0FFFF0EB

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.176 SFLASH\_AV\_PAIRS\_8B108

8b Addr/Value pair Section

Address: 0x0FFFF0EC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.177 SFLASH\_AV\_PAIRS\_8B109

8b Addr/Value pair Section

Address: 0x0FFFF0ED

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.178 SFLASH\_AV\_PAIRS\_8B110

8b Addr/Value pair Section

Address: 0x0FFFF0EE

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.179 SFLASH\_AV\_PAIRS\_8B111

8b Addr/Value pair Section

Address: 0x0FFF0EF

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.180 SFLASH\_AV\_PAIRS\_8B112

8b Addr/Value pair Section

Address: 0x0FFF0F0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.181 SFLASH\_AV\_PAIRS\_8B113

8b Addr/Value pair Section

Address: 0x0FFF0F1

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.182 SFLASH\_AV\_PAIRS\_8B114

8b Addr/Value pair Section

Address: 0x0FFF0F2

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.183 SFLASH\_AV\_PAIRS\_8B115

8b Addr/Value pair Section

Address: 0x0FFF0F3

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.184 SFLASH\_AV\_PAIRS\_8B116

8b Addr/Value pair Section

Address: 0x0FFF0F4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.185 SFLASH\_AV\_PAIRS\_8B117

8b Addr/Value pair Section

Address: 0x0FFF0F5

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.186 SFLASH\_AV\_PAIRS\_8B118

8b Addr/Value pair Section

Address: 0x0FFF0F6

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.187 SFLASH\_AV\_PAIRS\_8B119

8b Addr/Value pair Section

Address: 0x0FFF0F7

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.188 SFLASH\_AV\_PAIRS\_8B120

8b Addr/Value pair Section

Address: 0x0FFF0F8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.189 SFLASH\_AV\_PAIRS\_8B121

8b Addr/Value pair Section

Address: 0x0FFF0F9

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.190 SFLASH\_AV\_PAIRS\_8B122

8b Addr/Value pair Section

Address: 0x0FFF0FA

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.191 SFLASH\_AV\_PAIRS\_8B123

8b Addr/Value pair Section

Address: 0x0FFF0FB

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.192 SFLASH\_AV\_PAIRS\_8B124

8b Addr/Value pair Section

Address: 0x0FFFF0FC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.193 SFLASH\_AV\_PAIRS\_8B125

8b Addr/Value pair Section

Address: 0x0FFFF0FD

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.194 SFLASH\_AV\_PAIRS\_8B126

8b Addr/Value pair Section

Address: 0x0FFF0FE

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.195 SFLASH\_AV\_PAIRS\_8B127

8b Addr/Value pair Section

Address: 0x0FFFF0FF

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	Address or Value Byte Default Value: X

## 21.1.196 SFLASH\_AV\_PAIRS\_32B0

32b Addr/Value pair Section

Address: 0x0FFF100

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA32 [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	DATA32 [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	DATA32 [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	None							
Name	DATA32 [31:24]							

Bits	Name	Description
31 : 0	DATA32	Address or Value Word Default Value: X

## 21.1.197 SFLASH\_AV\_PAIRS\_32B1

32b Addr/Value pair Section

Address: 0x0FFF104

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA32 [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	DATA32 [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	DATA32 [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	None							
Name	DATA32 [31:24]							

Bits	Name	Description
31 : 0	DATA32	Address or Value Word Default Value: X

## 21.1.198 SFLASH\_AV\_PAIRS\_32B2

32b Addr/Value pair Section

Address: 0x0FFF108

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA32 [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	DATA32 [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	DATA32 [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	None							
Name	DATA32 [31:24]							

Bits	Name	Description
31 : 0	DATA32	Address or Value Word Default Value: X

## 21.1.199 SFLASH\_AV\_PAIRS\_32B3

32b Addr/Value pair Section

Address: 0x0FFFF10C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA32 [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	DATA32 [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	DATA32 [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	None							
Name	DATA32 [31:24]							

Bits	Name	Description
31 : 0	DATA32	Address or Value Word Default Value: X

## 21.1.200 SFLASH\_AV\_PAIRS\_32B4

32b Addr/Value pair Section

Address: 0x0FFFF110

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA32 [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	DATA32 [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	DATA32 [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	None							
Name	DATA32 [31:24]							

Bits	Name	Description
31 : 0	DATA32	Address or Value Word Default Value: X

## 21.1.201 SFLASH\_AV\_PAIRS\_32B5

32b Addr/Value pair Section

Address: 0x0FFFF114

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA32 [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	DATA32 [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	DATA32 [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	None							
Name	DATA32 [31:24]							

Bits	Name	Description
31 : 0	DATA32	Address or Value Word Default Value: X

## 21.1.202 SFLASH\_AV\_PAIRS\_32B6

32b Addr/Value pair Section

Address: 0x0FFFF118

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA32 [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	DATA32 [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	DATA32 [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	None							
Name	DATA32 [31:24]							

Bits	Name	Description
31 : 0	DATA32	Address or Value Word Default Value: X

## 21.1.203 SFLASH\_AV\_PAIRS\_32B7

32b Addr/Value pair Section

Address: 0x0FFFF11C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA32 [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	DATA32 [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	DATA32 [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	None							
Name	DATA32 [31:24]							

Bits	Name	Description
31 : 0	DATA32	Address or Value Word Default Value: X

## 21.1.204 SFLASH\_AV\_PAIRS\_32B8

32b Addr/Value pair Section

Address: 0x0FFF120

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA32 [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	DATA32 [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	DATA32 [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	None							
Name	DATA32 [31:24]							

Bits	Name	Description
31 : 0	DATA32	Address or Value Word Default Value: X

## 21.1.205 SFLASH\_AV\_PAIRS\_32B9

32b Addr/Value pair Section

Address: 0x0FFF124

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA32 [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	DATA32 [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	DATA32 [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	None							
Name	DATA32 [31:24]							

Bits	Name	Description
31 : 0	DATA32	Address or Value Word Default Value: X

## 21.1.206 SFLASH\_AV\_PAIRS\_32B10

32b Addr/Value pair Section

Address: 0x0FFF128

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA32 [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	DATA32 [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	DATA32 [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	None							
Name	DATA32 [31:24]							

Bits	Name	Description
31 : 0	DATA32	Address or Value Word Default Value: X

## 21.1.207 SFLASH\_AV\_PAIRS\_32B11

32b Addr/Value pair Section

Address: 0x0FFFF12C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA32 [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	DATA32 [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	DATA32 [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	None							
Name	DATA32 [31:24]							

Bits	Name	Description
31 : 0	DATA32	Address or Value Word Default Value: X

## 21.1.208 SFLASH\_AV\_PAIRS\_32B12

32b Addr/Value pair Section

Address: 0x0FFF130

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA32 [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	DATA32 [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	DATA32 [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	None							
Name	DATA32 [31:24]							

Bits	Name	Description
31 : 0	DATA32	Address or Value Word Default Value: X

## 21.1.209 SFLASH\_AV\_PAIRS\_32B13

32b Addr/Value pair Section

Address: 0x0FFF134

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA32 [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	DATA32 [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	DATA32 [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	None							
Name	DATA32 [31:24]							

Bits	Name	Description
31 : 0	DATA32	Address or Value Word Default Value: X

## 21.1.210 SFLASH\_AV\_PAIRS\_32B14

32b Addr/Value pair Section

Address: 0x0FFF138

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA32 [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	DATA32 [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	DATA32 [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	None							
Name	DATA32 [31:24]							

Bits	Name	Description
31 : 0	DATA32	Address or Value Word Default Value: X

## 21.1.211 SFLASH\_AV\_PAIRS\_32B15

32b Addr/Value pair Section

Address: 0x0FFFF13C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA32 [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	DATA32 [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	DATA32 [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	None							
Name	DATA32 [31:24]							

Bits	Name	Description
31 : 0	DATA32	Address or Value Word Default Value: X

## 21.1.212 SFLASH\_CPUSS\_WOUNDING

CPUSS Wounding Register

Address: 0x0FFF140

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA32 [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	DATA32 [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	DATA32 [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	None							
Name	DATA32 [31:24]							

Bits	Name	Description
31 : 0	DATA32	Data to use for register Default Value: X

## 21.1.213 SFLASH\_SILICON\_ID

Silicon ID

Address: 0x0FFF144

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	ID [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	ID [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	ID	Silicon ID Default Value: X

## 21.1.214 SFLASH\_CPUSS\_PRIV\_RAM

RAM Privileged Limit

Address: 0x0FFFF148

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	RAM_PROT_LIMIT [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							RW
HW Access	None							R
Name	None [15:9]							RAM_PROT_LIMIT

Bits	Name	Description
8 : 0	RAM_PROT_LIMIT	<p>Indicates the limit where the privileged area of SRAM starts in increments of 256 Bytes.</p> <p>"0": Entire SRAM is Privileged.</p> <p>"1": First 256 Bytes are User accessible.</p> <p>Any number larger than the size of the SRAM indicates that the entire SRAM is user mode accessible.</p> <p>Default Value: 0</p>

## 21.1.215 SFLASH\_CPUSS\_PRIV\_ROM\_BROM

Boot ROM Privileged Limit

Address: 0x0FFF14A

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	BROM_PROT_LIMIT [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	Name	Description
7 : 0	BROM_PROT_LIMIT	<p>Indicates the limit where the privileged area of the Boot ROM partition starts in increments of 256 Bytes.</p> <p>"0": Entire Boot ROM is Privileged.</p> <p>"1": First 256 Bytes are User accessible.</p> <p>...</p> <p>BROM_PROT_LIMIT &gt;= "Boot ROM partition capacity": Entire Boot ROM partition is user mode accessible.</p> <p>Default Value: 0</p>

## 21.1.216 SFLASH\_CPUSS\_PRIV\_FLASH

Flash Privileged Limit

Address: 0x0FFFF14C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	FLASH_PROT_LIMIT [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None					RW		
HW Access	None					R		
Name	None [15:11]					FLASH_PROT_LIMIT [10:8]		

Bits	Name	Description
10 : 0	FLASH_PROT_LIMIT	<p>Indicates the limit where the privileged area of flash starts in increments of 256 Bytes.</p> <p>"0": Entire flash is Privileged.</p> <p>"1": First 256 Bytes are User accessible.</p> <p>Any number larger than the size of the flash indicates that the entire flash is user mode accessible. Note that SuperVisory rows are always User accessible.</p> <p>If FLASH_PROT_LIMIT defines a non-empty privileged area, the boot ROM will assume that a system call table exists at the beginning of the Flash privileged area and use it for all SystemCalls made using SYSREQ.</p> <p>Default Value: 0</p>

## 21.1.217 SFLASH\_CPUSS\_PRIV\_ROM\_SROM

System ROM Privileged Limit

Address: 0x0FFFF14E

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	SROM_PROT_LIMIT [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						SROM_PROT_LIMIT [9:8]	

Bits	Name	Description
9 : 0	SROM_PROT_LIMIT	<p>Indicates the limit where the privileged area of System ROM partition starts in increments of 256 Bytes. The limit is wrt. the start of the ROM memory (start of the Boot ROM partition).</p> <p>SROM_PROT_LIMIT * 256 Byte &lt;= "Boot ROM partition capacity": Entire System ROM is Privileged.</p> <p>SROM_PROT_LIMIT * 256 Byte &gt; "Boot ROM partition capacity": First SROM_PROT_LIMIT * 256 - "Boot ROM partition capacity" Bytes are User accessible.</p> <p>...</p> <p>SROM_PROT_LIMIT &gt;= "ROM capacity": Entire System ROM is user mode accessible.</p> <p>Default Value: 0</p>

## 21.1.218 SFLASH\_HIB\_KEY\_DELAY

Hibernate wakeup value for PWR\_KEY\_DELAY

Address: 0x0FFFF150

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	WAKEUP_HOLDOFF [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						WAKEUP_HOLDOFF [9:8]	

Bits	Name	Description
9 : 0	WAKEUP_HOLDOFF	Delay (in 12MHz IMO clock cycles) to wait for references to settle on wakeup from hibernate/deepsleep. PBOD is ignored and system does not resume until this delay expires. Note that the same delay on POR is hard-coded. Default Value: X

## 21.1.219 SFLASH\_DPSLP\_KEY\_DELAY

DeepSleep wakeup value for PWR\_KEY\_DELAY

Address: 0x0FFF152

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	WAKEUP_HOLDOFF [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						WAKEUP_HOLDOFF [9:8]	

Bits	Name	Description
9 : 0	WAKEUP_HOLDOFF	Delay (in 12MHz IMO clock cycles) to wait for references to settle on wakeup from hibernate/deepsleep. PBOD is ignored and system does not resume until this delay expires. Note that the same delay on POR is hard-coded. Default Value: X

## 21.1.220 SFLASH\_SWD\_CONFIG

SWD pinout selector (not present in TSG4/TSG5-M)

Address: 0x0FFF154

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							RW
HW Access	None							None
Name	None [7:1]							SWD_SELECT

Bits	Name	Description
0	SWD_SELECT	0: Use Primary SWD location 1: Use Alternate SWD location Default Value: X

## 21.1.221 SFLASH\_SWD\_LISTEN

Listen Window Length

Address: 0x0FFF158

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	CYCLES [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	CYCLES [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	CYCLES [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	None							
Name	CYCLES [31:24]							

Bits	Name	Description
31 : 0	CYCLES	Number of clock cycles Default Value: X

## 21.1.222 SFLASH\_FLASH\_START

Flash Image Start Address

Address: 0x0FFFF15C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	ADDRESS [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	ADDRESS [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	ADDRESS [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	None							
Name	ADDRESS [31:24]							

Bits	Name	Description
31 : 0	ADDRESS	Start Address Default Value: X

## 21.1.223 SFLASH\_CSDV2\_CSD0\_ADC\_TRIM1

CSDv2 CSD0 ADC Trim 2

Address: 0x0FFF160

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	RW			RW				
<b>HW Access</b>	None			None				
<b>Name</b>	ADCTRIM_2p4V_2_0 [7:5]			ADCTRIM_1p2V [4:0]				

Bits	Name	Description
7 : 5	ADCTRIM_2p4V_2_0	1.2V trim data - low order 3 bits of 5 bit field Default Value: X
4 : 0	ADCTRIM_1p2V	1.2V trim data Default Value: X

## 21.1.224 SFLASH\_CSDV2\_CSD0\_ADC\_TRIM2

CSDv2 CSD0 ADC Trim 1

Address: 0x0FFF161

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	None		None				
<b>Name</b>	None	ADCTRIM_2p4V_5_4 [6:5]		ADCTRIM_3p84V_2_0 [4:0]				

Bits	Name	Description
6 : 5	ADCTRIM_2p4V_5_4	1.2V trim data - high order 2 bits of 5 bit field Default Value: X
4 : 0	ADCTRIM_3p84V_2_0	1.2V trim data Default Value: X

## 21.1.225 SFLASH\_SAR\_TEMP\_MULTIPLIER

SAR Temperature Sensor Multiplication Factor

Address: 0x0FFF164

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	TEMP_MULTIPLIER [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	TEMP_MULTIPLIER [15:8]							

Bits	Name	Description
15 : 0	TEMP_MULTIPLIER	Multiplier value for SAR temperature sensor in fixed point 0.16 format. Note: this field exists in products that contain SAR (m0s8sar) only. Default Value: X

## 21.1.226 SFLASH\_SAR\_TEMP\_OFFSET

SAR Temperature Sensor Offset

Address: 0x0FFF166

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	TEMP_OFFSET [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	TEMP_OFFSET [15:8]							

Bits	Name	Description
15 : 0	TEMP_OFFSET	Offset value for SAR temperature sensor in fixed point 10.6 format. Note: this field exists in products that contain SAR (m0s8sar) only. Default Value: X

## 21.1.227 SFLASH\_SKIP\_CHECKSUM

Checksum Skip Option Register

Address: 0x0FFF169

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	SKIP [7:0]							

Bits	Name	Description
7 : 0	SKIP	0: Perform checksum check (see CHECKSUM field below) 1: Skip checksum check >1: Undefined - do not use Default Value: X

## 21.1.228 SFLASH\_INITIAL\_PWR\_BG\_TRIM1

SRSSLT BG Vref trim used during boot

Address: 0x0FFF16A

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None		RW					
<b>HW Access</b>	None		R					
<b>Name</b>	None [7:6]		REF_ITRIM [5:0]					

Bits	Name	Description
5 : 0	REF_ITRIM	See PWR_BG_TRIM2 in SRSSLT Default Value: 0

## 21.1.229 SFLASH\_INITIAL\_PWR\_BG\_TRIM1\_INV

SRSSLT BG Vref trim used during boot

Address: 0x0FFF16B

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None		RW					
<b>HW Access</b>	None		R					
<b>Name</b>	None [7:6]		REF_ITRIM [5:0]					

Bits	Name	Description
5 : 0	REF_ITRIM	See PWR_BG_TRIM2 in SRSSLT Default Value: 0

## 21.1.230 SFLASH\_INITIAL\_PWR\_BG\_TRIM2

SRSSLT BG Iref trim used during boot

Address: 0x0FFF16C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None		RW					
<b>HW Access</b>	None		R					
<b>Name</b>	None [7:6]		REF_ITRIM [5:0]					

Bits	Name	Description
5 : 0	REF_ITRIM	See PWR_BG_TRIM2 in SRSSLT Default Value: 0

## 21.1.231 SFLASH\_INITIAL\_PWR\_BG\_TRIM2\_INV

SRSSLT BG Iref trim used during boot

Address: 0x0FFF16D

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None		RW					
<b>HW Access</b>	None		R					
<b>Name</b>	None [7:6]		REF_ITRIM [5:0]					

Bits	Name	Description
5 : 0	REF_ITRIM	See PWR_BG_TRIM2 in SRSSLT Default Value: 0

## 21.1.232 SFLASH\_INITIAL\_SPCIF\_TRIM\_M0\_DAC0

FLASH IDAC trim used during boot

Address: 0x0FFF16E

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	RW			RW				
<b>HW Access</b>	R			R				
<b>Name</b>	SLOPE [7:5]			IDAC [4:0]				

Bits	Name	Description
7 : 5	SLOPE	See SPCIF_TRIM1 Default Value: 0
4 : 0	IDAC	See SPCIF_TRIM1 Default Value: 0

## 21.1.233 SFLASH\_INITIAL\_SPCIF\_TRIM\_M0\_DAC0\_INV

FLASH IDAC trim used during boot

Address: 0x0FFFF16F

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	RW			RW				
<b>HW Access</b>	R			R				
<b>Name</b>	SLOPE [7:5]			IDAC [4:0]				

Bits	Name	Description
7 : 5	SLOPE	See SPCIF_TRIM1 Default Value: 0
4 : 0	IDAC	See SPCIF_TRIM1 Default Value: 0

## 21.1.234 SFLASH\_PROT\_VIRGINKEY0

Virgin Protection Mode Key

Address: 0x0FFF170

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	KEY8 [7:0]							

Bits	Name	Description
7 : 0	KEY8	Key Byte Default Value: X

## 21.1.235 SFLASH\_PROT\_VIRGINKEY1

Virgin Protection Mode Key

Address: 0x0FFF171

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	KEY8 [7:0]							

Bits	Name	Description
7 : 0	KEY8	Key Byte Default Value: X

## 21.1.236 SFLASH\_PROT\_VIRGINKEY2

Virgin Protection Mode Key

Address: 0x0FFF172

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	KEY8 [7:0]							

Bits	Name	Description
7 : 0	KEY8	Key Byte Default Value: X

## 21.1.237 SFLASH\_PROT\_VIRGINKEY3

Virgin Protection Mode Key

Address: 0x0FFF173

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	KEY8 [7:0]							

Bits	Name	Description
7 : 0	KEY8	Key Byte Default Value: X

## 21.1.238 SFLASH\_PROT\_VIRGINKEY4

Virgin Protection Mode Key

Address: 0x0FFF174

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	KEY8 [7:0]							

Bits	Name	Description
7 : 0	KEY8	Key Byte Default Value: X

## 21.1.239 SFLASH\_PROT\_VIRGINKEY5

Virgin Protection Mode Key

Address: 0x0FFF175

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	KEY8 [7:0]							

Bits	Name	Description
7 : 0	KEY8	Key Byte Default Value: X

## 21.1.240 SFLASH\_PROT\_VIRGINKEY6

Virgin Protection Mode Key

Address: 0x0FFF176

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	KEY8 [7:0]							

Bits	Name	Description
7 : 0	KEY8	Key Byte Default Value: X

## 21.1.241 SFLASH\_PROT\_VIRGINKEY7

Virgin Protection Mode Key

Address: 0x0FFFF177

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	KEY8 [7:0]							

Bits	Name	Description
7 : 0	KEY8	Key Byte Default Value: X

## 21.1.242 SFLASH\_DIE\_LOT0

Lot Number (3 bytes)

Address: 0x0FFF178

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	LOT [7:0]							

Bits	Name	Description
7 : 0	LOT	Lot Number Byte Default Value: X

## 21.1.243 SFLASH\_DIE\_LOT1

Lot Number (3 bytes)

Address: 0x0FFF179

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	LOT [7:0]							

Bits	Name	Description
7 : 0	LOT	Lot Number Byte Default Value: X

## 21.1.244 SFLASH\_DIE\_LOT2

Lot Number (3 bytes)

Address: 0x0FFF17A

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	LOT [7:0]							

Bits	Name	Description
7 : 0	LOT	Lot Number Byte Default Value: X

## 21.1.245 SFLASH\_DIE\_WAFER

Wafer Number

Address: 0x0FFF17B

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	WAFER [7:0]							

Bits	Name	Description
7 : 0	WAFER	Wafer Number Default Value: X

## 21.1.246 SFLASH\_DIE\_X

X Position on Wafer, CRI Pass/Fail Bin

Address: 0x0FFFF17C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	X [7:0]							

Bits	Name	Description
7 : 0	X	X Position Default Value: X

## 21.1.247 SFLASH\_DIE\_Y

Y Position on Wafer, CHI Pass/Fail Bin

Address: 0x0FFF17D

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	Y [7:0]							

Bits	Name	Description
7 : 0	Y	Y Position Default Value: X

## 21.1.248 SFLASH\_DIE\_SORT

Sort1/2/3 Pass/Fail Bin

Address: 0x0FFFF17E

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None		RW	RW	RW	RW	RW	RW
<b>HW Access</b>	None		None	None	None	None	None	None
<b>Name</b>	None [7:6]		ENG_PASS	CHI_PASS	CRI_PASS	S3_PASS	S2_PASS	S1_PASS

Bits	Name	Description
5	ENG_PASS	ENG Pass Bin Default Value: X
4	CHI_PASS	CHI Pass Bin (1) or 0 (Fail Bin) Default Value: X
3	CRI_PASS	CRI Pass Bin (1) or 0 (Fail Bin) Default Value: X
2	S3_PASS	SORT3 Pass Bin (1) or 0 (Fail Bin) Default Value: X
1	S2_PASS	SORT2 Pass Bin (1) or 0 (Fail Bin) Default Value: X
0	S1_PASS	SORT1 Pass Bin (1) or 0 (Fail Bin) Default Value: X

## 21.1.249 SFLASH\_DIE\_MINOR

Minor Revision Number

Address: 0x0FFF17F

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	MINOR [7:0]							

Bits	Name	Description
7 : 0	MINOR	Minor revision number Default Value: X

## 21.1.250 SFLASH\_PE\_TE\_DATA0

PE/TE Data

Address: 0x0FFF180

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.251 SFLASH\_PE\_TE\_DATA1

PE/TE Data

Address: 0x0FFF181

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.252 SFLASH\_PE\_TE\_DATA2

PE/TE Data

Address: 0x0FFF182

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.253 SFLASH\_PE\_TE\_DATA3

PE/TE Data

Address: 0x0FFF183

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.254 SFLASH\_PE\_TE\_DATA4

PE/TE Data

Address: 0x0FFF184

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.255 SFLASH\_PE\_TE\_DATA5

PE/TE Data

Address: 0x0FFF185

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.256 SFLASH\_PE\_TE\_DATA6

PE/TE Data

Address: 0x0FFF186

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.257 SFLASH\_PE\_TE\_DATA7

PE/TE Data

Address: 0x0FFF187

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.258 SFLASH\_PE\_TE\_DATA8

PE/TE Data

Address: 0x0FFF188

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.259 SFLASH\_PE\_TE\_DATA9

PE/TE Data

Address: 0x0FFF189

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.260 SFLASH\_PE\_TE\_DATA10

PE/TE Data

Address: 0x0FFF18A

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.261 SFLASH\_PE\_TE\_DATA11

PE/TE Data

Address: 0x0FFF18B

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.262 SFLASH\_PE\_TE\_DATA12

PE/TE Data

Address: 0x0FFF18C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.263 SFLASH\_PE\_TE\_DATA13

PE/TE Data

Address: 0x0FFF18D

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.264 SFLASH\_PE\_TE\_DATA14

PE/TE Data

Address: 0x0FFF18E

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.265 SFLASH\_PE\_TE\_DATA15

PE/TE Data

Address: 0x0FFF18F

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.266 SFLASH\_PE\_TE\_DATA16

PE/TE Data

Address: 0x0FFF190

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.267 SFLASH\_PE\_TE\_DATA17

PE/TE Data

Address: 0x0FFF191

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	RW							
<b>HW Access</b>	None							
<b>Name</b>	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.268 SFLASH\_PE\_TE\_DATA18

PE/TE Data

Address: 0x0FFF192

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.269 SFLASH\_PE\_TE\_DATA19

PE/TE Data

Address: 0x0FFF193

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.270 SFLASH\_PE\_TE\_DATA20

PE/TE Data

Address: 0x0FFF194

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.271 SFLASH\_PE\_TE\_DATA21

PE/TE Data

Address: 0x0FFF195

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.272 SFLASH\_PE\_TE\_DATA22

PE/TE Data

Address: 0x0FFF196

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.273 SFLASH\_PE\_TE\_DATA23

PE/TE Data

Address: 0x0FFF197

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.274 SFLASH\_PE\_TE\_DATA24

PE/TE Data

Address: 0x0FFF198

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.275 SFLASH\_PE\_TE\_DATA25

PE/TE Data

Address: 0x0FFF199

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.276 SFLASH\_PE\_TE\_DATA26

PE/TE Data

Address: 0x0FFF19A

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.277 SFLASH\_PE\_TE\_DATA27

PE/TE Data

Address: 0x0FFF19B

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.278 SFLASH\_PE\_TE\_DATA28

PE/TE Data

Address: 0x0FFF19C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.279 SFLASH\_PE\_TE\_DATA29

PE/TE Data

Address: 0x0FFF19D

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.280 SFLASH\_PE\_TE\_DATA30

PE/TE Data

Address: 0x0FFF19E

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.281 SFLASH\_PE\_TE\_DATA31

PE/TE Data

Address: 0x0FFF19F

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							

Bits	Name	Description
7 : 0	DATA8	PE/TE Data Default Value: X

## 21.1.282 SFLASH\_PP

Preprogram Settings

Address: 0x0FFF1A0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	PERIOD [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	PERIOD [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	PERIOD [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW				RW			
HW Access	None				None			
Name	NDAC [31:28]				PDAC [27:24]			

Bits	Name	Description
31 : 28	NDAC	NDAC input. Each increment in NDAC causes an increase of ~0.10V in VNEG Default Value: X
27 : 24	PDAC	PDAC input. Each increment in PDAC causes an increase of ~0.10V in VPOS Default Value: X
23 : 0	PERIOD	Period of timer in clk_spdif_timer ticks. For regular FLASH, clock is 36MHz from dedicated oscillator. For FLASH-Lite, clock is same as clk_hf, which must be set to 48MHz for 48MHz devices and 12MHz for max 16MHz devices Default Value: X

## 21.1.283 SFLASH\_E

Erase Settings

Address: 0x0FFF1A4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	PERIOD [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	PERIOD [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	PERIOD [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW				RW			
HW Access	None				None			
Name	NDAC [31:28]				PDAC [27:24]			

Bits	Name	Description
31 : 28	NDAC	NDAC input. Each increment in NDAC causes an increase of ~0.10V in VNEG Default Value: X
27 : 24	PDAC	PDAC input. Each increment in PDAC causes an increase of ~0.10V in VPOS Default Value: X
23 : 0	PERIOD	Period of timer in clk_spdif_timer ticks. For regular FLASH, clock is 36MHz from dedicated oscillator. For FLASH-Lite, clock is same as clk_hf, which must be set to 48MHz for 48MHz devices and 12MHz for max 16MHz devices Default Value: X

## 21.1.284 SFLASH\_P

Program Settings

Address: 0x0FFF1A8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	PERIOD [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	PERIOD [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	PERIOD [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW				RW			
HW Access	None				None			
Name	NDAC [31:28]				PDAC [27:24]			

Bits	Name	Description
31 : 28	NDAC	NDAC input. Each increment in NDAC causes an increase of ~0.10V in VNEG Default Value: X
27 : 24	PDAC	PDAC input. Each increment in PDAC causes an increase of ~0.10V in VPOS Default Value: X
23 : 0	PERIOD	Period of timer in clk_spdif_timer ticks. For regular FLASH, clock is 36MHz from dedicated oscillator. For FLASH-Lite, clock is same as clk_hf, which must be set to 48MHz for 48MHz devices and 12MHz for max 16MHz devices Default Value: X

## 21.1.285 SFLASH\_EA\_E

Erase All - Erase Settings

Address: 0x0FFFF1AC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	PERIOD [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	PERIOD [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	PERIOD [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW				RW			
HW Access	None				None			
Name	NDAC [31:28]				PDAC [27:24]			

Bits	Name	Description
31 : 28	NDAC	NDAC input. Each increment in NDAC causes an increase of ~0.10V in VNEG Default Value: X
27 : 24	PDAC	PDAC input. Each increment in PDAC causes an increase of ~0.10V in VPOS Default Value: X
23 : 0	PERIOD	Period of timer in clk_spdif_timer ticks. For regular FLASH, clock is 36MHz from dedicated oscillator. For FLASH-Lite, clock is same as clk_hf, which must be set to 48MHz for 48MHz devices and 12MHz for max 16MHz devices Default Value: X

## 21.1.286 SFLASH\_EA\_P

Erase All - Program Settings

Address: 0x0FFF1B0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	PERIOD [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	PERIOD [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	PERIOD [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW				RW			
HW Access	None				None			
Name	NDAC [31:28]				PDAC [27:24]			

Bits	Name	Description
31 : 28	NDAC	NDAC input. Each increment in NDAC causes an increase of ~0.10V in VNEG Default Value: X
27 : 24	PDAC	PDAC input. Each increment in PDAC causes an increase of ~0.10V in VPOS Default Value: X
23 : 0	PERIOD	Period of timer in clk_spdif_timer ticks. For regular FLASH, clock is 36MHz from dedicated oscillator. For FLASH-Lite, clock is same as clk_hf, which must be set to 48MHz for 48MHz devices and 12MHz for max 16MHz devices Default Value: X

## 21.1.287 SFLASH\_ES\_E

Erase Sector - Erase Settings

Address: 0x0FFF1B4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	PERIOD [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	PERIOD [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	PERIOD [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW				RW			
HW Access	None				None			
Name	NDAC [31:28]				PDAC [27:24]			

Bits	Name	Description
31 : 28	NDAC	NDAC input. Each increment in NDAC causes an increase of ~0.10V in VNEG Default Value: X
27 : 24	PDAC	PDAC input. Each increment in PDAC causes an increase of ~0.10V in VPOS Default Value: X
23 : 0	PERIOD	Period of timer in clk_spdif_timer ticks. For regular FLASH, clock is 36MHz from dedicated oscillator. For FLASH-Lite, clock is same as clk_hf, which must be set to 48MHz for 48MHz devices and 12MHz for max 16MHz devices Default Value: X

## 21.1.288 SFLASH\_ES\_P\_EO

Erase Sector - Program EO Settings

Address: 0x0FFF1B8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	PERIOD [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	PERIOD [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	None							
Name	PERIOD [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW				RW			
HW Access	None				None			
Name	NDAC [31:28]				PDAC [27:24]			

Bits	Name	Description
31 : 28	NDAC	NDAC input. Each increment in NDAC causes an increase of ~0.10V in VNEG Default Value: X
27 : 24	PDAC	PDAC input. Each increment in PDAC causes an increase of ~0.10V in VPOS Default Value: X
23 : 0	PERIOD	Period of timer in clk_spdif_timer ticks. For regular FLASH, clock is 36MHz from dedicated oscillator. For FLASH-Lite, clock is same as clk_hf, which must be set to 48MHz for 48MHz devices and 12MHz for max 16MHz devices Default Value: X

## 21.1.289 SFLASH\_IMO\_TRIM\_USBMODE\_24

USB IMO TRIM 24MHz

Address: 0x0FFFF1BE

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	TRIM_24 [7:0]							

Bits	Name	Description
7 : 0	TRIM_24	TRIM value for IMO with USB at 24MHz Default Value: X

## 21.1.290 SFLASH\_IMO\_TRIM\_USBMODE\_48

USB IMO TRIM 48MHz

Address: 0x0FFFF1BF

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	TRIM_24 [7:0]							

Bits	Name	Description
7 : 0	TRIM_24	TRIM value for IMO with USB at 24MHz Default Value: X

## 21.1.291 SFLASH\_IMO\_TCTRIM\_LT0

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1CC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEP_SIZE [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEP_SIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.292 SFLASH\_IMO\_TCTRIM\_LT1

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1CD

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEP_SIZE [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEP_SIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.293 SFLASH\_IMO\_TCTRIM\_LT2

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1CE

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEP_SIZE [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEP_SIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.294 SFLASH\_IMO\_TCTRIM\_LT3

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1CF

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEP_SIZE [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEP_SIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.295 SFLASH\_IMO\_TCTRIM\_LT4

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEP_SIZE [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEP_SIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.296 SFLASH\_IMO\_TCTRIM\_LT5

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D1

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEP_SIZE [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEP_SIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.297 SFLASH\_IMO\_TCTRIM\_LT6

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D2

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEPSIZE [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.298 SFLASH\_IMO\_TCTRIM\_LT7

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D3

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEPsize [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEPsize	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.299 SFLASH\_IMO\_TCTRIM\_LT8

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEPWISE [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEPWISE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.300 SFLASH\_IMO\_TCTRIM\_LT9

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D5

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEPWISE [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEPWISE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.301 SFLASH\_IMO\_TCTRIM\_LT10

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D6

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEP_SIZE [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEP_SIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.302 SFLASH\_IMO\_TCTRIM\_LT11

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D7

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEPsize [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEPsize	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.303 SFLASH\_IMO\_TCTRIM\_LT12

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEPsize [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEPsize	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.304 SFLASH\_IMO\_TCTRIM\_LT13

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D9

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEP_SIZE [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEP_SIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.305 SFLASH\_IMO\_TCTRIM\_LT14

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1DA

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEPsize [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEPsize	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.306 SFLASH\_IMO\_TCTRIM\_LT15

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1DB

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEP_SIZE [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEP_SIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.307 SFLASH\_IMO\_TCTRIM\_LT16

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1DC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEP_SIZE [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEP_SIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.308 SFLASH\_IMO\_TCTRIM\_LT17

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1DD

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEPSIZE [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.309 SFLASH\_IMO\_TCTRIM\_LT18

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1DE

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEP_SIZE [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEP_SIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.310 SFLASH\_IMO\_TCTRIM\_LT19

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1DF

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEP_SIZE [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEP_SIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.311 SFLASH\_IMO\_TCTRIM\_LT20

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1E0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEPsize [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEPsize	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.312 SFLASH\_IMO\_TCTRIM\_LT21

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1E1

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEP_SIZE [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEP_SIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.313 SFLASH\_IMO\_TCTRIM\_LT22

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1E2

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEP_SIZE [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEP_SIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.314 SFLASH\_IMO\_TCTRIM\_LT23

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1E3

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEP_SIZE [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEP_SIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.315 SFLASH\_IMO\_TCTRIM\_LT24

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1E4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
<b>SW Access</b>	None	RW		RW				
<b>HW Access</b>	None	R		R				
<b>Name</b>	None	TCTRIM [6:5]		STEPsize [4:0]				

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEPsize	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 21.1.316 SFLASH\_IMO\_TRIM\_LT0

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1E5

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.317 SFLASH\_IMO\_TRIM\_LT1

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1E6

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.318 SFLASH\_IMO\_TRIM\_LT2

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1E7

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.319 SFLASH\_IMO\_TRIM\_LT3

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1E8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.320 SFLASH\_IMO\_TRIM\_LT4

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1E9

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.321 SFLASH\_IMO\_TRIM\_LT5

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1EA

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.322 SFLASH\_IMO\_TRIM\_LT6

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1EB

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.323 SFLASH\_IMO\_TRIM\_LT7

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1EC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.324 SFLASH\_IMO\_TRIM\_LT8

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1ED

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.325 SFLASH\_IMO\_TRIM\_LT9

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1EE

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.326 SFLASH\_IMO\_TRIM\_LT10

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1EF

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.327 SFLASH\_IMO\_TRIM\_LT11

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1F0

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.328 SFLASH\_IMO\_TRIM\_LT12

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1F1

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.329 SFLASH\_IMO\_TRIM\_LT13

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1F2

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.330 SFLASH\_IMO\_TRIM\_LT14

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1F3

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.331 SFLASH\_IMO\_TRIM\_LT15

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1F4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.332 SFLASH\_IMO\_TRIM\_LT16

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1F5

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.333 SFLASH\_IMO\_TRIM\_LT17

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1F6

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.334 SFLASH\_IMO\_TRIM\_LT18

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1F7

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.335 SFLASH\_IMO\_TRIM\_LT19

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1F8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.336 SFLASH\_IMO\_TRIM\_LT20

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1F9

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.337 SFLASH\_IMO\_TRIM\_LT21

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1FA

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.338 SFLASH\_IMO\_TRIM\_LT22

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1FB

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.339 SFLASH\_IMO\_TRIM\_LT23

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1FC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.340 SFLASH\_IMO\_TRIM\_LT24

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1FD

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	OFFSET [7:0]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X

## 21.1.341 SFLASH\_CHECKSUM

Boot Checksum

Address: 0x0FFFF1FE

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	CHECKSUM [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	None							
Name	CHECKSUM [15:8]							

Bits	Name	Description
15 : 0	CHECKSUM	Checksum of fixed data checked during boot. This checksum covers all of rows 1,2,3 of macro 0 + row 3 of macro 1 (except this checksum, and row 3 of macro 1 only if it exists). Default Value: X

## 22 SPC Interface (SPCIF) Registers



This section discusses the System Performance Controller Interface (SPCIF) registers. It lists all the registers in mapping tables, in address order.

### 22.1 Register Details

Register Name	Address
<a href="#">SPCIF_GEOMETRY</a>	0x40110000
<a href="#">SPCIF_INTR</a>	0x401107F0
<a href="#">SPCIF_INTR_SET</a>	0x401107F4
<a href="#">SPCIF_INTR_MASK</a>	0x401107F8
<a href="#">SPCIF_INTR_MASKED</a>	0x401107FC

## 22.1.1 SPCIF\_GEOMETRY

Flash/NVL geometry information

Address: 0x40110000

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	FLASH [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R		R					
HW Access	W		W					
Name	SFLASH [15:14]		FLASH [13:8]					

Bits	23	22	21	20	19	18	17	16
SW Access	R		R		R			
HW Access	W		W		W			
Name	FLASH_ROW [23:22]		NUM_FLASH [21:20]		SFLASH [19:16]			

Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	None	None						
Name	DE_CPD_LP	None [30:24]						

Bits	Name	Description
31	DE_CPD_LP	0': SRAM busy wait loop has not been copied. '1': Busy wait loop has been written into SRAM. Default Value: 0
23 : 22	FLASH_ROW	Page size in 64 Byte multiples. This field contains "1" indicating 128 Byte page size. Default Value: Undefined
21 : 20	NUM_FLASH	Number of flash macros. This field contains "0" which indicates 1 flash macro. Default Value: Undefined
19 : 14	SFLASH	Supervisory flash capacity in 256 Byte multiples. This field contains 0x3 for PSoC Analog Coprocessor which has 1KB of supervisory flash. Default Value: Undefined
13 : 0	FLASH	Regular flash capacity in 256 Byte multiples (device dependent). 0x3F: 16KB parts 0x7F: 32KB parts Default Value: Undefined

## 22.1.2 SPCIF\_INTR

SPCIF interrupt request register

Address: 0x401107F0

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							RW1C
HW Access	None							RW1S
Name	None [7:1]							TIMER

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
0	TIMER	Timer counter value reaches "0". Set to '1', when event is detected. Write INTR field with '1', to clear bit. Write INTR_SET field with '1', to set bit. Default Value: 0

## 22.1.3 SPCIF\_INTR\_SET

SPCIF interrupt set request register

Address: 0x401107F4

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							RW1S
HW Access	None							A
Name	None [7:1]							TIMER

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
0	TIMER	Write INTR_SET field with '1' to set corresponding INTR field. Default Value: 0

## 22.1.4 SPCIF\_INTR\_MASK

SPCIF interrupt mask register

Address: 0x401107F8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							RW
HW Access	None							R
Name	None [7:1]							TIMER

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
0	TIMER	Mask for corresponding field in INTR register. Default Value: 0

## 22.1.5 SPCIF\_INTR\_MASKED

SPCIF interrupt masked request register

Address: 0x401107FC

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access	None							W
Name	None [7:1]							TIMER

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
0	TIMER	Logical and of corresponding request and mask fields. Default Value: 0

## 23 System Resources Sub System Registers



This section discusses the System Resources Sub System (SRSS) registers. It lists all the registers in mapping tables, in address order.

### 23.1 Register Details

Register Name	Address
<a href="#">PWR_CONTROL</a>	0x40030000
<a href="#">PWR_KEY_DELAY</a>	0x40030004
<a href="#">TST_MODE</a>	0x40030014
<a href="#">CLK_SELECT</a>	0x40030028
<a href="#">CLK_ILO_CONFIG</a>	0x4003002C
<a href="#">CLK_IMO_CONFIG</a>	0x40030030
<a href="#">WDT_DISABLE_KEY</a>	0x40030038
<a href="#">WDT_COUNTER</a>	0x4003003C
<a href="#">WDT_MATCH</a>	0x40030040
<a href="#">SRSS_INTR</a>	0x40030044
<a href="#">SRSS_INTR_SET</a>	0x40030048
<a href="#">SRSS_INTR_MASK</a>	0x4003004C
<a href="#">RES_CAUSE</a>	0x40030054
<a href="#">CLK_IMO_SELECT</a>	0x40030F08
<a href="#">CLK_IMO_TRIM1</a>	0x40030F0C
<a href="#">CLK_IMO_TRIM2</a>	0x40030F10
<a href="#">CLK_IMO_TRIM3</a>	0x40030F18

## 23.1.1 PWR\_CONTROL

Power Mode Control

Address: 0x40030000

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		R	R	R			
HW Access	None		RW	RW	RW			
Name	None [7:6]		LPM_READ Y	DEBUG_SE SSION	POWER_MODE [3:0]			

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW	None			R		RW	RW
HW Access	A	None			RW		R	R
Name	EXT_VCCD	None [22:20]			SPARE [19:18]		OVER_TEM P_THRESH	OVER_TEM P_EN

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23	EXT_VCCD	Always write 0 except as noted below. Setting this bit turns off the active regulator and will lead to system reset (BOD) unless both Vddd and Vccd pins are supplied externally. This register bit only resets for XRES, POR, or a detected BOD. Default Value: 0
19 : 18	SPARE	Reserved bits Default Value: 0
17	OVER_TEMP_THRESH	Over-temperature threshold. 0: TEMP_HIGH condition occurs between 120C and 125C. 1: TEMP_HIGH condition occurs between 60C and 75C (used for testing). Default Value: 0
16	OVER_TEMP_EN	Enables the die over temperature sensor. Must be enabled when using the TEMP_HIGH interrupt. Default Value: 0

### 23.1.1 PWR\_CONTROL (continued)

5	LPM_READY	<p>Indicates whether the low power mode regulator is ready to enter DEEPSLEEP mode.</p> <p>0: If DEEPSLEEP mode is requested, device will enter SLEEP mode. When low power regulators are ready, device will automatically enter the originally requested mode.</p> <p>1: Normal operation.</p> <p>Default Value: 0</p>
4	DEBUG_SESSION	<p>Indicates whether a debug session is active (CDBGPWRUPREQ signal is 1)</p> <p>Default Value: 0</p> <p><b>0x0: NO_SESSION:</b> No debug session active</p> <p><b>0x1: SESSION_ACTIVE:</b> Debug session is active</p>
3 : 0	POWER_MODE	<p>Current power mode of the device. Note that this field cannot be read in all power modes.</p> <p>Default Value: 0</p> <p><b>0x0: RESET:</b> RESET state</p> <p><b>0x1: ACTIVE:</b> ACTIVE state</p> <p><b>0x2: SLEEP:</b> SLEEP state</p> <p><b>0x3: DEEP_SLEEP:</b> DEEP_SLEEP state</p>

## 23.1.2 PWR\_KEY\_DELAY

Power System Key Register

Address: 0x40030004

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	WAKEUP_HOLDOFF [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None						RW	
HW Access	None						R	
Name	None [15:10]						WAKEUP_HOLDOFF [9:8]	

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
9 : 0	WAKEUP_HOLDOFF	Delay to wait for references to settle on wakeup from deepsleep. BOD is ignored and system does not resume until this delay expires. Note that the same delay on POR is hard-coded. The default assumes the output of the predivider is 48MHz + 3%. Firmware may scale this setting according to the fastest actual clock frequency that can occur when waking from DEEPSLEEP. Default Value: 248

## 23.1.3 TST\_MODE

Test Mode Control Register

Address: 0x40030014

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None					R	None	
HW Access	None					RW	None	
Name	None [7:3]					SWD_CONNECTED	None [1:0]	

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW	R	None	RW	None			
HW Access	R	RW	None	A	None			
Name	TEST_MODE	TEST_KEY_DFT_EN	None	BLOCK_AL T_XRES	None [27:24]			

Bits	Name	Description
31	TEST_MODE	0: Normal operation mode 1: Test mode (any test mode) Setting this bit will prevent BootROM from yielding execution to Flash image. Default Value: 0
30	TEST_KEY_DFT_EN	Reserved bit Default Value: 0
28	BLOCK_ALT_XRES	Relevant only for parts that have the alternate XRES mechanism of overloading a GPIO pin temporarily as alternate XRES during test. When set, this bit blocks the alternate XRES function, such that the pin can be used for normal I/O. This register bit only resets for XRES, POR, or a detected BOD. Default Value: 0
2	SWD_CONNECTED	0: SWD not active 1: SWD activated (Line Reset & Connect sequence passed) Default Value: 0

## 23.1.4 CLK\_SELECT

Clock Select Register

Address: 0x40030028

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW		RW		RW	
HW Access	R		R		R		R	
Name	SYSCLK_DIV [7:6]		PUMP_SEL [5:4]		HFCLK_DIV [3:2]		HFCLK_SEL [1:0]	

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 6	SYSCLK_DIV	Select clk_sys prescaler value. Default Value: 0  <b>0x0: NO_DIV:</b> SYSCLK= HFCLK/1  <b>0x1: DIV_BY_2:</b> SYSCLK= HFCLK/2  <b>0x2: DIV_BY_4:</b> SYSCLK= HFCLK/4  <b>0x3: DIV_BY_8:</b> SYSCLK= HFCLK/8
5 : 4	PUMP_SEL	Selects clock source for charge pump clock (AMUX charge pump). This clock is not guaranteed to be glitch free when changing any of its sources or settings. Default Value: 0  <b>0x0: GND:</b> No clock, connect to gnd

### 23.1.4 CLK\_SELECT (continued)

		<b>0x1: IMO:</b> Use main IMO output
		<b>0x2: HFCLK:</b> Use HFCLK (using selected source after predivider but before prescaler)
3 : 2	HFCLK_DIV	Selects HFCLK predivider value. Default Value: 2
		<b>0x0: NO_DIV:</b> Transparent mode, feed through selected clock source w/o dividing.
		<b>0x1: DIV_BY_2:</b> Divide selected clock source by 2
		<b>0x2: DIV_BY_4:</b> Divide selected clock source by 4
		<b>0x3: DIV_BY_8:</b> Divide selected clock source by 8
1 : 0	HFCLK_SEL	Selects a source for HFCLK Default Value: 0
		<b>0x0: IMO:</b> IMO
		<b>0x1: EXTCLK:</b> EXTCLK
		<b>0x2: ECO:</b> Reserved bit - do not use

## 23.1.5 CLK\_ILO\_CONFIG

ILO Configuration

Address: 0x4003002C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	RW	None						
Name	ENABLE	None [30:24]						

Bits	Name	Description
31	ENABLE	Master enable for ILO oscillator. This bit is hardware set whenever the WD_DISABLE_KEY is not set to the magic value (0xACED8865). Default Value: 1

## 23.1.6 CLK\_IMO\_CONFIG

IMO Configuration

Address: 0x40030030

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							
HW Access	None							
Name	None [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW	None						
HW Access	R	None						
Name	ENABLE	None [30:24]						

Bits	Name	Description
31	ENABLE	Master enable for IMO oscillator. Clearing this bit will disable the IMO. Don't do this if the system is running off it. Default Value: 1

## 23.1.7 WDT\_DISABLE\_KEY

Watchdog Disable Key Register

Address: 0x40030038

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	KEY [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	KEY [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	KEY [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	KEY [31:24]							

Bits	Name	Description
31 : 0	KEY	Disables WDT reset when equal to 0xACED8865. The WDT reset functions normally for any other setting. Default Value: 0

## 23.1.8 WDT\_COUNTER

Watchdog Counter Register

Address: 0x4003003C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	COUNTER [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	COUNTER [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
15 : 0	COUNTER	Current value of WDT Counter Default Value: 0

## 23.1.9 WDT\_MATCH

Watchdog Match Register

Address: 0x40030040

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	MATCH [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	MATCH [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None				R			
Name	None [23:20]				IGNORE_BITS [19:16]			

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19 : 16	IGNORE_BITS	The number of MSB bits of the watchdog timer that are NOT checked against MATCH. This value provides control over the time-to-reset of the watchdog (which happens after 3 successive matches). Default Value: 0
15 : 0	MATCH	Match value for Watchdog counter. Every time WDT_COUNTER reaches MATCH an interrupt is generated. Two unserved interrupts will lead to a system reset (i.e. at the third match). Default Value: 4096

## 23.1.10 SRSS\_INTR

SRSS Interrupt Register

Address: 0x40030044

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1C	RW1C
HW Access	None						A	A
Name	None [7:2]						TEMP_HIGH	WDT_MATCH

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	TEMP_HIGH	Regulator over-temp interrupt. This interrupt can occur when a short circuit exists on the vccd pin or when extreme loads are applied on IO-cells causing the die to overheat. Firmware is encourage to shutdown all IO cells and then go to DeepSleep mode when this interrupt occurs if protection against such conditions is desired. Default Value: 0
0	WDT_MATCH	WDT Interrupt Request. This bit is set each time WDT_COUNTER==WDT_MATCH. Clearing this bit also feeds the watch dog. Missing 2 interrupts in a row will generate brown-out reset. It takes 2 SYSCLK cycles to update after a write 1 to clear. Default Value: 0

## 23.1.11 SRSS\_INTR\_SET

SRSS Interrupt Set Register

Address: 0x40030048

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW1S	None
HW Access	None						A	None
Name	None [7:2]						TEMP_HIGH	None

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	TEMP_HIGH	Writing 1 to this bit internally sets the overtemp interrupt. This can be observed by reading SRSS_INTR.TEMP_HIGH. This bit always reads back as zero. Default Value: 0

## 23.1.12 SRSS\_INTR\_MASK

SRSS Interrupt Mask Register

Address: 0x4003004C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [7:2]						TEMP_HIGH	WDT_MATCH

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	TEMP_HIGH	Masks REG_OVERTEMP interrupt Default Value: 0
0	WDT_MATCH	Clearing this bit will not forward the interrupt to the CPU. It will not, however, disable the WDT reset generation on 2 missed interrupts. Default Value: 0

## 23.1.13 RES\_CAUSE

Reset Cause Observation Register

Address: 0x40030054

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW1C	RW1C	None		RW1C
HW Access	None			A	A	None		A
Name	None [7:5]			RESET_SOFT	RESET_PROT_FAULT	None [2:1]		RESET_WDT

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4	RESET_SOFT	Cortex-M0 requested a system reset through it's SYSRESETREQ. This can be done via a debugger probe or in firmware. Default Value: 0
3	RESET_PROT_FAULT	A protection violation occurred that requires a RESET. This includes, but is not limited to, hitting a debug breakpoint while in Privileged Mode. Default Value: 0
0	RESET_WDT	A WatchDog Timer reset has occurred since last power cycle. Default Value: 0

## 23.1.14 CLK\_IMO\_SELECT

IMO Frequency Select Register

Address: 0x40030F08

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None					RW		
HW Access	None					R		
Name	None [7:3]					FREQ [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
2 : 0	FREQ	Select operating frequency Default Value: 0  <b>0x0: 24_MHZ:</b> IMO runs at 24 MHz  <b>0x1: 28_MHZ:</b> IMO runs at 28 MHz  <b>0x2: 32_MHZ:</b> IMO runs at 32 MHz  <b>0x3: 36_MHZ:</b> IMO runs at 36 MHz  <b>0x4: 40_MHZ:</b> IMO runs at 40 MHz  <b>0x5: 44_MHZ:</b> IMO runs at 44 MHz  <b>0x6: 48_MHZ:</b> IMO runs at 48 MHz

## 23.1.15 CLK\_IMO\_TRIM1

IMO Trim Register

Address: 0x40030F0C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	OFFSET [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. This field is mapped to the most significant bits of the IMO trim imo_clk_trim[10:3]. The step size of 1 LSB on this field is approximately 120 kHz. Default Value: 128

## 23.1.16 CLK\_IMO\_TRIM2

IMO Trim Register

Address: 0x40030F10

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None					RW		
HW Access	None					RW		
Name	None [7:3]					FSOFFSET [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
2 : 0	FSOFFSET	Frequency trim bits. These bits are not trimmed during manufacturing and kept at 0 under normal operation. This field is mapped to the least significant bits of the IMO trim imo_clk_trim[2:0]. The step size of 1 LSB on this field is approximately 15 kHz. Default Value: 0

## 23.1.17 CLK\_IMO\_TRIM3

IMO Trim Register

Address: 0x40030F18

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW		RW				
HW Access	None	R		R				
Name	None	TCTRIM [6:5]		STEP_SIZE [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
6 : 5	TCTRIM	IMO temperature compensation trim. These bits are determined at manufacturing time to adjust for temperature dependence. These bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4 : 0	STEP_SIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

## 24 Timer, Counter, PWM (TCPWM) Registers



This section discusses the Timer, Counter, PWM (TCPWM) registers. It lists all the registers in mapping tables, in address order.

---

### 24.1 Register Details

Register Name	Address
<a href="#">TCPWM_CTRL</a>	0x40010000
<a href="#">TCPWM_CMD</a>	0x40010008
<a href="#">TCPWM_INTR_CAUSE</a>	0x4001000C

## 24.1.1 TCPWM\_CTRL

TCPWM control register 0.

Address: 0x40010000

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	COUNTER_ENABLED [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	COUNTER_ENABLED	<p>Counter enables for counters 0 up to CNT_NR-1.</p> <p>'0': counter disabled.</p> <p>'1': counter enabled.</p> <p>Counter static configuration information (e.g. CTRL.MODE, all TR_CTRL0, TR_CTRL1, and TR_CTRL2 register fields) should only be modified when the counter is disabled. When a counter is disabled, command and status information associated to the counter is cleared by HW, this includes:</p> <ul style="list-style-type: none"> <li>- the associated counter triggers in the CMD register are set to '0'.</li> <li>- the counter's interrupt cause fields in counter's INTR register.</li> <li>- the counter's status fields in counter's STATUS register..</li> <li>- the counter's trigger outputs ("tr_overflow", "tr_underflow" and "tr_compare_match").</li> <li>- the counter's line outputs ("line_out" and "line_compl_out").</li> </ul> <p>Default Value: 0</p>

## 24.1.2 TCPWM\_CMD

TCPWM command register.

Address: 0x40010008

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S							
HW Access	RW1C							
Name	COUNTER_CAPTURE [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	RW1S							
HW Access	RW1C							
Name	COUNTER_RELOAD [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	RW1S							
HW Access	RW1C							
Name	COUNTER_STOP [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW1S							
HW Access	RW1C							
Name	COUNTER_START [31:24]							

Bits	Name	Description
31 : 24	COUNTER_START	Counters SW start trigger. For HW behavior, see COUNTER_CAPTURE field. Default Value: 0
23 : 16	COUNTER_STOP	Counters SW stop trigger. For HW behavior, see COUNTER_CAPTURE field. Default Value: 0
15 : 8	COUNTER_RELOAD	Counters SW reload trigger. For HW behavior, see COUNTER_CAPTURE field. Default Value: 0
7 : 0	COUNTER_CAPTURE	Counters SW capture trigger. When written with '1', a capture trigger is generated and the HW sets the field to '0' when the SW trigger has taken effect. It should be noted that the HW operates on the counter frequency. If the counter is disabled through CTRL.COUNTER_ENABLED, the field is immediately set to '0'. Default Value: 0

## 24.1.3 TCPWM\_INTR\_CAUSE

TCPWM Counter interrupt cause register.

Address: 0x4001000C

Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	W							
Name	COUNTER_INT [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7 : 0	COUNTER_INT	Counters interrupt signal active. If the counter is disabled through CTRL.COUNTER_ENABLED, the associated interrupt field is immediately set to '0'. Default Value: 0

# 25 PERI Trigger Group Control Registers



This section discusses the PERI Trigger Group Control (TR\_GROUP) registers. It lists all the registers in mapping tables, in address order.

## 25.1 Register Details

Register Name	Address
<a href="#">PERI_TR_GROUP0_TR_OUT_CTL0</a>	0x40002000
<a href="#">PERI_TR_GROUP0_TR_OUT_CTL1</a>	0x40002004
<a href="#">PERI_TR_GROUP0_TR_OUT_CTL2</a>	0x40002008
<a href="#">PERI_TR_GROUP0_TR_OUT_CTL3</a>	0x4000200C
<a href="#">PERI_TR_GROUP0_TR_OUT_CTL4</a>	0x40002010
<a href="#">PERI_TR_GROUP0_TR_OUT_CTL5</a>	0x40002014
<a href="#">PERI_TR_GROUP0_TR_OUT_CTL6</a>	0x40002018
<a href="#">PERI_TR_GROUP0_TR_OUT_CTL7</a>	0x4000201C
<a href="#">PERI_TR_GROUP1_TR_OUT_CTL0</a>	0x40002200
<a href="#">PERI_TR_GROUP1_TR_OUT_CTL1</a>	0x40002204
<a href="#">PERI_TR_GROUP1_TR_OUT_CTL2</a>	0x40002208
<a href="#">PERI_TR_GROUP1_TR_OUT_CTL3</a>	0x4000220C
<a href="#">PERI_TR_GROUP1_TR_OUT_CTL4</a>	0x40002210
<a href="#">PERI_TR_GROUP1_TR_OUT_CTL5</a>	0x40002214
<a href="#">PERI_TR_GROUP1_TR_OUT_CTL6</a>	0x40002218
<a href="#">PERI_TR_GROUP2_TR_OUT_CTL0</a>	0x40002400
<a href="#">PERI_TR_GROUP2_TR_OUT_CTL1</a>	0x40002404
<a href="#">PERI_TR_GROUP2_TR_OUT_CTL2</a>	0x40002408
<a href="#">PERI_TR_GROUP2_TR_OUT_CTL3</a>	0x4000240C
<a href="#">PERI_TR_GROUP3_TR_OUT_CTL0</a>	0x40002600
<a href="#">PERI_TR_GROUP3_TR_OUT_CTL1</a>	0x40002604
<a href="#">PERI_TR_GROUP3_TR_OUT_CTL2</a>	0x40002608
<a href="#">PERI_TR_GROUP3_TR_OUT_CTL3</a>	0x4000260C
<a href="#">PERI_TR_GROUP4_TR_OUT_CTL0</a>	0x40002800
<a href="#">PERI_TR_GROUP4_TR_OUT_CTL1</a>	0x40002804
<a href="#">PERI_TR_GROUP4_TR_OUT_CTL2</a>	0x40002808
<a href="#">PERI_TR_GROUP4_TR_OUT_CTL3</a>	0x4000280C

Register Name	Address
PERI_TR_GROUP4_TR_OUT_CTL4	0x40002810
PERI_TR_GROUP4_TR_OUT_CTL5	0x40002814
PERI_TR_GROUP4_TR_OUT_CTL6	0x40002818
PERI_TR_GROUP4_TR_OUT_CTL7	0x4000281C
PERI_TR_GROUP4_TR_OUT_CTL8	0x40002820
PERI_TR_GROUP4_TR_OUT_CTL9	0x40002824
PERI_TR_GROUP4_TR_OUT_CTL10	0x40002828
PERI_TR_GROUP4_TR_OUT_CTL11	0x4000282C
PERI_TR_GROUP4_TR_OUT_CTL12	0x40002830
PERI_TR_GROUP4_TR_OUT_CTL13	0x40002834
PERI_TR_GROUP4_TR_OUT_CTL14	0x40002838
PERI_TR_GROUP4_TR_OUT_CTL15	0x4000283C
PERI_TR_GROUP4_TR_OUT_CTL16	0x40002840
PERI_TR_GROUP4_TR_OUT_CTL17	0x40002844
PERI_TR_GROUP4_TR_OUT_CTL18	0x40002848
PERI_TR_GROUP4_TR_OUT_CTL19	0x4000284C
PERI_TR_GROUP4_TR_OUT_CTL20	0x40002850
PERI_TR_GROUP4_TR_OUT_CTL21	0x40002854
PERI_TR_GROUP4_TR_OUT_CTL22	0x40002858
PERI_TR_GROUP4_TR_OUT_CTL23	0x4000285C

## 25.1.1 PERI\_TR\_GROUP0\_TR\_OUT\_CTL0

Trigger control register

Address: 0x40002000

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		SEL [5:0]					

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.2 PERI\_TR\_GROUP0\_TR\_OUT\_CTL1

Trigger control register

Address: 0x40002004

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		SEL [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.3 PERI\_TR\_GROUP0\_TR\_OUT\_CTL2

Trigger control register

Address: 0x40002008

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		SEL [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.4 PERI\_TR\_GROUP0\_TR\_OUT\_CTL3

Trigger control register

Address: 0x4000200C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		SEL [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.5 PERI\_TR\_GROUP0\_TR\_OUT\_CTL4

Trigger control register

Address: 0x40002010

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		SEL [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.6 PERI\_TR\_GROUP0\_TR\_OUT\_CTL5

Trigger control register

Address: 0x40002014

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		SEL [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.7 PERI\_TR\_GROUP0\_TR\_OUT\_CTL6

Trigger control register

Address: 0x40002018

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		SEL [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.8 PERI\_TR\_GROUP0\_TR\_OUT\_CTL7

Trigger control register

Address: 0x4000201C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		SEL [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.9 PERI\_TR\_GROUP1\_TR\_OUT\_CTL0

Trigger control register

Address: 0x40002200

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		SEL [5:0]					

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.10 PERI\_TR\_GROUP1\_TR\_OUT\_CTL1

Trigger control register

Address: 0x40002204

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		SEL [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.11 PERI\_TR\_GROUP1\_TR\_OUT\_CTL2

Trigger control register

Address: 0x40002208

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		SEL [5:0]					

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.12 PERI\_TR\_GROUP1\_TR\_OUT\_CTL3

Trigger control register

Address: 0x4000220C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		SEL [5:0]					

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.13 PERI\_TR\_GROUP1\_TR\_OUT\_CTL4

Trigger control register

Address: 0x40002210

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		SEL [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.14 PERI\_TR\_GROUP1\_TR\_OUT\_CTL5

Trigger control register

Address: 0x40002214

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		SEL [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.15 PERI\_TR\_GROUP1\_TR\_OUT\_CTL6

Trigger control register

Address: 0x40002218

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		SEL [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.16 PERI\_TR\_GROUP2\_TR\_OUT\_CTL0

Trigger control register

Address: 0x40002400

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		SEL [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.17 PERI\_TR\_GROUP2\_TR\_OUT\_CTL1

Trigger control register

Address: 0x40002404

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		SEL [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.18 PERI\_TR\_GROUP2\_TR\_OUT\_CTL2

Trigger control register

Address: 0x40002408

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		SEL [5:0]					

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.19 PERI\_TR\_GROUP2\_TR\_OUT\_CTL3

Trigger control register

Address: 0x4000240C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW					
HW Access	None		R					
Name	None [7:6]		SEL [5:0]					

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
5 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.20 PERI\_TR\_GROUP3\_TR\_OUT\_CTL0

Trigger control register

Address: 0x40002600

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None					RW		
HW Access	None					R		
Name	None [7:3]					SEL [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
2 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.21 PERI\_TR\_GROUP3\_TR\_OUT\_CTL1

Trigger control register

Address: 0x40002604

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None					RW		
HW Access	None					R		
Name	None [7:3]					SEL [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
2 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.22 PERI\_TR\_GROUP3\_TR\_OUT\_CTL2

Trigger control register

Address: 0x40002608

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None					RW		
HW Access	None					R		
Name	None [7:3]					SEL [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
2 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.23 PERI\_TR\_GROUP3\_TR\_OUT\_CTL3

Trigger control register

Address: 0x4000260C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None					RW		
HW Access	None					R		
Name	None [7:3]					SEL [2:0]		

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
2 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.24 PERI\_TR\_GROUP4\_TR\_OUT\_CTL0

Trigger control register

Address: 0x40002800

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.25 PERI\_TR\_GROUP4\_TR\_OUT\_CTL1

Trigger control register

Address: 0x40002804

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.26 PERI\_TR\_GROUP4\_TR\_OUT\_CTL2

Trigger control register

Address: 0x40002808

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.27 PERI\_TR\_GROUP4\_TR\_OUT\_CTL3

Trigger control register

Address: 0x4000280C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.28 PERI\_TR\_GROUP4\_TR\_OUT\_CTL4

Trigger control register

Address: 0x40002810

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.29 PERI\_TR\_GROUP4\_TR\_OUT\_CTL5

Trigger control register

Address: 0x40002814

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.30 PERI\_TR\_GROUP4\_TR\_OUT\_CTL6

Trigger control register

Address: 0x40002818

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.31 PERI\_TR\_GROUP4\_TR\_OUT\_CTL7

Trigger control register

Address: 0x4000281C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.32 PERI\_TR\_GROUP4\_TR\_OUT\_CTL8

Trigger control register

Address: 0x40002820

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.33 PERI\_TR\_GROUP4\_TR\_OUT\_CTL9

Trigger control register

Address: 0x40002824

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.34 PERI\_TR\_GROUP4\_TR\_OUT\_CTL10

Trigger control register

Address: 0x40002828

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.35 PERI\_TR\_GROUP4\_TR\_OUT\_CTL11

Trigger control register

Address: 0x4000282C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.36 PERI\_TR\_GROUP4\_TR\_OUT\_CTL12

Trigger control register

Address: 0x40002830

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.37 PERI\_TR\_GROUP4\_TR\_OUT\_CTL13

Trigger control register

Address: 0x40002834

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.38 PERI\_TR\_GROUP4\_TR\_OUT\_CTL14

Trigger control register

Address: 0x40002838

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.39 PERI\_TR\_GROUP4\_TR\_OUT\_CTL15

Trigger control register

Address: 0x4000283C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.40 PERI\_TR\_GROUP4\_TR\_OUT\_CTL16

Trigger control register

Address: 0x40002840

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.41 PERI\_TR\_GROUP4\_TR\_OUT\_CTL17

Trigger control register

Address: 0x40002844

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.42 PERI\_TR\_GROUP4\_TR\_OUT\_CTL18

Trigger control register

Address: 0x40002848

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.43 PERI\_TR\_GROUP4\_TR\_OUT\_CTL19

Trigger control register

Address: 0x4000284C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.44 PERI\_TR\_GROUP4\_TR\_OUT\_CTL20

Trigger control register

Address: 0x40002850

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.45 PERI\_TR\_GROUP4\_TR\_OUT\_CTL21

Trigger control register

Address: 0x40002854

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.46 PERI\_TR\_GROUP4\_TR\_OUT\_CTL22

Trigger control register

Address: 0x40002858

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 25.1.47 PERI\_TR\_GROUP4\_TR\_OUT\_CTL23

Trigger control register

Address: 0x4000285C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			RW				
HW Access	None			R				
Name	None [7:5]			SEL [4:0]				

  

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
4 : 0	SEL	Specifies input trigger. This field is typically set during the setup of a chip use case scenario. Changing this field while activated triggers are present on the input triggers may result in unpredictable behavior. Note that input trigger 0 (default value) is typically connected to a constant signal level of '0', and as a result will not cause HW activation of the output trigger. Default Value: 0

## 26 VDAC Registers



This section discusses the VDAC registers. It lists all the registers in mapping tables, in address order.

---

### 26.1 Register Details

Register Name	Address
VDAC_CAP_AB0_VAL_NXT	0x4034020C
VDAC_CAP_AB1_VAL_NXT	0x4034030C

## 26.1.1 VDAC\_CAP\_AB0\_VAL\_NXT

Next capacitance values for CA0 and CB0

Address: 0x4034020C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW					
HW Access	R		R					
Name	CA0_VAL [7:6]		CB0_VAL [5:0]					

Bits	15	14	13	12	11	10	9	8
SW Access	None			RW	RW			
HW Access	None			R	R			
Name	None [15:13]			SIGN0_VAL	CA0_VAL [11:8]			

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
12	SIGN0_VAL	Sign bit Value Default Value: 0
11 : 6	CA0_VAL	Cap A0 Value Default Value: 0
5 : 0	CB0_VAL	Cap B0 Value Default Value: 0

## 26.1.2 VDAC\_CAP\_AB1\_VAL\_NXT

Next capacitance values for CA1 and CB1

Address: 0x4034030C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW		RW					
HW Access	R		R					
Name	CA1_VAL [7:6]		CB1_VAL [5:0]					

Bits	15	14	13	12	11	10	9	8
SW Access	None			RW	RW			
HW Access	None			R	R			
Name	None [15:13]			SIGN1_VAL	CA1_VAL [11:8]			

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
12	SIGN1_VAL	Sign bit Value Default Value: 0
11 : 6	CA1_VAL	Cap A1 Value Default Value: 0
5 : 0	CB1_VAL	Cap B1 Value Default Value: 0

## 27 Watch Crystal Oscillator (WCO) Registers



This section discusses the WRK8 registers. It lists all the registers in mapping tables, in address order.

### 27.1 Register Details

Register Name	Address
WCO_CONFIG	0x40060000
WCO_DPLL	0x40060008
WCO_WDT_CTRLLOW	0x40060200
WCO_WDT_CTRHIGH	0x40060204
WCO_WDT_MATCH	0x40060208
WCO_WDT_CONFIG	0x4006020C
WCO_WDT_CONTROL	0x40060210
WCO_WDT_CLKEN	0x40060214
WCO_TRIM	0x40060F00

## 27.1.1 WCO\_CONFIG

WCO Configuration Register

Address: 0x40060000

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None					RW	RW	RW
HW Access	None					R	R	R
Name	None [7:3]					EXT_INPUT_EN	LPM_AUTO	LPM_EN

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	ENBUS [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	None					
HW Access	R	R	None					
Name	IP_ENABLE	DPLL_ENABLE	None [29:24]					

Bits	Name	Description
31	IP_ENABLE	Master enable for IP - disables both WCO and DPLL Default Value: 0
30	DPLL_ENABLE	Enable DPLL operation. The Oscillator is specified to be stable after 500 ms thus the DPLL should be asserted no sooner than that after IP_ENABLE is set. Default Value: 0
23 : 16	ENBUS	Test Mode Control bits enbus[7] - N/A enbus[6] - 1=enable both primary Beta Multipliers enbus[5] - N/A enbus[4] - N/A enbus[3] - Load Resistor Control enbus[2] - Load Resistor Control enbus[1] - Load Resistor Control enbus[0] - Load Resistor Control Default Value: 71
2	EXT_INPUT_EN	Disables the load resistor and allows external clock input for pad_xin Default Value: 0

### 27.1.1 WCO\_CONFIG (continued)

1	LPM_AUTO	Automatically control low power mode (only relevant when LPM_EN=0): 0: Do not enter low power mode (LPM) in DeepSleep 1: Enter low power mode (LPM) in DeepSleep. The logic monitors !act_power_en to determine the device has entered DeepSleep. Default Value: 1
0	LPM_EN	Force block into Low Power Mode: 0: Do not force low power mode (LPM) on 1: Force low power mode (LPM) on Default Value: 0

## 27.1.2 WCO\_DPLL

WCO DPLL Register

Address: 0x40060008

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	DPLL_MULT [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	None					RW		
HW Access	None					R		
Name	None [15:11]					DPLL_MULT [10:8]		

Bits	23	22	21	20	19	18	17	16
SW Access	RW		RW			RW		
HW Access	R		R			R		
Name	DPLL_LF_LIMIT [23:22]		DPLL_LF_PGAIN [21:19]			DPLL_LF_IGAIN [18:16]		

Bits	31	30	29	28	27	26	25	24
SW Access	None		RW					
HW Access	None		R					
Name	None [31:30]		DPLL_LF_LIMIT [29:24]					

Bits	Name	Description
29 : 22	DPLL_LF_LIMIT	Maximum IMO offset allowed (used to prevent DPLL dynamics from selecting an IMO frequency that the logic cannot support) Default Value: 255
21 : 19	DPLL_LF_PGAIN	DPLL Loop Filter Proportional Gain Setting 0x0 - 0.0625 0x1 - 0.125 0x2 - 0.25 0x3 - 0.5 0x4 - 1.0 0x5 - 2.0 0x6 - 4.0 0x7 - 8.0 Default Value: 0

## 27.1.2 WCO\_DPLL (continued)

18 : 16	DPLL_LF_IGAIN	DPLL Loop Filter Integral Gain Setting 0x0 - 0.0625 0x1 - 0.125 0x2 - 0.25 0x3 - 0.5 0x4 - 1.0 0x5 - 2.0 0x6 - 4.0 0x7 - 8.0 Default Value: 0
10 : 0	DPLL_MULT	Multiplier to determine IMO frequency in multiples of the WCO frequency  $F_{imo} = (DPLL\_MULT + 1) * F_{wco}$ Default Value: 0

## 27.1.3 WCO\_WDT\_CTRL0W

Watchdog Counters 0/1

Address: 0x40060200

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	WDT_CTRL0 [7:0]							

Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	WDT_CTRL0 [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	RW							
Name	WDT_CTRL1 [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	RW							
Name	WDT_CTRL1 [31:24]							

Bits	Name	Description
31 : 16	WDT_CTRL1	Current value of WDT Counter 1 Default Value: 0
15 : 0	WDT_CTRL0	Current value of WDT Counter 0 Default Value: 0

## 27.1.4 WCO\_WDT\_CTRHIGH

Watchdog Counter 2

Address: 0x40060204

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	RW							
Name	WDT_CTR2 [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	RW							
Name	WDT_CTR2 [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	RW							
Name	WDT_CTR2 [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	RW							
Name	WDT_CTR2 [31:24]							

Bits	Name	Description
31 : 0	WDT_CTR2	Current value of WDT Counter 2 Default Value: 0

## 27.1.5 WCO\_WDT\_MATCH

Watchdog counter match values

Address: 0x40060208

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	R							
Name	WDT_MATCH0 [7:0]							

  

Bits	15	14	13	12	11	10	9	8
SW Access	RW							
HW Access	R							
Name	WDT_MATCH0 [15:8]							

  

Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access	R							
Name	WDT_MATCH1 [23:16]							

  

Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	R							
Name	WDT_MATCH1 [31:24]							

Bits	Name	Description
31 : 16	WDT_MATCH1	Match value for Watchdog Counter 1 Default Value: 0
15 : 0	WDT_MATCH0	Match value for Watchdog Counter 0 Default Value: 0

## 27.1.6 WCO\_WDT\_CONFIG

Watchdog Counters Configuration

Address: 0x4006020C

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW	RW	RW	
HW Access	None				R	R	R	
Name	None [7:4]				WDT_CAS CADE0_1	WDT_CLEA R0	WDT_MODE0 [1:0]	

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW	RW	RW	
HW Access	None				R	R	R	
Name	None [15:12]				WDT_CAS CADE1_2	WDT_CLEA R1	WDT_MODE1 [9:8]	

Bits	23	22	21	20	19	18	17	16
SW Access	None							RW
HW Access	None							R
Name	None [23:17]							WDT_MOD E2

Bits	31	30	29	28	27	26	25	24
SW Access	RW		None	RW				
HW Access	R		None	R				
Name	LFCLK_SEL [31:30]		None	WDT_BITS2 [28:24]				

Bits	Name	Description
31 : 30	LFCLK_SEL	Select source for LFCLK: 0: ILO - Internal R/C Oscillator 1: WCO - Internal Crystal Oscillator 2-3: Reserved - do not use Note that not all products support all clock sources. Selecting a clock source that is not supported will result in undefined behavior. To safely change LFCLK_SEL wait for WDT_CTLLOW/WDT_CTLHIGH to change then change the setting immediately. Default Value: 0
28 : 24	WDT_BITS2	Bit to observe for WDT_INT2: 0: Assert when bit0 of WDT_CTL2 toggles (one int every tick) .. 31: Assert when bit31 of WDT_CTL2 toggles (one int every 2^31 ticks) Default Value: 0
16	WDT_MODE2	Watchdog Counter 2 Mode. Default Value: 0

## 27.1.6 WCO\_WDT\_CONFIG (continued)

		<b>0x0: NOTHING:</b> Free running counter with no interrupt requests
		<b>0x1: INT:</b> Free running counter with interrupt request when a specified bit in CTR2 toggles (see WDT_BITS2)
11	WDT_CASCADE1_2	Cascade Watchdog Counters 1,2. Counter 2 increments the cycle after WDT_CTR1=WDT_MATCH1. It is allowed to cascade all three WDT counters. 0: Independent counters 1: Cascaded counters Default Value: 0
10	WDT_CLEAR1	Clear Watchdog Counter when WDT_CTR1=WDT_MATCH1. In other words WDT_CTR1 divides LFCLK by (WDT_MATCH1+1). 0: Free running counter 1: Clear on match Default Value: 0
9 : 8	WDT_MODE1	Watchdog Counter Action on Match (WDT_CTR1=WDT_MATCH1). Default Value: 0
		<b>0x0: NOTHING:</b> Do nothing
		<b>0x1: INT:</b> Assert WDT_INTx
		<b>0x2: RESET:</b> Assert WDT Reset - Not Supported - here for backwards compatibility
		<b>0x3: INT_THEN_RESET:</b> Assert WDT_INTx, assert WDT Reset after 3rd unhandled interrupt - Not supported - here for backwards compatibility.
3	WDT_CASCADE0_1	Cascade Watchdog Counters 0,1. Counter 1 increments the cycle after WDT_CTR0=WDT_MATCH0. 0: Independent counters 1: Cascaded counters Default Value: 0
2	WDT_CLEAR0	Clear Watchdog Counter when WDT_CTR0=WDT_MATCH0. In other words WDT_CTR0 divides LFCLK by (WDT_MATCH0+1). 0: Free running counter 1: Clear on match Default Value: 0
1 : 0	WDT_MODE0	Watchdog Counter Action on Match (WDT_CTR0=WDT_MATCH0). Default Value: 0
		<b>0x0: NOTHING:</b> Do nothing
		<b>0x1: INT:</b> Assert WDT_INTx
		<b>0x2: RESET:</b> Assert WDT Reset - Not Supported - here for backwards compatibility
		<b>0x3: INT_THEN_RESET:</b> Assert WDT_INTx, assert WDT Reset after 3rd unhandled interrupt. Not supported - here for Backwards compatibility.

## 27.1.7 WCO\_WDT\_CONTROL

Watchdog Counters Control

Address: 0x40060210

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None				RW1S	RW1C	R	RW
HW Access	None				RW0C	A	RW	R
Name	None [7:4]				WDT_RES ET0	WDT_INT0	WDT_ENA BLED0	WDT_ENA BLE0

Bits	15	14	13	12	11	10	9	8
SW Access	None				RW1S	RW1C	R	RW
HW Access	None				RW0C	A	RW	R
Name	None [15:12]				WDT_RES ET1	WDT_INT1	WDT_ENA BLED1	WDT_ENA BLE1

Bits	23	22	21	20	19	18	17	16
SW Access	None				RW1S	RW1C	R	RW
HW Access	None				RW0C	A	RW	R
Name	None [23:20]				WDT_RES ET2	WDT_INT2	WDT_ENA BLED2	WDT_ENA BLE2

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
19	WDT_RESET2	Resets counter 2 back to 0000_0000. Hardware will reset this bit after counter was reset. This will take several LFCLK cycles to take effect. Wait until the reset completes before enabling the WDT. Default Value: 0
18	WDT_INT2	WDT Interrupt Request. This bit is set by hardware as configured by this registers. This bit must be cleared by firmware. After W1C, WDT_CONTROL must be read for the hardware to internally remove the clear flag. Failure to do this may result in missing the next interrupt. Default Value: 0
17	WDT_ENABLED2	Indicates actual state of counter. May lag WDT_ENABLE2 by up to 3 LFCLK cycles. After changing WDT_ENABLE2, do not enter DEEPSLEEP mode until this field acknowledges the change. Default Value: 0

## 27.1.7 WCO\_WDT\_CONTROL (continued)

16	WDT_ENABLE2	<p>Enable Counter 2</p> <p>0: Counter is disabled (not clocked)</p> <p>1: Counter is enabled (counting up)</p> <p>Note: This field takes considerable time (up to 3 LFCLK cycles) to take effect. It must not be changed more than once in that period.</p> <p>Default Value: 0</p>
11	WDT_RESET1	<p>Resets counter 1 back to 0000. Hardware will reset this bit after counter was reset. This will take several LFCLK cycles to take effect. Wait until the reset completes before enabling the WDT.</p> <p>Default Value: 0</p>
10	WDT_INT1	<p>WDT Interrupt Request. This bit is set by hardware as configured by this registers. This bit must be cleared by firmware. After W1C, WDT_CONTROL must be read for the hardware to internally remove the clear flag. Failure to do this may result in missing the next interrupt.</p> <p>Default Value: 0</p>
9	WDT_ENABLED1	<p>Indicates actual state of counter. May lag WDT_ENABLE1 by up to 3 LFCLK cycles. After changing WDT_ENABLE1, do not enter DEEPSLEEP mode until this field acknowledges the change.</p> <p>Default Value: 0</p>
8	WDT_ENABLE1	<p>Enable Counter 1</p> <p>0: Counter is disabled (not clocked)</p> <p>1: Counter is enabled (counting up)</p> <p>Note: This field takes considerable time (up to 3 LFCLK cycles) to take effect. It must not be changed more than once in that period.</p> <p>Default Value: 0</p>
3	WDT_RESET0	<p>Resets counter 0 back to 0000. Hardware will reset this bit after counter was reset. This will take several LFCLK cycles to take effect. Wait until the reset completes before enabling the WDT.</p> <p>Default Value: 0</p>
2	WDT_INT0	<p>WDT Interrupt Request. This bit is set by hardware as configured by this registers. This bit must be cleared by firmware. Clearing this bit also prevents Reset from happening when WDT_MODEx=3. After W1C, WDT_CONTROL must be read for the hardware to internally remove the clear flag. Failure to do this may result in missing the next interrupt.</p> <p>Default Value: 0</p>
1	WDT_ENABLED0	<p>Indicates actual state of counter. May lag WDT_ENABLE0 by up to 3 LFCLK cycles. After changing WDT_ENABLE0, do not enter DEEPSLEEP mode until this field acknowledges the change.</p> <p>Default Value: 0</p>
0	WDT_ENABLE0	<p>Enable Counter 0</p> <p>0: Counter is disabled (not clocked)</p> <p>1: Counter is enabled (counting up)</p> <p>Note: This field takes considerable time (up to 3 LFCLK cycles) to take effect. It must not be changed more than once in that period.</p> <p>Default Value: 0</p>

## 27.1.8 WCO\_WDT\_CLKEN

Watchdog Counters Clock Enable

Address: 0x40060214

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None						RW	RW
HW Access	None						R	R
Name	None [7:2]						CLK_ILO_EN_FOR_WDT	CLK_WCO_EN_FOR_WDT

Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CLK_ILO_EN_FOR_WDT	Enables the ILO clock for use by the WDT logic. Wait at least 2 ILO clock cycles for a change to take effect. Must be 0 when switching WDT_CONFIG.LFCLK_SEL. Should be 0 if CLK_WCO_EN_FOR_WDT=1. Default Value: 0
0	CLK_WCO_EN_FOR_WDT	Enables the WCO clock for use by the WDT logic. Wait at least 2 WCO clock cycles for a change to take effect. Must be 0 when switching WDT_CONFIG.LFCLK_SEL. Should be 0 if CLK_ILO_EN_FOR_WDT=1. Default Value: 0

## 27.1.9 WCO\_TRIM

WCO Trim Register

Address: 0x40060F00

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW		None	RW		
HW Access	None		R		None	R		
Name	None [7:6]		LPM_GM [5:4]		None	XGM [2:0]		

Bits	15	14	13	12	11	10	9	8
SW Access	None		RW		None	RW		
HW Access	None		R		None	R		
Name	None [15:14]		LPM_GM_FOR_LPM_AUTO [13:12]		None	XGM_FOR_LPM_AUTO [10:8]		

Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							

Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
13 : 12	LPM_GM_FOR_LPM_AUTO	GM setting for LPM (bandwidth = DC/ms) - Used when WCO.LPM_AUTO=1 and in DeepSleep mode Default Value: 2
10 : 8	XGM_FOR_LPM_AUTO	Amplifier GM setting - Used when WCO.LPM_AUTO=1 and in DeepSleep mode 0x0 - 3370 nA 0x1 - 2620 nA 0x2 - 2250 nA 0x3 - 1500 nA 0x4 - 1870 nA 0x5 - 1120 nA 0x6 - 750 nA 0x7 - 0 nA Default Value: 2
5 : 4	LPM_GM	GM setting for LPM (bandwidth = DC/ms) - Used when WCO.LPM_AUTO=0 or when LPM_AUTO=1 and not in DeepSleep mode. Default Value: 1

### 27.1.9 WCO\_TRIM (continued)

2 : 0	XGM	Amplifier GM setting - Used when WCO.LPM_AUTO=0 or when LPM_AUTO=1 and not in Deep-Sleep mode. 0x0 - 3370 nA 0x1 - 2620 nA 0x2 - 2250 nA 0x3 - 1500 nA 0x4 - 1870 nA 0x5 - 1120 nA 0x6 - 750 nA 0x7 - 0 nA Default Value: 1
-------	-----	--

# Revision History



## Revision History

Document Title: PSoC® 4100PS Registers Technical Reference Manual (TRM)				
Document Number: 002-24764				
Revision	ECN#	Issue Date	Origin of Change	Description of Change
**	6281008	08/14/2018	DIMA	Specification for new silicon