
Higher Efficiency & Power Density with Infineon






Infineon Offers in High Power Applications

 Infineon offers high performance solution in overall energy flow for Telecom/Server/Industrial and other high power applications






1. High Voltage MOSFET



Infineon is Leading AC/DC Application with CoolMOS[™] Product Series






20-year success in CoolMOS[™] strengthens Infineon leading position of product performance and reliability in product process. Infineon delivers products to customers with good quality and high consistency.




CoolMOS[™] Portfolio High Power



CoolMOS[™] P7 offers significant reduction of driving and switching losses






600 V CoolMOS[™] P7 offers

- > ~ 30% reduced gate charge over competition at 10V
- > between 30% and 60% lower Eoss than competition at 400 V

CoolMOS[™] P7 offers smaller Rds(on) change with Tj increasing






Rdson[mΩ] at 15.9A over Tj [°C]

CoolMOS[™] P7 600 V offers lower R_{DS(on)} increase with increasing junction temperature than competition and previous CoolMOS[™] series.

CoolMOS[™] P7 integrated ESD protection reduces ESD related failures






600 V CoolMOS[™] P7 offers an ESD robustness of > 2kV (HBM Class 2)

- > 100 m Ω 600 m Ω due to integrated Zener diode
- > < 100 m Ω ensured by chip size


CoolMOS[™] P7 – the most well balanced high voltage MOSFET in key dimensions







Si, SiC and GaN




)

)

)

One specific feature of SiC MOSFETs is the flat temperature dependence of the $R_{DS(on)}$




This behaviour allows the use of higher $R_{DS(on)}$ values of SiCMOS compared to Si or GaN. Another aspect why higher $R_{DS(on)}$ values can be used with SiCMOS is the puls current limitation of GaN \rightarrow both aspects are a strong comercial lever for SiCMOS and can partially

compensate SiCMOS cost disadvantages



<u>Figure Of Merit (FOM) comparison</u> WBG shows significant benefits over Silicon



DEVICE	V _{(BR)DSS}	R _{DS(on),typ}	R _{DS(on)} *Q _{oss}	R _{DS(on)*} Q _{rr}	R _{DS(on)} *E _{oss}	$R_{DS(on)}^*O_g$	V _F @ 15A
	[V]	[mΩ]	[mΩ * μC]	[mΩ * μC]	[mΩ * μJ]	[mΩ * nC]	[V]
CoolMOS™ C7	600	52	18.3	312	421	3536	0.85
CoolMOS™ CFD7	600	57	19	32.5	439	3819	1
CoolGaN™ Gen1	600	55	2.3		352	226	2.7 / 7.7
CoolSiC [™] Gen1	650	50	3.2	3	525	2100	3.3


With these FOM's WBG devices enable hard switching half bridge configurations such as totempole PFC which cannot be served with SJ devices today and improve performance in resonant topologies

Source: René Mente – PMM ACDC AE CE, October 2018

nfineon

Infineon is the only company to master all power technologies...





Copyright © Infineon Technologies AG 2019. All rights reserved.



650V CoolSiC[™] MOSFET

Target applications



Wave 1

R _{dson} max [mΩ] 18V	R _{dson} typ [mΩ] 18V	TO-247-4	TO-247-3
35	26	IPZA65R035M1	IPW65R035M1
65	48	IPZA65R065M1	IPW65R065M1
95	70	IPZA65R095M1	IPW65R095M1
145	107	IPZA65R145M1	IPW65R145M1

Rdson and product name are subject to change before the official product release

Availability according current plan:

- > Early eng samples: now
- > ISAR Samples: Q3 2019
- > Target data sheets available
- General availability: Q1 2020 (or earlier)

Wave 2 Will be SMD package



600V CoolGaN[™] helps improve power density


• 600V GaN with 70mohm and 190mohm is available in the following package.

Package	DSO BSC PG-DSO-20-85	DSO TSC PG-DSO-20-87	TOLL PG-HSOF-8-3	DFN 8x8
Cooling				
Thermal performance	+ +	+ + +	+	0



Power density feature Best R_{DS(on)}/package






RDSon/Package - D²PAK_TOLL

Package Innovation Contributes To High Power Density Design






- With high efficiency conversion technology, Infineon also introduce innovative package to our customers, driving from through hole → SMD package to achieve high power density.
- > Besides that, ...



Kelvin Source Layout Helps Increase Efficiency






TO-247 4-PIN, an easy drop-in idea to increase efficiency



The TO247-4 package offers higher efficiency by means of a dedicated source-sense pin







ThinPAK 8*8, high runner for low-to-mid power compact design






22

ThinPAK 8*8 – Slim Design

Standard adapter



Copyright © Infineon Technologies AG 2019. All rights reserved.

Infineon Proprietary




TOLL, recommendation for mid-to-high power with high power density design



TOLL a replacement for D²PAK - Space and inductance








TOLL a replacement for D²PAK - Rth improvement



- Rth is determined by the heat transfer path through the package.
- The thinner the system the better the Rth.







Copyright © Infineon Technologies AG 2019. All rights reserved.




DDPAK, new introduction for compact mid-to-high power design with top-side cooling




CoolMOS[™] and CoolSiC[™] in top-side cooled SMD packages enables delta between board and MOSFET temperature





Set up and benefit of top-side cooling concept



In today's common bottom-side cooling concepts the temperature of a PCB equals a MOSFET temperature


The top-side cooling concept of DDPAK allows thermal decoupling of PCB from the chip junction and enables


- 1. ~ 20% higher power dissipation at the same board temperature or
- 2. improved system lifetime based on reduced board temperature

DDPAK offers different variants of mounting approaches



Heatsink with clip mounting





Modular daughter card approach for server power supply

- > PFC stage: 4x PFC MOSFET, 2x PFC Diode
- LLC stage: 1x high side LLC MOSFET, 1x low side LLC MOSFET

Mounting steps:


- 1. DDPAK parts are soldered on daughter card using reflow
- 2. Top-side of the DDPAKs are covered with thermal foil
- 3. Heatsink is clipped on the top

Attention:

*Drain potential on the top-side is given!

*No wave soldering possible

*this solution is available in our 1600 W Server PSU board



Mounting steps:

- 1. DDPAK parts are soldered on daughter card using reflow
- 2. Top-side of the DDPAKs are covered with thermal foil
- 3. Heatsink is fixed with two push pins giving enough contact pressure to realize a reasonable heat transfer


Attention:

*Drain potential on the top-side is given! *No wave soldering possible

DDPAK offers different variants of mounting approaches



Heatsink on top of DDPAK package



The surface of the DDPAK top-side allows heatsinks to be soldered in an additional process step after soldering the package to the PCB.


Mounting steps:

- 1. DDPAK parts are soldered on daughter card using reflow
- 2. On the top of DDPAK is added Cu plate
- 3. The Cu plate is soldered in 2nd reflow step

Attention:

- *Drain potential on the top-side is given!
- *No wave soldering possible

*For special creepage & clearance requirements it has to be taken into account that the copper plate is not overtopping the connection pins of the package



Adhesives create a mechanical attachment of a component to a heat sink. Additionally the thermal transfer properties are guaranteed and the need for additional fasteners is obsolete

Furthermore, low modulus silicone design effectively absorbs mechanical stresses induced by the assembly process, shock and vibration while providing exceptional thermal performance and long-term reliability

Mounting steps:


- 1. DDPAK parts are soldered on daughter card using reflow
- 2. Top-side of the DDPAKs are covered with the adhesive
- 3. Heatsink is placed on the top of it

Attention:

*Drain potential on the top-side is given! *No wave soldering possible


Daughter card approach enables modularity







OptiMOS[™] silicon evolution



Generation


2019-06-25



OptiMOS[™] 6 in 40V Logic Level

Value proposition

- Low R_{DS(on)} in small package >
- Low gate charge >
- Low output charge >
- Logic level portfolio >




■ next best Comp. ■ Optimos [™] 6

■ next best Comp. ■ Optimos [™] 6

rarget specifications						
Part number	R _{DS(on)} max. @V _{GS} = 10V	Package	Release schedule			
BSC007N04LS6	$0.7 m\Omega$	5*6	Released			
BSC010N04LS6	1.0mΩ	5*6	Released			
BSC022N04LS6	2.2mΩ	5*6	Released			
BSC059N04LS6	$5.9 \text{ m}\Omega$	5*6	Released			
BSZ021N04LS6	~2.1mΩ	3*3	Released			
BSZ024N04LS6	~2.4mΩ	3*3	Released			
BSZ063N04LS6	~6.3mΩ	3*3	Released			

Target specifications



32



OptiMOS[™] 5 SuperCool Overview

Target Applications

- > Telecom DCDC/SR
- > Server SR
- Drives/Motor control/Inverters
- Battery powered applications



Value Proposition(s)

- Increased power density leading to highest system efficiency
- > Provides double-sided cooling possibility → Relief thermal requirements on PCB designs
- > Achieve a next level of thermal performance esp. when forced airflow & heatsink are used
- Standard SuperSO8 footprint means drop-in replacements to standard designs

Target Specifications

Part Number	V _{DS} (V)	(*) R _{DS(on)} max @V _{GS =} 10 V (mΩ)	(*) Rth _{JC_top} ∕ Rth _{JC_bot} typ.	Package	Release Schedule
BSC010N04LSSC	40	1.0	1 k/w / 0.5 k/w	SuperSO8 + exposed clip	Q3 2019
BSC013N06NSSC	60	1.3	1 k/w / 0.5 k/w	SuperSO8 + exposed clip	Q3 2019
BSC016N06NSSC	60	1.6	1 k/w / 0.5 k/w	SuperSO8 + exposed clip	Q3 2019
BSC030N08NS5SC	80	3.0	1 k/w / 0.5 k/w	SuperSO8 + exposed clip	Q3 2019
BSC040N10NS5SC	100	4.0	1 k/w / 0.5 k/w	SuperSO8 + exposed clip	Q3 2019
BSC070N10NS5SC	100	7.0	1 k/w / 0.5 k/w	SuperSO8 + exposed clip	Q3 2019

*Target values only, subject to changes



Tj.max=175°C Offers More Safe Operating Area

Product description

)


OptiMOS[™] 5 175°C in SuperSO8 is the new package family that achieves higher performance or longer life time with same performance compared to 150°C SuperSO8

Package	V _{DS} [V] Part number		R _{DS(on)} max @ V _{GS =} 10 V [mΩ]
	30 V	BSC011N03LST	1.1
SuperSO8	40 V	BSC010N04LST	1.0
G) .		BSC014N04LST	1.4
		BSC019N04LST	1.9
SuperSO8		BSC014N06NST	1.4
-'so ₈ -		BSC016N06NST	1.6
	60 V	BSC019N06NS	1.9
		BSC028N06NST	2.8
		BSC097N06NST	9.7

> Products are in Mass Production



Compact Design with PQFN2*2 Package




Measurements [mm]

> Infineon's latest generation of power MOSFETs in PQFN 2 x 2 package utilize OptiMOS[™] 5 logic level silicon to achieve benchmark performance in high speed switching and small form factor applications

Vds [V]	Part number	RDS(on) max. @VGS = 10 V [mΩ]	RDS(on) max. @VGS = 4.5 V [mΩ]	Qg (typ.) @VGS = 4.5 V [nC]	Release schedule
25	ISKE2N001LM5	<4.0	<5.0	~6.0	Q3 2019
30	ISK03N001LM5	<5.0	<6.0	~6.5	Q3 2019
40	ISK04N017LM5	<9.0	<12.0	~11.0	Q3 2020
60	IRL60HS118	17.0	23.5	5.3	MP
80	IRL80HS120	32.0	42.0	4.7	MP
100	IRL100HS121	42.0	59.0	3.7	MP



3. Power of Load




Enterprise Power Market Definition



Three Vehicals			
Server	Communication		High-end Consumer
	Datacom	Telecom Image: Constraint of the second se	
 Server-Intel/IBM/ AMD/ARM Workstation Storage 	Comms CoreSOHO SANEdge Access	 Basestation (Macro + Distributed) 	 HE Desktop Notebook Gaming Graphic Industrial PC




Basic topology






EP Scope and Segmentation With Power MAP

Application Roadmap Scope




EP Product Categories










Gen5 quasi CoolSET[™] and standalone controller family





Copyright © Infineon Technologies AG 2019. All rights reserved.



Key differences between 2nd & 5th Gen QR


Features	2QR	5QR
Integrated MOSFET	650 V @ T _j =110°C 800 V @ T _j =25°C	700 V @ T _j =25°C 800 V @ T _j =25°C
Start-up cell	Yes	Cascode
Novel QR switching		
Selectable active burst Mode entry/exit		
Protection modeOutput OVP	Latch	Auto-restart
 Protection coverage Line over-voltage Brown IN/Out CS short to ground VCC short to ground OTP with hysteresis 		
Pin out		Same package but different pin assignment
2010.07.05		1.2

Copyright © Infineon Technologies AG 2019. All rights reserved.



Efficiency measurement @ 230 V_{AC}


Efficiency (%)




Note: Test was conducted using 15.4W demoboard based on ICE5QR4780AZ and ICE2QR4780Z under an open frame and room temperature condition.

Fast & robust start-up with cascode configuration






Gen5 & Gen2 QR switching frequency comparison



- With the introduction of Novel Quasi Resonant Switching scheme, 5Q is able to minimize the switching frequency spread between low and high line.
- For 5Q, the switching frequency between high line and low line full load is just 4 kHz (52 kHz for 2Q).



Copyright © Infineon Technologies AG 2019. All rights reserved.

HL - LL


4 kHz

52 kHz



Gen5 & Gen2 QR Conducted EMI Comparison 230 V_{AC} / Full Load





Note:

Test was conducted on the same demo board and same power under open frame and room temperature condition. The measurement are peak measurement

Tested CoolSET : QR Gen5 ICE5QR4780AZ (R) QR Gen2 ICE2QR4780Z (P)

> Red curve : Gen5 QR ICE5QR4780AZ, Purple curve : Gen2 QR ICE2QR4780AZ

Both curves can pass the limit with >6 dB margin. Gen5 QR is lower by 3 dB
 ~ 5dB in low and mid band frequency than Gen2 QR.

Conclusion: Novel QR able to limit spread of switching frequency between high/low line input and thus, lower EMI signature



Part of your life. Part of tomorrow.

