

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



THIS SPEC IS OBSOLETE

Spec No: 001-12946

Spec Title: MOBL(R) CLOCK M300/M600, THREE-PLL
PROGRAMMABLE CLOCK GENERATOR FOR
PORTABLE APPLICATIONS

Replaced by: None

Three-PLL Programmable Clock Generator for Portable Applications


Features

- Device Operating Voltage Options:
 - MoBL Clock M300 Family: 1.8 V
 - MoBL Clock M600 Family: 2.5 V, 3.0 V, or 3.3 V
- Selectable clock output voltages for both MoBL Clock M300 and M600:
 - 1.5 V, 1.8 V, 2.5 V, 3.0 V, or 3.3 V
- Fully integrated ultra low power phase-locked loops (PLLs)
- Input reference clock frequency range: 1–48 MHz
- Output clock frequency range: 3–50 MHz
- Three I²C™ programmable output clocks
- Programmable output drive strengths
- 150 ps typical cycle-to-cycle jitter
- Optional Spread Spectrum for EMI reduction
- 16-pin (3 × 3 × 0.6 mm) QFN Package
- Industrial temperature range

Benefits

- Suitable for cell phone, portable, and consumer electronics applications
- Multiple high-performance PLLs allow synthesis of unrelated frequencies
- Application compatibility in multiple output voltage levels
- Optional Spread Spectrum capable PLLs with Lexmark or Linear profile for maximum EMI reduction
- PLLs can be programmed for system frequency margin tests
- Meets critical timing requirements in complex system designs
- Individually enable or disable each output using I²C
- Ease of output clock selection using programmable crossbar switches

Logic Block Diagram




Contents

Pinouts	3	Absolute Maximum Conditions	9
Pin Definitions	3	Recommended Operating Conditions	9
Pinouts	4	DC Electrical Specifications	10
Pin Definitions	4	AC Electrical Specifications	11
General Description	5	Test and Measurement Setup	12
Three Configurable PLLs	5	Voltage and Timing Definitions	12
I2C Programming	5	Ordering Information	13
Input Reference Clocks	5	Possible Configurations	13
Output Power Supply Options	5	Ordering Code Definitions	14
Output Source Selection	5	Package Drawing and Dimensions	15
Spread Spectrum Control	5	Acronyms	16
PD#/OE Mode	5	Document Conventions	16
Keep Alive Mode	5	Units of Measure	16
Output Drive Strength	5	Document History Page	17
Factory Specific Configuration and		Sales, Solutions, and Legal Information	18
Custom Programming	5	Worldwide Sales and Design Support	18
Functional Overview	6	Products	18
I2C Serial Interface	6	PSoC® Solutions	18
Write Operations	6	Cypress Developer Community	18
Read Operations	6	Technical Support	18
Serial Programming Interface Timing	8		
Serial I2C Programming Interface			
Timing Specifications	8		

Pinouts

Figure 1. 16-pin QFN pinout

MoBL Clock M300



Pin Definitions


MoBL Clock M300 Family ($V_{DD} = 1.8 \text{ V}$ Supply)

Pin Number	Name	I/O	Description
1	VSS	Power	GND
2	CLK1	Output	Programmable Clock Output. Output voltage depends on VDD_CLK1 voltage
3	VDD_CLK1	Power	Power Supply for output CLK1: 1.5 V/1.8 V/2.5 V/3.0 V/3.3 V
4	PD#/OE	Input	Multifunction Programmable pin: Output Enable or Power Down Modes
5	VSS	Power	GND
6	SCL	Input	I ² C-Bus Clock Line
7	SDA	Input/Output	I ² C-Bus Data Line
8	VSS	Power	GND
9	CLK2	Output	Programmable Clock Output. Output voltage depends on VDD_CLK2 voltage
10	VDD_CLK2	Power	Power Supply for output CLK2: 1.5 V/1.8 V/2.5 V/3.0 V/3.3 V
11	VDD_CLK3	Power	Power Supply for output CLK3: 1.5 V/1.8 V/2.5 V/3.0 V/3.3 V
12	DNU	DNU	Do Not Use this pin
13	VSS	Power	GND
14	CLK3	Output	Programmable Clock Output. Output voltage depends on VDD_CLK3 voltage
15	VDD	Power	Power Supply: 1.8 V
16	EXCLKIN	Input	1.8 V External Reference Clock

Pinouts

Figure 2. 16-pin QFN pinout

MoBL Clock M600



Pin Definitions

MoBL Clock M600 Family ($V_{DD} = 2.5\text{ V}, 3.0\text{ V}$ or 3.3 V Supply)

Pin Number	Name	I/O	Description
1	VSS	Power	GND
2	CLK1	Output	Programmable Clock Output. Output voltage depends on VDD_CLK1 voltage
3	VDD_CLK1	Power	Power Supply for output CLK1: 1.5 V/1.8 V/2.5 V/3.0 V/3.3 V
4	PD#/OE	Input	Multifunction Programmable pin: Output Enable or Power Down Modes
5	VSS	Power	GND
6	SCL	Input	I ² C-Bus Clock Line
7	SDA	Input/Output	I ² C-Bus Data Line
8	VSS	Power	GND
9	CLK2	Output	Programmable Clock Output. Output voltage depends on VDD_CLK2 voltage
10	VDD_CLK2	Power	Power Supply for output CLK2: 1.5 V/1.8 V/2.5 V/3.0 V/3.3 V
11	VDD_CLK3	Power	Power Supply for output CLK3: 1.5 V/1.8 V/2.5 V/3.0 V/3.3 V
12	DNU	DNU	Do Not Use this pin
13	VSS	Power	GND
14	CLK3	Output	Programmable Clock Output. Output voltage depends on VDD_CLK3 voltage
15	VDD	Power	Power Supply: 2.5 V/3.0 V/3.3 V
16	EXCLKIN	Input	2.5 V/3.0 V/3.3 V External Reference Clock

General Description

Three Configurable PLLs

The MoBL® Clock M300/M600 Family of products are three-PLL Clock Generator ICs designed for cell phone, portable, or consumer electronics applications. It can be used to generate three independent output frequencies ranging from 3 to 50 MHz from a single input reference clock.

I²C Programming

The MoBL® Clock M300 and M600 have a serial I²C interface that programs the configuration memory array to synthesize output frequencies by programmable output divider, spread characteristics, and drive strength. I²C can also be used for in-system control of these programmable features.

Input Reference Clocks

The input to the M300 and M600 is designed to use an external reference clock with a frequency range of 1 MHz to 48 MHz at the EXCLKIN pin. The voltage level for the input reference clock used must follow VDD voltage used for the device as shown in the DC and AC specifications.

Output Power Supply Options

There are three clock outputs CLK1, CLK2, and CLK3 driven by three separate output power supplies: VDD_CLK1, VDD_CLK2, and VDD_CLK3 respectively. Different voltage level for each of these power supplies can be used and they can be any of 1.5 V, 1.8 V, 2.5 V, 3.0 V, or 3.3 V giving user multiple choice of output clock voltage levels.

Output Source Selection

These devices have three clock outputs, CLK1, CLK2 and CLK3. There are four available clock sources for these outputs. These clock sources are: PLL1, PLL2, PLL3, or EXCLKIN. Output clock source selection is done using three out of four crossbar switch. Thus, any one of these four available clock sources can be arbitrarily selected for the clock outputs. This gives user a flexibility to have up to three independent clocks and a Reference clock output.

Spread Spectrum Control

Two of the three PLLs (PLL2 and PLL3) have spread spectrum capability for EMI reduction in the system. The device uses a Cypress proprietary PLL and Spread Spectrum Clock (SSC) technology to synthesize and modulate the frequency of the PLL. The spread spectrum feature can be turned on or off by I²C device programming. It can be factory programmed to either center spread range from $\pm 0.125\%$ to $\pm 2.50\%$, or down spread range from -0.25% to -5.0% , with Lexmark or Linear modulation profile.

PD#/OE Mode

PD#/OE input (Pin 4) can be programmed to operate as either power down (PD#) or output enable (OE) mode. Note that power down shuts off the entire chip, resulting in minimum power consumption for the device. Setting this signal high brings the device in the operational mode with default register settings. The PD# turn-on time is limited by the turn-on time of the PLLs. Disabled outputs are first driven to a low state before turning off. When off, they are held low by internal weak resistors ($\sim 160k$ ohms)

When this pin is programmed as Output Enable (OE), clock outputs can be enabled or disabled using OE (pin 4). Individual clock outputs can be programmed to be sensitive to this OE pin.

Keep Alive Mode

By activating the device in the Keep Alive Mode, power down mode is changed to power saving mode, which disables all PLLs and outputs, but preserves the contents of the volatile registers. Thus, any configuration changes made via the I²C interface are preserved. By deactivating the Keep Alive Mode, I²C memory is not preserved during power down, but power consumption is reduced relative to the Keep Alive Mode.

Output Drive Strength

The DC drive strength of the individual clock output can be programmed for different values. Table 1 shows the typical rise and fall times for different drive strength settings.

Table 1. Output Drive Strength

Output Drive Strength	Rise/Fall Time (ns) (Typical Value)
Low	6.8
Mid Low	3.4
Mid High	2.0
High	1.0

Factory Specific Configuration and Custom Programming

The device is available with Factory Specific programmed frequencies as shown in the Ordering Information page. This factory specific programmed part can be used for the device evaluation purposes. The MoBL® Clock can be custom programmed to any desired frequencies and listed features. For customer specific programming and I²C programmable memory bitmap definitions, please contact local Cypress Field Application Engineer (FAE) or sales representative.

Functional Overview

I²C Serial Interface

To enhance the flexibility and function of the clock synthesizer, a two-signal I²C serial interface is provided. This interface is used to write (and optionally read) control registers that control various device functions such as enabling individual clock output buffers. The registers initialize to their default setting upon power up and therefore, use of this interface is optional. Clock device registers are normally changed upon system initialization. Any data written via I²C is volatile and is not retained when the device is powered down.

The I²C interface uses two signals, SDA and SCL, that operates up to 400 kbits/s in Read or Write mode. The SDA and SCL timing and data transfer sequence is shown in Figure 3 on page 7. The basic Write serial format is as follows:

Start Bit; 7-bit Device Address (DA); R/W Bit; Slave Clock Acknowledge (ACK); 8-bit Memory Address (MA); ACK; 8-bit Data; ACK; 8-bit Data in MA+1 if desired; ACK; 8-bit Data in MA+2; ACK; etc. until STOP Bit. The basic serial format is illustrated in Figure 4 on page 7.

Device Address

The device serial interface address is 69H. The device address is combined with a read/write bit as the LSB and is sent after each start bit.

Data Valid

Data is valid when the clock is HIGH, and can only be transitioned when the clock is LOW, as illustrated in Figure 5 on page 7.

Data Frame

Every new data frame is indicated by a start and stop sequence, as illustrated in Figure 6 on page 8.

Start Sequence – SDA going LOW when SCL is HIGH indicates a Start Frame. Every time a start signal is supplied, the next 8-bit data must be the device address (seven bits) and a R/W bit, followed by register address (eight bits) and register data (eight bits).

Stop Sequence – SDA going HIGH when SCL is HIGH indicates a Stop Frame. A Stop Frame frees the bus to write to another part on the same bus or to write to another random register address.

Acknowledge Pulse

During Write Mode, the MoBL Clock M300/M600 responds with an Acknowledge pulse after every eight bits. This is done by pulling the SDA line LOW during the N*9th clock cycle, as illustrated in Figure 7 on page 8 (N = the number of bytes transmitted). During Read Mode, the master generates the acknowledge pulse after reading the data packet.

Write Operations

Writing Individual Bytes

A valid write operation must have a full 8-bit register address after the device address word from the master, which is followed

by an acknowledge bit from the slave (ack = 0/LOW). The next eight bits must contain the data word intended for storage. After the receiving the data word, the slave responds with another acknowledge bit (ack = 0/LOW), and the master must end the write sequence with a STOP condition.

Writing Multiple Bytes

To write multiple bytes at a time, the master must not end the write sequence with a STOP condition, but instead sends multiple contiguous bytes of data to be stored. After each byte, the slave responds with an acknowledge bit, the same as after the first byte, and accepts data until the acknowledge bit is responded to by the STOP condition. When receiving multiple bytes, the MoBL Clock M300/M600 internally increments the register address.

Read Operations

Read operations are initiated the same way as Write operations except that the R/W bit of the slave address is set to '1' (HIGH). There are three basic read operations: current address read, random read, and sequential read.

Current Address Read

The MoBL Clock M300/M600 have an onboard address counter that retains '1' more than the address of the last word accessed. If the last word written or read was word 'n', then a current address read operation returns the value stored in location 'n+1'. When the MoBL Clock M300/M600 receives the slave address with the R/W bit set to a '1', it issues an acknowledge and transmits the 8-bit word. The master device does not acknowledge the transfer, but generates a STOP condition, which causes the MoBL Clock M300/M600 to stop transmission.

Random Read

Through random read operations, the master may access any memory location. To perform this type of read operation, first set the word address. To do this, send the address to the MoBL Clock M300/M600 as part of a write operation. After the word address is sent, the master generates a START condition following the acknowledge. This terminates the write operation before any data is stored in the address, but not before the internal address pointer is set. Next, the master reissues the control byte with the R/W byte set to '1'. The MoBL Clock M300/M600 then issues an acknowledge and transmits the 8-bit word. The master device does not acknowledge the transfer, but generates a STOP condition, which causes the MoBL Clock M300/M600 to stop transmission.

Sequential Read

Sequential read operations follow the same process as random reads except that the master issues an acknowledge instead of a STOP condition after transmission of the first 8-bit data word. This action increments the internal address pointer, and subsequently outputs the next 8-bit data word. By continuing to issue acknowledges instead of STOP conditions, the master serially reads the entire contents of the slave device memory. When the internal address pointer points to the FFH register, after the next increment, the pointer points to the 00H register.

The diagram shows the timing of the I2C protocol. The SCL signal is high during the Address or Acknowledge Valid and Data may be changed periods and low during the START and STOP conditions. The SDA signal is high during the START and STOP conditions and low during the Address or Acknowledge Valid and Data may be changed periods. The diagram is divided into four sections by vertical dashed lines: START Condition, Address or Acknowledge Valid, Data may be changed, and STOP Condition. A red curved arrow points from the START Condition section to the STOP Condition section.

SDA Write
Multiple Contiguous Registers

1 Bit R/W = 0

1 Bit Slave ACK

1 Bit Slave ACK

1 Bit Slave ACK

1 Bit Slave ACK

1 Bit Slave ACK

1 Bit Slave ACK

1 Bit Slave ACK

1 Bit Slave ACK

7-bit Device Address

8-bit Register Address (XXH)

8-bit Register Data (XXH)

8-bit Register Data (XXH+1)

8-bit Register Data (XXH+2)

8-bit Register Data (FFH)

8-bit Register Data (00H)

Start Signal

Stop Signal

SDA Read
Current Address Read

1 Bit R/W = 1

1 Bit Slave ACK

1 Bit Slave ACK

1 Bit Master ACK

7-bit Device Address

8-bit Register Data

Start Signal

Stop Signal

SDA Read
Multiple Contiguous Registers

1 Bit R/W = 0

1 Bit Slave ACK

1 Bit Slave ACK

1 Bit Master ACK

1 Bit Master ACK

1 Bit Master ACK

1 Bit Master ACK

1 Bit Master ACK

1 Bit Master ACK

7-bit Device Address

8-bit Register Address (XXH)

7-bit Device Address + R/W=1

8-bit Register Data (XXH)

8-bit Register Data (XXH+1)

8-bit Register Data (FFH)

8-bit Register Data (00H)

Start Signal

Stop Signal

Repeated Start bit

The diagram illustrates the timing relationship between the Serial Data (SDA) and Serial Clock (SCL) signals. The SDA signal is shown as a trapezoidal wave, with the top portion labeled "Data Valid" and the falling edge labeled "Transition to next Bit". The SCL signal is a square wave. The high and low periods of the SCL are labeled CLK_{HIGH} and CLK_{LOW} respectively. The timing parameters t_{DH} (Data Hold time) and t_{SU} (Data Setup time) are indicated for the SDA signal relative to the SCL clock edge. A red arrow points to the SDA signal, and a red arrow points to the SCL signal.

Serial Programming Interface Timing

Figure 6. Start and Stop Frame





Figure 7. Frame Format (Device Address, R/W, Register Address, Register Data)



Serial I²C Programming Interface Timing Specifications

Parameter	Description	Min	Max	Unit
f _{SCL}	Frequency of SCL	–	400	kHz
	Start Mode Time from SDA LOW to SCL LOW	0.6	–	μs
CLK _{LOW}	SCL LOW Period	1.3	–	μs
CLK _{HIGH}	SCL HIGH Period	0.6	–	μs
t _{SU}	Data Transition to SCL HIGH	250	–	ns
t _{DH}	Data Hold (SCL LOW to data transition)	0	–	ns
	Rise Time of SCL and SDA	–	300	ns
	Fall Time of SCL and SDA	–	300	ns
	Stop Mode Time from SCL HIGH to SDA HIGH	0.6	–	μs
	Stop Mode to Start Mode	1.3	–	μs

Absolute Maximum Conditions

Parameter	Description	Condition	Min	Max	Unit
V _{DD}	Supply Voltage for MoBL Clock M6xx		−0.5	4.4	V
V _{DD}	Supply Voltage for MoBL Clock M3xx		−0.5	2.8	V
V _{DD_CLKX}	Supply Voltage for MoBL Clock M3xx/M6xx		−0.5	4.4	V
V _{IN}	Input Voltage for MoBL Clock M6xx	Relative to V _{SS}	−0.5	V _{DD} +0.5	V
V _{IN}	Input Voltage for MoBL Clock M3xx	Relative to V _{SS}	−0.5	2.2	V
T _S	Temperature, Storage	Non Functional	−65	+150	°C
ESD _{HBM}	ESD Protection (Human Body Model)	JEDEC EIA/JESD22-A114-E	2000	–	V
UL-94	Flammability Rating	V-0 @1/8 in.	–	10	ppm
MSL	Moisture Sensitivity Level		3		

Recommended Operating Conditions

The Recommended Operating Conditions table for MoBL Clock M3xx/M6xx family.

Parameter	Description	Min	Typ	Max	Unit
V _{DD}	VDD Operating voltage for MoBL Clock M6xx	2.25	–	3.60	V
V _{DD}	VDD Operating voltage for MoBL Clock M3xx	1.65	1.80	1.95	V
V _{DD_CLKX}	Output Driver Voltage for MoBL Clock M3xx/M6xx	1.43	–	3.60	V
T _{AI}	Industrial Ambient Temperature	−40	–	85	°C
C _{LOAD}	Maximum Load Capacitance	–	–	15	pF
t _{PU}	Power up time for all V _{DD} to reach minimum specified voltage (power ramps must be monotonic)	0.05	–	500	ms

DC Electrical Specifications

The DC Electrical Spec. table for MoBL Clock M3xx/M6xx family ($V_{DD_CLKX} = 1.5\text{ V}/1.8\text{ V}/2.5\text{ V}/3.0\text{ V}/3.3\text{ V}$)

Parameter	Description	Conditions	Min	Typ	Max	Unit
V_{OL}	Output Low Voltage, CLK pins	$I_{OL} = 2\text{ mA}$, drive strength = [00]	–	–	0.4	V
		$I_{OL} = 3\text{ mA}$, drive strength = [01]				
		$I_{OL} = 7\text{ mA}$, drive strength = [10]				
		$I_{OL} = 12\text{ mA}$, drive strength = [11]				
V_{OH}	Output High Voltage, CLK pins	$I_{OH} = -2\text{ mA}$, drive strength = [00]	$V_{DD_CLKX} - 0.4$	–	–	V
		$I_{OH} = -3\text{ mA}$, drive strength = [01]				
		$I_{OH} = -7\text{ mA}$, drive strength = [10]				
		$I_{OH} = -12\text{ mA}$, drive strength = [11]				
V_{OLSD}	Output Low Voltage, SDA	$I_{OL} = 4\text{ mA}$	–	–	0.4	V
V_{IL1}	Input Low Voltage of PD#/OE, SDA and SCL pins		–	–	$0.2 \times V_{DD}$	V
V_{IL2}	Input Low Voltage of EXCLKIN pin		–	–	$0.1 \times V_{DD}$	V
V_{IH1}	Input High Voltage of PD#/OE, SDA and SCL pins		$0.8 \times V_{DD}$	–	–	V
V_{IH2}	Input High Voltage of EXCLKIN for MoBL Clock M6xx		$0.9 \times V_{DD}$	–	–	V
V_{IH3}	Input High Voltage of EXCLKIN pin MoBL Clock M3xx		$0.9 \times V_{DD}$	–	2.2	V
I_{IH}	Input High Current, PD#/OE	$V_{IH} = V_{DD}$	–	–	10	μA
I_{IL}	Input Low Current, PD#/OE	$V_{IL} = 0\text{ V}$	–	–	10	μA
R_{DN}	Pull Down Resistor of clocks (CLK1-CLK3) in off-state	Clock outputs in off-state by setting PD# = Low	100	160	250	$\text{k}\Omega$
$I_{DD}^{[1, 2]}$	Supply Current	All outputs running, $C_{LOAD} = 0$	–	15	–	mA
$I_{DDS}^{[1]}$	Standby Current	PD# = Low, and I ² C circuit not in Keep Alive Mode	–	3	–	μA
$C_{IN}^{[2]}$	Input Capacitance	SCL, SDA, and PD#/OE inputs	–	–	7	pF

Notes

1. This parameter is configuration dependent. The specified value is for the drive level setting of [1,1].
2. Parameters are guaranteed by design and characterization. Not 100% tested in production. All parameters specified with fully loaded outputs.

AC Electrical Specifications

The AC Electrical Specifications table for M3xx/M6xx ($V_{DD_CLKX} = 1.5\text{ V}/1.8\text{ V}/2.5\text{ V}/3.0\text{ V}/3.3\text{ V}$) family.


Parameter	Description	Conditions	Min	Typ	Max	Unit
F_{CLK}	Clock Output Frequency	All clock outputs	3	–	50	MHz
F_{REF}	Driven Reference Clock Frequency	EXCLKIN Clock	1	–	48	MHz
DC	Output Clock Duty Cycle	Duty Cycle as defined in Figure 9, t_1/t_2 measured at 50% of V_{DD_CLKX}	45	50	55	%
$T_{RF1}^{[3]}$	Output Clock Rise/Fall Time	Measured from 20% to 80% of V_{DD_CLKX} , as shown in Figure 10, $C_{LOAD} = 15\text{ pF}$, drive strength = [00]	–	6.8	10.0	ns
$T_{RF2}^{[3]}$	Output Clock Rise/Fall Time	Measured from 20% to 80% of V_{DD_CLKX} , as shown in Figure 10, $C_{LOAD} = 15\text{ pF}$, drive strength = [01]	–	3.4	5.0	ns
$T_{RF3}^{[3]}$	Output Clock Rise/Fall Time	Measured from 20% to 80% of V_{DD_CLKX} , as shown in Figure 10, $C_{LOAD} = 15\text{ pF}$, drive strength = [10]	–	2.0	3.0	ns
$T_{RF4}^{[3]}$	Output Clock Rise/Fall Time	Measured from 20% to 80% of V_{DD_CLKX} , as shown in Figure 10, $C_{LOAD} = 15\text{ pF}$, drive strength = [11]	–	1.0	1.5	ns
$T_{CCJ}^{[3, 4]}$	Cycle-to-cycle Jitter	EXCLKIN = CLKX = 48 MHz, $C_{LOAD} = 15\text{ pF}$, 3 PLLs and 1 output for each PLL enabled, drive strength = [11]	–	150	–	ps
$T_{LOCK}^{[3]}$	PLL Lock Time		–	1	3	ms

Notes

3. Parameters are guaranteed by design and characterization. Not 100% tested in production. All parameters specified with fully loaded outputs.
4. This parameter is configuration dependent. The specified value is for the drive level setting of [1,1].

Test and Measurement Setup

Figure 8. Test and Measurement Setup



Voltage and Timing Definitions

Figure 9. Duty Cycle Definition





Figure 10. Rise Time = T_{RF} Fall Time = T_{RF}



Ordering Information

Part Number ^[5]	Frequency Configuration	Other Programmable Features	Package	Production Flow
Pb-free				
M300LFXI	Factory Specific Configuration With EXCLKIN = 19.2 MHz CLK1 = 48.0 MHz, CLK2 = 27.0 MHz, CLK3 = 16.9344 MHz	VDD = 1.8 V VDD_CLKx = 1.5/1.8/2.5/3.0/3.3 V Power Down = Enabled Keep Alive = Disabled Spread Spectrum = Disabled Output Drive Strength = [11]	16-pin QFN	Industrial, –40 °C to 85 °C
M300LFXIT	Factory Specific Configuration With EXCLKIN = 19.2 MHz CLK1 = 48.0 MHz, CLK2 = 27.0 MHz, CLK3 = 16.9344 MHz	VDD = 1.8V VDD_CLKx = 1.5/1.8/2.5/3.0/3.3 V Power Down = Enabled Keep Alive = Disabled Spread Spectrum = Disabled Output Drive Strength = [11]	16-pin QFN – Tape & Reel	Industrial, –40 °C to 85 °C
M600LFXI	Factory Specific Configuration With EXCLKIN = 19.2 MHz CLK1 = 48.0 MHz, CLK2 = 27.0 MHz, CLK3 = 16.9344 MHz	VDD = 2.5/3.0/3.3 V VDD_CLKx = 1.5/1.8/2.5/3.0/3.3 V Power Down = Enabled Keep Alive = Disabled Spread Spectrum = Disabled Output Drive Strength = [11]	16-pin QFN	Industrial, –40 °C to 85 °C
M600LFXIT	Factory Specific Configuration With EXCLKIN = 19.2 MHz CLK1 = 48.0 MHz, CLK2 = 27.0 MHz, CLK3 = 16.9344 MHz	VDD = 2.5/3.0/3.3 V VDD_CLKx = 1.5/1.8/2.5/3.0/3.3 V Power Down = Enabled Keep Alive = Disabled Spread Spectrum = Disabled Output Drive Strength = [11]	16-pin QFN – Tape & Reel	Industrial, –40 °C to 85 °C

Some product offerings are factory programmed customer specific devices with customized part numbers. The Possible Configurations table shows the available device types, but not complete part numbers. Contact your local Cypress FAE or Sales Representative for more information.


Possible Configurations

Part Number ^[5]	Frequency Configuration	Other Programmable Features	Package	Production Flow
M3xxLFXI	Customer Specific Configuration	VDD = 1.8 V VDD_CLKx = 1.5/1.8/2.5/3.0/3.3 V	16-pin QFN	Industrial, –40 °C to 85 °C
M3xxLFXIT	Customer Specific Configuration	VDD = 1.8 V VDD_CLKx = 1.5/1.8/2.5/3.0/3.3 V	16-pin QFN- Tape & Reel	Industrial, –40 °C to 85 °C
M6xxLFXI	Customer Specific Configuration	VDD = 2.5/3.0/3.3 V VDD_CLKx = 1.5/1.8/2.5/3.0/3.3 V	16-pin QFN	Industrial, –40 °C to 85 °C
M6xxLFXIT	Customer Specific Configuration	VDD = 2.5/3.0/3.3 V VDD_CLKx = 1.5/1.8/2.5/3.0/3.3 V	16-pin QFN- Tape & Reel	Industrial, –40 °C to 85 °C

Note


5. xx indicates factory programmed parts based on customer specific configuration. For more details, contact your local Cypress FAE or Sales Representative

Ordering Code Definitions



Package Drawing and Dimensions

Figure 11. 16-pin Chip On Lead (3 × 3 × 0.6 mm) LG16A/LD16A (Sawn) Package Outline, 001-09116



NOTES

1. REFERENCE JEDEC # MO-220
2. ALL DIMENSIONS ARE IN MILLIMETERS

001-09116 *I

Acronyms

Acronym	Description
EMI	Electromagnetic Interference
ESD	Electrostatic Discharge
EPROM	Erasable Programmable Read Only Memory
FAE	Field Application Engineer
OE	Output Enable
PLL	Phase Locked Loop
QFN	Quad Flat No-lead
SSC	Spread Spectrum Clock

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
kΩ	kilohm
kHz	kilohertz
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
ms	millisecond
ns	nanosecond
Ω	ohm
ppm	parts per million
%	percent
pF	picofarad
ps	picosecond
V	volt

Document History Page

Document Title: MoBL® Clock M300/M600, Three-PLL Programmable Clock Generator for Portable Applications Document Number: 001-12946				
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	1471544	See ECN	RGL / AESA	New data sheet.
*A	2750166	08/10/2009	TSAI	Post to external web.
*B	2897317	03/22/10	KVM	Updated Ordering Information . No change in part numbers. Added Possible Configurations . Moved 'xx' parts from Ordering Information to Possible Configurations. Updated Package Drawing and Dimensions .
*C	3104150	12/07/2010	BASH	Added Ordering Code Definitions . Added Acronyms and Units of Measure . Minor edits and updated in new template.
*D	4207164	12/02/2013	CINM	Updated Package Drawing and Dimensions : spec 001-09116 – Changed revision from *E to *I. Updated to new template. Completing Sunset Review.
*E	5260248	05/05/2016	PSR	Obsolete document.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC[®] Solutions

[psoc.cypress.com/solutions](#)
[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

[cypress.com/go/support](#)

© Cypress Semiconductor Corporation, 2007-2016. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and/or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.