

Frequently Asked Questions

Product Name: System Basis Chips (SBCs)

Date: August 2018

Application: Automotive ECUs

Datasheet: TLE926x(-3)BQX

Contact Person: Norbert Ulshoefer

Mid-Range+ SBC	
Question 1: Chapter 3	What's the difference between n.c. pins and N.U. pins?
Answer:	<p>n.c. pins means "not connected pins". They are high impedance pins and internally not bonded to the chip. These pins can be left floating. It is recommended to connect to GND to improve thermal behavior.</p> <p>N.U. pins means not used pin. These pins are electrically connected to the silicon chip, therefore they should be left open on the PCB. In case N.U. pins are connected on the board an open bridge has to be foreseen to avoid external disturbances.</p>
Question 2: Chapter 3.3	How shall I connect the unused pins?
Answer:	<p>Please refer to the following recommendations:</p> <ul style="list-style-type: none"> • WK1/2/3: connect to GND and disable WK inputs via SPI • HSx: leave open • LIN, CAN: leave all pins open • RO, FOx: leave open • INT: leave open • TEST: <ul style="list-style-type: none"> ○ To activate SBC Development Mode, connect to GND during power-up operation. The connection can be removed after power-up ○ For normal operations, leave open • VCAN: connect to VCC1 • VCC2: leave open and keep disabled <p>VCC3: Do not enable the VCC3 via SPI if not used because this will lead to an increased current consumption.</p> <ul style="list-style-type: none"> • VCC3SH: Connect to VS or leave open • VCC3B, VCC3REF: leave open
Question 3: Chapter 4.1.4	What does this mean: "VCC2 is short-to-battery protected"?
Answer:	<p>Regulators with a maximum output voltage rating less than the battery voltage (e.g. 5V) will be damaged in case of a short to the battery.</p> <p>The VCC2 output pin of Mid-Range SBC can withstand a voltage up to 28V, and temporarily up to 40V for load dump. Therefore this SBC will not be damaged even if the output pin is shorted to the battery (or to GND over long cable).</p>
Question 4: Chapter 4.4	What is the current consumption adder during cyclic sense in SBC Stop or Sleep Mode?
Answer:	<p>The current consumption adder for cyclic sense (CS) with one high-side switch in SBC Stop Mode can be calculated using following equation: $I_{\text{Stop,CS}} = 20\mu\text{A} + (550\mu\text{A} \cdot t_{\text{on}} / T_{\text{period}})$.</p> <p>The same applies for SBC Sleep Mode.</p> <p>A typ. 75µA / max 125µA (Tj= 85°C) adder applies for every additionally activated HSx switch.</p>



Frequently Asked Questions

Question 5: Chapter 4.4	How can we calculate the High-Side Switch (HSS) current consumptions for every additional activated HSx switch in SBC Stop or Sleep Mode?
Answer:	<p>When one of the four HSS is already turned on during SBC Stop Mode, the additional current consumption is typ. 575µA / max 700µA (T_j = 85°C).</p> <p>A typ. 75µA / max 125µA (T_j = 85°C) adder applies for every additionally activated HSx switch in SBC Stop Mode.</p> <p>The current consumption for cyclic sense is reduced by the duty cycle of the configured period and on-time.</p>
Question 6: Chapter 4.4	Is “the VCC2 low power mode current consumption in SBC stop mode” the same to the VCC2 current consumption in SBC sleep mode?
Answer:	<p>The VCC2 current is almost the same for SBC Stop and for SBC Sleep Mode. Please refer to (P_4.4.19) and (P_4.4.20).</p> <p>Note: You do not have to enable VCC2 for SBC Stop or SBC Sleep Mode for the CAN wake capable mode.</p>
Question 7: Chapter 4.4	What is the contribution of the watchdog operation to the SBC current consumption during SBC stop mode?
Answer:	<p>Additional 20µA typ. is required at 25°C. For more details, please refer to the datasheet, (P_4.4.30) and (P_4.4.31).</p>
Question 8: Chapter 4.4	What is the HSS current consumption value for 1 * HSx in SBC Stop Mode without cyclic sense?
Answer:	<p>The difference on the HS current consumptions with and without cyclic sense is that the current consumption in cyclic sense is reduced by the duty cycle (ton/Tperiod). See also the footnotes of the datasheet parameters (P_4.4.23), (P_4.4.27), (P_4.4.33) and (P_4.4.34).</p>
Question 9: Chapter 5.1	Is the transition from SBC Init Mode to SBC Normal Mode automatic, or do we have to send a SPI command?
Answer:	<p>The transition from SBC Init Mode to SBC Normal Mode is triggered by ANY SPI command, sent by the microcontroller.</p> <p>A recommendation is to use the first watchdog trigger command, which is sent with the watchdog timing chosen. In this case no additional SPI command must be sent for entering the SBC Normal Mode.</p>
Question 10: Chapter 5.1.1	What is the watchdog mode after power-up? Window watchdog or time-out/standard watchdog?
Answer:	<p>The default watchdog mode is time-out watchdog.</p>
Question 11: Chapter 5.1.1.2	Do you have some recommendation for the sequence of initial settings?
Answer:	<p>After the Power-On Reset (POR), the SBC is in SBC Init Mode. Then following actions are recommended:</p> <ul style="list-style-type: none"> • Watchdog trigger and watchdog (WD) settings • Configure VCC3 for load sharing, if used • Clear the POR bit for proper diagnosis • All other initializations of the SBC peripherals (CAN, LIN, HSx, WKx, etc.) <p>The actual sequence and timing of the commands depend on the application and other boundary conditions (e.g. microcontroller, drivers, functional safety requirements, etc.).</p>

Frequently Asked Questions

Question 12: Chapter 5.1.4	<p>SBC Stop Mode is used for our application in low-power mode of the ECU. There is a concern to accidentally enter SBC Sleep Mode (VCC1 OFF) by single point failure. Is there any suggestion to reduce this risk?</p>
Answer:	<p>One suggestion is to set a wake-flag as "1" and leave it intentionally (just after SBC initialization) because SBC Sleep Mode access is prevented when wake-flags are still set. One possibility would be following configuration after power-up:</p> <ul style="list-style-type: none"> • Create an internal wake-event (TIMER_WU) from an unused timer (Timer 1 or Timer 2) using cyclic wake • Keep this bit set (do not clear in the register). Only then, set other wake sources before entering SBC Stop Mode. • In case other wake sources are set and the register needs to be cleared, the procedure should be repeated. <p>As explained in Chapter 5.1.4, to enter SBC Sleep Mode successfully, all wake source signalization flags from WK_STAT_1 and WK_STAT_2 need to be cleared. A failure to do so results in an immediate wake-up from SBC Sleep Mode (going via SBC Restart to Normal Mode).</p>
Question 13: Chapter 8	<p>What is the current capability and the current limitation of VCC3?</p>
Answer:	<p>Current capability of VCC3:</p> <ul style="list-style-type: none"> • VCC3 is designed to drive PNP transistors with a base current from VCC3B of up to 80mA. Depending on the current amplification of the respective PNP the collector current could be a multiple. For power dissipation and thermal protection reasons, also PNPs can be driven in parallel. • The maximum power dissipation of the PNP determines the current capability and needs to be managed to avoid a thermal damage. With e.g. 400mA and $V_S = 16V$ the power dissipation is 4.4W in a 5V configuration, which can only be managed for short periods because the heat cannot be dissipated from the PCB itself. Assuming an R_{th} of 40K/W and an ambient temperature of 85°C, the junction temperature of the PNP would increase to ~300°C, which is too high for the PNP on a steady state level. In addition the overall SBC power dissipation also needs to be considered <p>Current limitation of VCC3:</p> <ul style="list-style-type: none"> • In stand-alone configuration, the current limitation for the PNP is determined by the shunt resistor between V_S and VCC3SH. • In load-sharing configuration, the current limitation is only indirect by the current limitation of VCC1.
Question 14: Chapter 8	<p>Is it possible to set VCC1=3.3V, VCC2=5V and VCC3=5V?</p>
Answer:	<p>Yes, it is possible to configure VCC3 to a different voltage, even higher than VCC1. An external resistor divider must be used, see below.</p>

Frequently Asked Questions

	 <div style="border: 1px solid black; padding: 5px; width: fit-content; margin: 10px auto;"> <p>Input current on Vcc3_ref. Typical value form BE@ambient results</p> </div> <div style="border: 1px solid black; padding: 5px; width: fit-content; margin: 10px auto;"> <p>The resulting 330uA is an optimum choice between circuit robustness and current consumption (see also next page)</p> </div> $R1 = \frac{VCC3_{out} - VCC3_{ref}}{I_{R2} + I_{VCC3_{ref}}} = \frac{5 - 3.3}{330E^{-6} + 3E^{-6}} = 5.11k\Omega$ $R2 = \frac{VCC3_{ref}}{I_{R2}} = \frac{3.3}{330 \cdot E^{-6}} = 10K\Omega$
<p>Question 15: Chapter 8.2.1</p>	<ol style="list-style-type: none"> 1. What is the function of R_{Lim}? 2. Does it affect Vcc3 output accuracy a lot?
<p>Answer:</p>	<ol style="list-style-type: none"> 1. R_{Lim} is a simple solution to improve robustness of the VCC3 regulator and to protect the VCC3REF pin for short circuit events in case of off-board usage. 2. Assuming a VCC3REF input current of 10uA (P_8.6.2), a 100Ωhm resistor adds only 1mV offset. 
<p>Question 16: Chapter 8.2.2</p>	<ol style="list-style-type: none"> 1. When we use VCC3 independently, it is possible to turn on and off VCC3? 2. Is it possible to turn ON and OFF VCC3 once configured for load sharing?
<p>Answer:</p>	<ol style="list-style-type: none"> 1. In stand-alone configuration VCC3 can be turned on and off as needed (VCC3_ON). Once configured as stand-alone, the load sharing cannot be chosen anymore unless the SBC is powered down. 2. When load sharing is chosen (VCC3_LS_ = 1), VCC3 can't be turned off by using the VCC3_ON register, because VCC3_ON register setting will be ignored. VCC3 status is always synchronized with VCC1 during load sharing. By default VCC3 is disabled in SBC Stop Mode and for VS < VS_UV. If needed, VCC3 can also stay activated in Stop Mode by setting the bit VCC3_LS_STP_ON (with a slightly increased quiescent current) and below VS_UV by setting the bit VCC3_VS_UV_OFF. <p><i>Note: Setting the bit VCC3_ON before setting the bit VCC3_LS prevents the load sharing configuration to be activated</i></p>


Frequently Asked Questions

Question 17: Chapter 8.3	Would you provide the information on the acceptable ESR values for the VCC3 output capacitor, as reference?												
Answer:	<p>It is recommended to use a ceramic capacitor with 10mΩ – 150mΩ. Below table is the recommendation for the external devices of VCC3.</p> <p>Table 12 Bill of Materials for the V_{CC3} Function with and without load sharing configuration</p> <table border="1" data-bbox="379 427 1441 584"> <thead> <tr> <th>Device</th> <th>Vendor</th> <th>Reference / Value</th> </tr> </thead> <tbody> <tr> <td>C2</td> <td>Murata</td> <td>10 μF/10 V GCM31CR71AA106K</td> </tr> <tr> <td>RSHUNT</td> <td>-</td> <td>1 Ω (with LS) / 470 mΩ (without LS)</td> </tr> <tr> <td>T1</td> <td>ON Semiconductor</td> <td>MJD253</td> </tr> </tbody> </table>	Device	Vendor	Reference / Value	C2	Murata	10 μF/10 V GCM31CR71AA106K	RSHUNT	-	1 Ω (with LS) / 470 mΩ (without LS)	T1	ON Semiconductor	MJD253
Device	Vendor	Reference / Value											
C2	Murata	10 μF/10 V GCM31CR71AA106K											
RSHUNT	-	1 Ω (with LS) / 470 mΩ (without LS)											
T1	ON Semiconductor	MJD253											
Question 18: Chapter 8.4	Would you provide the information on the load sharing ratio in case of the Mid-Range SBC when the load sharing is used?												
Answer:	<p>The load sharing ratio can be selected via the shunt resistor (between VS and VCC3SH) by using the equation from the datasheet. A shunt resistor of 1Ω would result in a load sharing ratio of 1:1 (VCC3:VCC1).</p>												
Question 19: Chapter 8.4	<ol style="list-style-type: none"> How is the load-sharing function working? How can I calculate the appropriate RSHUNT value? 												
Answer:	<ol style="list-style-type: none"> VCC1 circuit works as the main feedback loop to control the voltage (voltage controlled voltage source). The shunt resistor determines the load sharing ratio between VCC1 and VCC3. In other words, the VCC3 circuit work as the additional current supply (current controlled current source) and it is similar to a current mirror function. Based on above (i), following calculation approach and method is proposed to determine the proper RSHUNT value: <ol style="list-style-type: none"> Take the total current needed and determine the I_{CC1} value (e.g. based on your power dissipation estimation) Calculate the I_{CC3} value based on Step 1. RSHUNT is calculated by using following equation: $R_{SHUNT} = \frac{I_{CC1} \cdot 110 \Omega / 105 - 15 mV}{I_{CC3}}$ 												
Question 20: Chapter 8.6	Would you provide the information on the output voltage accuracy when operating in load sharing?												
Answer:	It is ±2% from the nominal value (5V or 3.3V) in SBC Normal Mode and ±4% in SBC Stop Mode (P_8.6.13).												
Question 21: Chapter 8.6.6	Why does the datasheet state “up to 400mA with 470mΩ shunt resistor”? Regarding the 400mA, does it come from Vshunt_threshold 180mV min?												
Answer:	Yes, it is based on the min shunt threshold voltage of 180mV. When using a 470mΩ shunt then the VCC3 current is ~382mA. It is also a practical achievable max. value. In theory the VCC3 current is limited by the max. base current and the power dissipation within the SBC and the PNP.												
Question 22: Chapter 10.1	What is the internal link between the CAN transceiver and VCC2?												
Answer:	The CAN transceiver and VCC2 are independent. CAN is supplied by the dedicated VCAN supply input pin, but any 5V supply could be used (e.g. for the 5V variant from VCC1, VCC2, VCC3 or an external voltage regulator).												

Frequently Asked Questions

Question 23: Chapter 10.1	Can we disable VCC2 in SBC Stop Mode while keeping the CAN transceiver in wake capable mode?																			
Answer:	An internal supply derived from VS is active during CAN wake capable to supply the wake receiver. Therefore, VCC2 does not need to be active during SBC Stop or Sleep, i.e. it can be switched off during CAN wake capable mode.																			
Question 24: Chapter 10.2.4	How can the microcontroller detect a wake-up on CAN in SBC Stop Mode?																			
Answer:	<p>There are two signalizations how a CAN wake-up is detected:</p> <ol style="list-style-type: none"> 1. The INT pin is pulled low for t_{INT}. 2. RXDCAN is pulled low until the CAN mode is changed via SPI. <p>The microcontroller can use either signal as wake-up detection. Please refer to the datasheet Chapter 10.2.4 "CAN wake Capable Mode" for the details. The same applies for a wake-up on LIN but with a signalization on RXDLIN</p>																			
Question 25: Chapter 11.1	Which pin is the power supply for the integrated LIN module?																			
Answer:	It is supplied via VSHS pin. Please refer to the block diagram in Chapter 11.1.																			
Question 26: Chapter 11.3	What is the LIN dominant voltage level?																			
Answer:	<p>TLE926x specifications are based on LIN2.2A standard. Therefore it is NOT described as voltage level but it is described as the duty cycle.</p> <table border="1" data-bbox="367 1131 1492 1590"> <tbody> <tr> <td data-bbox="367 1131 678 1332"> Duty Cycle D2 (for worst case at 20 kbit/s) LIN 2.2 Normal Slope </td> <td data-bbox="678 1131 774 1332">D2</td> <td data-bbox="774 1131 853 1332">-</td> <td data-bbox="853 1131 933 1332">-</td> <td data-bbox="933 1131 1077 1332">0.581</td> <td data-bbox="1077 1131 1364 1332"> ³⁾$TH_{Rec}(min.) = 0.422 \times V_{SHS}$; $TH_{Dom}(min.) = 0.284 \times V_{SHS}$; $V_{SHS} = 7.6 \dots 18 V$; $t_{bit} = 50 \mu s$; $D2 = t_{bus_rec(max)}/2 t_{bit}$; LIN 2.2 Param 28 </td> <td data-bbox="1364 1131 1492 1332">P_11.3.32</td> </tr> <tr> <td data-bbox="367 1332 678 1590"> Duty Cycle D4 (for worst case at 10.4 kbit/s) SAE J2602 Low Slope </td> <td data-bbox="678 1332 774 1590">D4</td> <td data-bbox="774 1332 853 1590">-</td> <td data-bbox="853 1332 933 1590">-</td> <td data-bbox="933 1332 1077 1590">0.590</td> <td data-bbox="1077 1332 1364 1590"> ³⁾$TH_{Rec}(min.) = 0.389 \times V_{SHS}$; $TH_{Dom}(min.) = 0.251 \times V_{SHS}$; $V_{SHS} = 7.6 \dots 18 V$; $t_{bit} = 96 \mu s$; $D4 = t_{bus_rec(max)}/2 t_{bit}$; LIN 2.2 Param 30 </td> <td data-bbox="1364 1332 1492 1590">P_11.3.34</td> </tr> </tbody> </table>						Duty Cycle D2 (for worst case at 20 kbit/s) LIN 2.2 Normal Slope	D2	-	-	0.581	³⁾ $TH_{Rec}(min.) = 0.422 \times V_{SHS}$; $TH_{Dom}(min.) = 0.284 \times V_{SHS}$; $V_{SHS} = 7.6 \dots 18 V$; $t_{bit} = 50 \mu s$; $D2 = t_{bus_rec(max)}/2 t_{bit}$; LIN 2.2 Param 28	P_11.3.32	Duty Cycle D4 (for worst case at 10.4 kbit/s) SAE J2602 Low Slope	D4	-	-	0.590	³⁾ $TH_{Rec}(min.) = 0.389 \times V_{SHS}$; $TH_{Dom}(min.) = 0.251 \times V_{SHS}$; $V_{SHS} = 7.6 \dots 18 V$; $t_{bit} = 96 \mu s$; $D4 = t_{bus_rec(max)}/2 t_{bit}$; LIN 2.2 Param 30	P_11.3.34
Duty Cycle D2 (for worst case at 20 kbit/s) LIN 2.2 Normal Slope	D2	-	-	0.581	³⁾ $TH_{Rec}(min.) = 0.422 \times V_{SHS}$; $TH_{Dom}(min.) = 0.284 \times V_{SHS}$; $V_{SHS} = 7.6 \dots 18 V$; $t_{bit} = 50 \mu s$; $D2 = t_{bus_rec(max)}/2 t_{bit}$; LIN 2.2 Param 28	P_11.3.32														
Duty Cycle D4 (for worst case at 10.4 kbit/s) SAE J2602 Low Slope	D4	-	-	0.590	³⁾ $TH_{Rec}(min.) = 0.389 \times V_{SHS}$; $TH_{Dom}(min.) = 0.251 \times V_{SHS}$; $V_{SHS} = 7.6 \dots 18 V$; $t_{bit} = 96 \mu s$; $D4 = t_{bus_rec(max)}/2 t_{bit}$; LIN 2.2 Param 30	P_11.3.34														

Frequently Asked Questions

	 <p>The diagram illustrates the timing and voltage levels for CAN bus communication. It shows the TxD (input to transmitting node) signal, the V_{SUP} (Transceiver supply of transmitting node) signal, and the RxD (output of receiving node 1 and node 2) signals. The diagram illustrates the bit time (t_{Bit}), bus dominant time ($t_{Bus_dom(max)}$ and $t_{Bus_dom(min)}$), and bus recessive time ($t_{Bus_rec(min)}$ and $t_{Bus_rec(max)}$). It also shows the thresholds for receiving node 1 ($TH_{Rec(max)}$, $TH_{Dom(max)}$) and receiving node 2 ($TH_{Rec(min)}$, $TH_{Dom(min)}$). The propagation delays for node 1 ($t_{d(L),R(1)}$ and $t_{d(H),R(1)}$) and node 2 ($t_{d(L),R(2)}$ and $t_{d(H),R(2)}$) are also indicated.</p>
<p>Question 27: Chapter 12.3</p>	<ol style="list-style-type: none"> 1. What max. voltage can be applied to the WKx pins and how large is the current flowing into the pin? 2. Must the current be limited if a pin voltage of >40V is applied?
<p>Answer:</p>	<ol style="list-style-type: none"> 1. The maximum voltage on WKx pins can be 40V (P_4.1.6). As long as the voltage doesn't exceed $V_{S}+0.3V$, the current is as specified (P_12.3.4). 2. In general, voltages of >40V are not allowed because of the break through voltage of the ESD diode. ESD diodes can withstand a high (>1mA) current only for a very short period. In case the pin is connected to outside the control unit, the protection of ESD / ISO pulses is necessary. An external capacitor of 10nF and a 10k series resistor are suitable to limit the pulse current into the pin. <p><i>Note: The 500μA maximum rating of (P_4.1.13 and (P_4.1.14) apply for the case when the HV measurement function between WK1 and WK2 is enabled (Chapter 12.2.2) and the current between the two pins must be limited.</i></p>
<p>Question 28: Chapter 14.1</p>	<ol style="list-style-type: none"> 1. Is there an internal pull-up resistor on FO3 /TEST pin? 2. Do we need to add an external pull-up for the productive application?
<p>Answer:</p>	<ol style="list-style-type: none"> 1. Yes, there is an internal pull-up resistor (R_{TEST}) implemented in the FO3/TEST pin, which is activated only during the power-up phase of the SBC. It is used to detect, whether the SBC Development Mode shall be activated or not. The SBC Software Development Mode is entered, if the FO3/TEST pin is set and kept LOW during SBC Init Mode. The voltage level monitoring is started as soon as $V_S > V_{POR,r}$. The SBC Development Mode is configured and maintained, if the SBC Init Mode is left by sending any SPI command while FO3/TEST is LOW. The Software Development Mode is NOT configured, if the FO3/TEST level is HIGH for longer than t_{TEST} during the monitoring period. 2. After the power-up phase the internal pull-up resistor is disabled and the pin provides an

Frequently Asked Questions

	<p>open drain output. The external pull-up may be required depending on the used functionality.</p> <p><i>Note: FO2 and FO3/TEST can also be reconfigured after power-up as a low-side, high-side or wake-input functionality. The configuration is performed in the register GPIO_CTRL.</i></p>
Question 29: Chapter 15.6	Do VCC1, VCC2 and VCC3 have an under-voltage detection feature?
Answer:	<ul style="list-style-type: none"> • VCC1: a pre-warning detection (P_15.6.1), a configurable under-voltage reset (P_15.6.1), a short circuit detection (Chapter 15.7), and an over voltage detection (P_15.6.2) are implemented • VCC2: an under-voltage detection is implemented (P_15.8). An SPI bit will be set but no reset is generated • VCC3: an under-voltage detection is implemented (P_15.7) depending on the configured voltage. An SPI bit will be set but no reset is generated <p>Please refer to the datasheet Section 15.6 – 15.8 for further information</p>
Question 230: Chapter 15.9.1	What happens to VCC1, if VCC2 enters thermal shutdown and is turned off?
Answer:	There are independent temperature's sensors on each voltage regulator and also for the other power stages. Therefore VCC1 will continue to operate independently from the VCC2 condition as long as the temperature is below the thermal shutdown threshold for VCC1..
Question 31: Chapter 15.10	Would you provide the information on the VS min voltage to release reset (RO is L to H) surely during VS ramp-up?
Answer:	<p>It is 5.45V based on following calculation.</p> $(V_{rt1,f}) + (V_{rt, hys}) + (V_{cc1, d2}) = 4.75V_{max} + 0.2V_{max} + 0.5V_{max} = 5.45V_{max}$
Question 32: Chapter 15.10.18	How long is the reset pulse width for the WD time-out?
Answer:	The reset delay time (t_{RD1}) is typ. 2ms typ. In case of a watchdog trigger reset the RO pin is pulled low for this time. For other events, e.g. under voltage reset, the RO is pulled down for at least the 2ms but as long as VCC1 is below the reset threshold.
Question 33: Chapter 16	<p>Are the SPI registers exactly the same among TLE926x(-3)BQX(V33) family?</p> <p>What happen in case of programming a register associated to a non-available function?</p>
Answer:	All members of the MR-SBC family are fully software compatible between each other. The LIN2 (in the TLE9262, TLE9261 and TLE9260 variants), the LIN1 (in the TLE9261 and TLE9260 variants) and VCC3 (in TLE9260 variant) are disabled via internal hardwiring. The respective control bits behave like other reserved bits, i.e. they read as '0' and are also tied to '0'. No control or configuration is possible. No SPI_FAIL bit is set.
Question 34: Chapter 16.2	A reserved bit in configuration register has to be written as 0, will it trigger a raise of SPI_FAIL flag if programmed as 1?
Answer:	<p>Nothing will happen, when trying to write a '1' to a reserved bit because there is no real digital registers for reserved bits, The read back value is always '0' for reserved bits.</p> <p>The SPI_FAIL flag is not set..</p> <p><i>Note: For the details of the invalid SPI Commands leading to SPI_FAIL, please refer to the datasheet Chapter 16.2.</i></p>
Question 35: Chapter 16.7	Are there any internal pull-ups or pull-downs at SPI pins?

Frequently Asked Questions

Answer:	<ul style="list-style-type: none"> • CSN pin: there is a pull-up resistor (40kΩ typ.) • SDI and CLK pin: each pin has a pull down resistor (40kΩ typ.). • SDO pin: there is no pull-up or pull-down resistor. It is a push-pull output stage. Please refer to (P_16.7.6) and (P_16.7.7).																																																																																																																																																																																				
Question 36: Chapter 16.7.23	What is the transition time for SBC mode changes triggered via SPI?																																																																																																																																																																																				
Answer:	The mode transition time is max. 6µs. Please refer to (P_16.7.23).																																																																																																																																																																																				
Question 37: Chapter 3	Which pins have which internal structures?																																																																																																																																																																																				
	<p>Please see below table for each pin:</p> <table border="1" data-bbox="399 784 1436 1444"> <thead> <tr> <th>Pin</th> <th>Symbol</th> <th>Function</th> <th>Pin</th> <th>Symbol</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>GND</td> <td>Ground</td> <td>30</td> <td>CSN</td> <td>SPI Chip Select Not input</td> </tr> <tr> <td>2</td> <td>n.c.</td> <td>not connected; internally not bonded.</td> <td>31</td> <td>INT</td> <td>Interrupt Output; used as wake-up flag for microcontroller in SBC Stop or Normal Mode and for indicating failures. Active low. During start-up used to set the SBC configuration. External pull-up sets config 1/3, no external pull-up sets config 2/4.</td> </tr> <tr> <td>3</td> <td>VCC3REF</td> <td>VCC3REF; Collector connection for external PNP, reference input</td> <td>32</td> <td>RO</td> <td>Reset Output</td> </tr> <tr> <td>4</td> <td>VCC3B</td> <td>VCC3B; Base connection for external PNP</td> <td>33</td> <td>TXDLIN1</td> <td>Transmit LIN1</td> </tr> <tr> <td>5</td> <td>VCC3SH</td> <td>VCC3SH; Emitter connection for external PNP, shunt connection</td> <td>34</td> <td>RXDLIN1</td> <td>Receive LIN1</td> </tr> <tr> <td>6</td> <td>n.c.</td> <td>not connected; internally not bonded.</td> <td>35</td> <td>TXDCAN</td> <td>Transmit CAN; alternate function: calibration of high-precision oscillator</td> </tr> <tr> <td>7</td> <td>n.c.</td> <td>not connected; internally not bonded.</td> <td>36</td> <td>RXDCAN</td> <td>Receive CAN</td> </tr> <tr> <td>8</td> <td>HS1</td> <td>High Side Output 1; typ. 7Ω</td> <td>37</td> <td>VCAN</td> <td>Supply Input; for internal HS-CAN cell</td> </tr> <tr> <td>9</td> <td>HS2</td> <td>High Side Output 2; typ. 7Ω</td> <td>38</td> <td>GND</td> <td>GND</td> </tr> <tr> <td>10</td> <td>HS3</td> <td>High Side Output 3; typ. 7Ω</td> <td>39</td> <td>CANL</td> <td>CAN Low Bus Pin</td> </tr> <tr> <td>11</td> <td>HS4</td> <td>High Side Output 4; typ. 7Ω</td> <td>40</td> <td>CANH</td> <td>CAN High Bus Pin</td> </tr> <tr> <td>12</td> <td>n.c.</td> <td>not connected; internally not bonded.</td> <td>41</td> <td>n.c.</td> <td>not connected; internally not bonded.</td> </tr> <tr> <td>13</td> <td>VSHS</td> <td>Supply Voltage HS, LIN and GPIO1/2 in HS configuration; Supply voltage for High-Side Switches and LIN modules and respective UV-/OV supervision; Connected to battery voltage with reverse protection diode and filter against EMC; connect to VS if separate supply is not needed</td> <td>42</td> <td>LIN1</td> <td>LIN1 Bus; Bus line for the LIN interface, according to ISO 9141 and LIN specification 2.2 as well as SAE J2602-2.</td> </tr> <tr> <td>14</td> <td>VS</td> <td>Supply Voltage; Supply voltage for chip internal supply and voltage regulators; Connected to Battery Voltage with external reverse protection diode and filter against EMC</td> <td>43</td> <td>GND</td> <td>Ground</td> </tr> <tr> <td>15</td> <td>VS</td> <td>Supply Voltage; Supply voltage for chip internal supply and voltage regulators; Connected to Battery Voltage with external reverse protection diode and filter against EMC</td> <td>44</td> <td>LIN2</td> <td>LIN2 Bus; Bus line for the LIN interface, according to ISO 9141 and LIN specification 2.2 as well as SAE J2602-2.</td> </tr> <tr> <td>16</td> <td>n.c.</td> <td>not connected; internally not bonded.</td> <td>45</td> <td>n.c.</td> <td>not connected; internally not bonded.</td> </tr> <tr> <td>17</td> <td>VCC1</td> <td>Voltage Regulator Output 1</td> <td>46</td> <td>n.c.</td> <td>not connected; internally not bonded.</td> </tr> <tr> <td>18</td> <td>VCC2</td> <td>Voltage Regulator Output 2</td> <td>47</td> <td>FO2</td> <td>Fail Output 2 - Side Indicator; Side Indicators 1.25Hz 50% duty cycle output; Open drain. Active LOW. Alternative Function: GPIO1; configurable pin as WK, or LS, or HS supplied by VSHS (default is FO2, see also Chapter 14.1.1)</td> </tr> <tr> <td>19</td> <td>n.c.</td> <td>not connected; internally not bonded.</td> <td>48</td> <td>FO3/TEST</td> <td>Fail Output 3 - Pulsed Light Output; Break/rear light 100Hz 20% duty cycle output; Open drain. Active LOW TEST; Connect to GND to activate SBC Development Mode; Integrated pull-up resistor. Connect to VS with pull-up resistor or leave open for normal operation. Alternative Function: GPIO2; configurable pin as WK, or LS, or HS supplied by VSHS (default is FO3, see also Chapter 14.1.1)</td> </tr> <tr> <td>20</td> <td>GND</td> <td>GND</td> <td>Cooling Tab</td> <td>GND</td> <td>Cooling Tab - Exposed Die Pad; For cooling purposes only, do not use as an electrical ground.¹⁾</td> </tr> <tr> <td>21</td> <td>FO1</td> <td>Fail Output 1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>22</td> <td>WK1</td> <td>Wake Input 1; Alternative function: HV-measurement function input pin (only in combination with WK2, see Chapter 12.2.2)</td> <td></td> <td></td> <td></td> </tr> <tr> <td>23</td> <td>WK2</td> <td>Wake Input 2; Alternative function: HV-measurement function output pin (only in combination with WK1, see Chapter 12.2.2)</td> <td></td> <td></td> <td></td> </tr> <tr> <td>24</td> <td>WK3</td> <td>Wake Input 3</td> <td></td> <td></td> <td></td> </tr> <tr> <td>25</td> <td>TXDLIN2</td> <td>Transmit LIN2</td> <td></td> <td></td> <td></td> </tr> <tr> <td>26</td> <td>RXDLIN2</td> <td>Receive LIN2</td> <td></td> <td></td> <td></td> </tr> <tr> <td>27</td> <td>CLK</td> <td>SPI Clock Input</td> <td></td> <td></td> <td></td> </tr> <tr> <td>28</td> <td>SDI</td> <td>SPI Data Input; into SBC (=MOSI)</td> <td></td> <td></td> <td></td> </tr> <tr> <td>29</td> <td>SDO</td> <td>SPI Data Output; out of SBC (=MISO)</td> <td></td> <td></td> <td></td> </tr> </tbody> </table> <p>¹⁾ The exposed die pad at the bottom of the package allows better power dissipation of heat from the SBC via the PCB. The exposed die pad is not connected to any active part of the IC, can be left floating or it can be connected to GND (recommended) for the best EMC performance.</p>	Pin	Symbol	Function	Pin	Symbol	Function	1	GND	Ground	30	CSN	SPI Chip Select Not input	2	n.c.	not connected; internally not bonded.	31	INT	Interrupt Output; used as wake-up flag for microcontroller in SBC Stop or Normal Mode and for indicating failures. Active low. During start-up used to set the SBC configuration. External pull-up sets config 1/3, no external pull-up sets config 2/4.	3	VCC3REF	VCC3REF; Collector connection for external PNP, reference input	32	RO	Reset Output	4	VCC3B	VCC3B; Base connection for external PNP	33	TXDLIN1	Transmit LIN1	5	VCC3SH	VCC3SH; Emitter connection for external PNP, shunt connection	34	RXDLIN1	Receive LIN1	6	n.c.	not connected; internally not bonded.	35	TXDCAN	Transmit CAN; alternate function: calibration of high-precision oscillator	7	n.c.	not connected; internally not bonded.	36	RXDCAN	Receive CAN	8	HS1	High Side Output 1; typ. 7Ω	37	VCAN	Supply Input; for internal HS-CAN cell	9	HS2	High Side Output 2; typ. 7Ω	38	GND	GND	10	HS3	High Side Output 3; typ. 7Ω	39	CANL	CAN Low Bus Pin	11	HS4	High Side Output 4; typ. 7Ω	40	CANH	CAN High Bus Pin	12	n.c.	not connected; internally not bonded.	41	n.c.	not connected; internally not bonded.	13	VSHS	Supply Voltage HS, LIN and GPIO1/2 in HS configuration; Supply voltage for High-Side Switches and LIN modules and respective UV-/OV supervision; Connected to battery voltage with reverse protection diode and filter against EMC; connect to VS if separate supply is not needed	42	LIN1	LIN1 Bus; Bus line for the LIN interface, according to ISO 9141 and LIN specification 2.2 as well as SAE J2602-2.	14	VS	Supply Voltage; Supply voltage for chip internal supply and voltage regulators; Connected to Battery Voltage with external reverse protection diode and filter against EMC	43	GND	Ground	15	VS	Supply Voltage; Supply voltage for chip internal supply and voltage regulators; Connected to Battery Voltage with external reverse protection diode and filter against EMC	44	LIN2	LIN2 Bus; Bus line for the LIN interface, according to ISO 9141 and LIN specification 2.2 as well as SAE J2602-2.	16	n.c.	not connected; internally not bonded.	45	n.c.	not connected; internally not bonded.	17	VCC1	Voltage Regulator Output 1	46	n.c.	not connected; internally not bonded.	18	VCC2	Voltage Regulator Output 2	47	FO2	Fail Output 2 - Side Indicator; Side Indicators 1.25Hz 50% duty cycle output; Open drain. Active LOW. Alternative Function: GPIO1; configurable pin as WK, or LS, or HS supplied by VSHS (default is FO2, see also Chapter 14.1.1)	19	n.c.	not connected; internally not bonded.	48	FO3/TEST	Fail Output 3 - Pulsed Light Output; Break/rear light 100Hz 20% duty cycle output; Open drain. Active LOW TEST; Connect to GND to activate SBC Development Mode; Integrated pull-up resistor. Connect to VS with pull-up resistor or leave open for normal operation. Alternative Function: GPIO2; configurable pin as WK, or LS, or HS supplied by VSHS (default is FO3, see also Chapter 14.1.1)	20	GND	GND	Cooling Tab	GND	Cooling Tab - Exposed Die Pad; For cooling purposes only, do not use as an electrical ground. ¹⁾	21	FO1	Fail Output 1				22	WK1	Wake Input 1; Alternative function: HV-measurement function input pin (only in combination with WK2, see Chapter 12.2.2)				23	WK2	Wake Input 2; Alternative function: HV-measurement function output pin (only in combination with WK1, see Chapter 12.2.2)				24	WK3	Wake Input 3				25	TXDLIN2	Transmit LIN2				26	RXDLIN2	Receive LIN2				27	CLK	SPI Clock Input				28	SDI	SPI Data Input; into SBC (=MOSI)				29	SDO	SPI Data Output; out of SBC (=MISO)			
Pin	Symbol	Function	Pin	Symbol	Function																																																																																																																																																																																
1	GND	Ground	30	CSN	SPI Chip Select Not input																																																																																																																																																																																
2	n.c.	not connected; internally not bonded.	31	INT	Interrupt Output; used as wake-up flag for microcontroller in SBC Stop or Normal Mode and for indicating failures. Active low. During start-up used to set the SBC configuration. External pull-up sets config 1/3, no external pull-up sets config 2/4.																																																																																																																																																																																
3	VCC3REF	VCC3REF; Collector connection for external PNP, reference input	32	RO	Reset Output																																																																																																																																																																																
4	VCC3B	VCC3B; Base connection for external PNP	33	TXDLIN1	Transmit LIN1																																																																																																																																																																																
5	VCC3SH	VCC3SH; Emitter connection for external PNP, shunt connection	34	RXDLIN1	Receive LIN1																																																																																																																																																																																
6	n.c.	not connected; internally not bonded.	35	TXDCAN	Transmit CAN; alternate function: calibration of high-precision oscillator																																																																																																																																																																																
7	n.c.	not connected; internally not bonded.	36	RXDCAN	Receive CAN																																																																																																																																																																																
8	HS1	High Side Output 1; typ. 7Ω	37	VCAN	Supply Input; for internal HS-CAN cell																																																																																																																																																																																
9	HS2	High Side Output 2; typ. 7Ω	38	GND	GND																																																																																																																																																																																
10	HS3	High Side Output 3; typ. 7Ω	39	CANL	CAN Low Bus Pin																																																																																																																																																																																
11	HS4	High Side Output 4; typ. 7Ω	40	CANH	CAN High Bus Pin																																																																																																																																																																																
12	n.c.	not connected; internally not bonded.	41	n.c.	not connected; internally not bonded.																																																																																																																																																																																
13	VSHS	Supply Voltage HS, LIN and GPIO1/2 in HS configuration; Supply voltage for High-Side Switches and LIN modules and respective UV-/OV supervision; Connected to battery voltage with reverse protection diode and filter against EMC; connect to VS if separate supply is not needed	42	LIN1	LIN1 Bus; Bus line for the LIN interface, according to ISO 9141 and LIN specification 2.2 as well as SAE J2602-2.																																																																																																																																																																																
14	VS	Supply Voltage; Supply voltage for chip internal supply and voltage regulators; Connected to Battery Voltage with external reverse protection diode and filter against EMC	43	GND	Ground																																																																																																																																																																																
15	VS	Supply Voltage; Supply voltage for chip internal supply and voltage regulators; Connected to Battery Voltage with external reverse protection diode and filter against EMC	44	LIN2	LIN2 Bus; Bus line for the LIN interface, according to ISO 9141 and LIN specification 2.2 as well as SAE J2602-2.																																																																																																																																																																																
16	n.c.	not connected; internally not bonded.	45	n.c.	not connected; internally not bonded.																																																																																																																																																																																
17	VCC1	Voltage Regulator Output 1	46	n.c.	not connected; internally not bonded.																																																																																																																																																																																
18	VCC2	Voltage Regulator Output 2	47	FO2	Fail Output 2 - Side Indicator; Side Indicators 1.25Hz 50% duty cycle output; Open drain. Active LOW. Alternative Function: GPIO1; configurable pin as WK, or LS, or HS supplied by VSHS (default is FO2, see also Chapter 14.1.1)																																																																																																																																																																																
19	n.c.	not connected; internally not bonded.	48	FO3/TEST	Fail Output 3 - Pulsed Light Output; Break/rear light 100Hz 20% duty cycle output; Open drain. Active LOW TEST; Connect to GND to activate SBC Development Mode; Integrated pull-up resistor. Connect to VS with pull-up resistor or leave open for normal operation. Alternative Function: GPIO2; configurable pin as WK, or LS, or HS supplied by VSHS (default is FO3, see also Chapter 14.1.1)																																																																																																																																																																																
20	GND	GND	Cooling Tab	GND	Cooling Tab - Exposed Die Pad; For cooling purposes only, do not use as an electrical ground. ¹⁾																																																																																																																																																																																
21	FO1	Fail Output 1																																																																																																																																																																																			
22	WK1	Wake Input 1; Alternative function: HV-measurement function input pin (only in combination with WK2, see Chapter 12.2.2)																																																																																																																																																																																			
23	WK2	Wake Input 2; Alternative function: HV-measurement function output pin (only in combination with WK1, see Chapter 12.2.2)																																																																																																																																																																																			
24	WK3	Wake Input 3																																																																																																																																																																																			
25	TXDLIN2	Transmit LIN2																																																																																																																																																																																			
26	RXDLIN2	Receive LIN2																																																																																																																																																																																			
27	CLK	SPI Clock Input																																																																																																																																																																																			
28	SDI	SPI Data Input; into SBC (=MOSI)																																																																																																																																																																																			
29	SDO	SPI Data Output; out of SBC (=MISO)																																																																																																																																																																																			