## CoolMOS ${ }^{\text {TM }}$ gate drive and switching dynamics

## Author: Bernhard Zojer

## About this document

## Scope and purpose

This document gives a systematic and comprehensive overview of the possibilities for influencing the switching dynamics of CoolMOS ${ }^{\text {TM }}$ power transistors by varying the gate loop impedance. It turns out that potential effects essentially depend on system topology. Based on a thorough investigation of the driver/switch interaction mechanisms, several guidelines for optimizing gate resistors are derived and verified by simulation results.

## Intended audience

Engineers with basic background in power switches, gate drive and the associated interactions.

## Table of contents

About this document ..... 1
Table of contents ..... 1
1 Introduction ..... 3
2 The equivalent circuit ..... 4
2.1 Switch-related parameters ..... 4
2.2 Gate driver parameters ..... 5
2.3 PCB-related parameters ..... 5
2.4 External components ..... 5
3 Switching topology and conditions ..... 6
4 Terminal capacitances, transfer characteristics and gate charge curve ..... 7
5 Simulation and measurement ..... 9
6 The steady-state - Dimensioning Guideline 1 (DG 1) ..... 12
7 Transient behavior for single-switch four-pin topologies (DG2, 3) ..... 14
7.1 Basic equations ..... 14
7.2 Ideal switching waveforms (without inductances) ..... 16
7.3 Realistic waveforms, loss/overshoot trade-off (DG2, 3) ..... 18
8 Transient behavior for half-bridge topologies (DG4 to 6) ..... 21
8.1 Topology 4hb in hard-switching operation ..... 21
8.2 Soft-switching half-bridge topologies (DG4) ..... 22
8.3 Partial hard-switching (DG5, 6) ..... 24
9 Single switch with common source inductance (DG7 to 9) ..... 28
9.1 The effects of $L_{s c}$ ..... 28

## Introduction

9.2 Switch-on waveforms (DG7) ..... 29
9.3 Switch-off waveforms (DG8) ..... 30
9.4 The role of gate inductance $\mathrm{L}_{\mathrm{g}}$ (DG9) ..... 33
9.5 Gate voltage measurement for three-pin switches ..... 35
10 Summary and conclusions ..... 36
11 References ..... 37
Revision history. ..... 38

## Introduction

## 1 Introduction

It is common knowledge among power system designers that the dynamics of switching transients can be influenced by the gate resistor. It is also clear to most of them that an increased gate resistor causes slower transients, and thus higher switching losses and less voltage overshoot. In contrast to these basic physical trade-offs, it turns out that the quantitative impact and thus the relevance of gate resistor tuning depends not only on the switch parameters; system and topological aspects are usually of even higher importance.

As most papers and practical investigations deal with specific and dedicated conditions only, it is the intention of this Application Note to provide a systematic and general overview of the possibilities for influencing the switching behavior of CoolMOS ${ }^{T M}$ switches in whatever constellation by varying external impedances in the gate loop. Finally this should enable power system designers to come up with a reasonable "first guess" when dimensioning the gate drive in a given application.

## The equivalent circuit

## 2 The equivalent circuit

The subject of this Application Note is depicted in Figure 1. This equivalent circuit of the switch/driver interface contains all the components that are relevant for the final switching waveforms. However, in addition to the parameters in Figure 1, it is absolutely crucial to differentiate with respect to general system aspects like hard-/soft-switching, single-switch/half-bridge topology, 3-/4-pin switches and current level. There is no general answer to the question of optimum gate impedance; it strongly depends on the actual application.


Figure 1 Equivalent circuit of CoolMOS ${ }^{\text {TM }}$ switch and gate drive

### 2.1 Switch-related parameters

As for any other MOSFET, the CoolMOS ${ }^{T M}$ equivalent circuit essentially consists of the inner transistor characterized by its static transfer function (drain current vs. terminal voltages), the body diode with the associated reverse recovery charge $\mathrm{Q}_{\mathrm{r}}$, the three terminal capacitances ( $\mathrm{C}_{\mathrm{gs}}, \mathrm{C}_{\mathrm{gd}}$ and $\left.\mathrm{C}_{\mathrm{ds}}\right)$, and the inductance common to both gate and power loop (common source inductance $L_{s c}$ ). This inductance has a particularly significant influence on switching dynamics - so we have to clearly distinguish between switches with a separate Kelvin source connection SK as the gate driver reference (4-pin switches with negligible $L_{s c}$ ) and the more common 3-pin switches with an $\mathrm{L}_{\mathrm{sc}}$ of several nH for large TO-packages.

Besides, the switch contributes to the total resistance in the gate loop with its intrinsic gate resistor $\mathrm{R}_{\text {gint }}$. The gate and source inductances within the switch package are assumed to be included in $L_{g}$ and $L_{\text {Loop }} / 2$, representing the total gate and half the power loop inductance (as usually two devices form the power loop).

## The equivalent circuit

### 2.2 Gate driver parameters

The gate driver output stage can be regarded as two current-limited switches (llim,src and $l_{\text {lim,snk, }}$, respectively) with small on-resistance, connecting the output to either the positive or the negative node of the driver supply voltage $V_{D}$. In the case of Infineon's EiceDRIVER ${ }^{T M}$ family, the on-resistance of the sourcing pMOS is a low $0.85 \Omega$, whereas the sinking nMOS transistor shows even lower $0.35 \Omega$. In most applications this is negligible compared to the total gate loop resistance. The source and sink current limit values are 4 A and 8 A , respectively. Again this is high enough to not become a limiting factor in most applications. And as an EiceDRIVER ${ }^{\text {TM }}$ uses pMOS common-source transistors in the sourcing path instead of the source-followers in many competitor products, the current limits are accurate, well-defined and independent of output voltage.

### 2.3 PCB-related parameters

Obviously the parameters that are essentially determined by the PCB-structure and layout are the total inductances in gate and power loop, $\mathrm{L}_{g}$ and $\mathrm{L}_{\text {Loop }}$, respectively. It is definitely and in any application advantageous to minimize the power loop inductance - so this should have highest priority in PCB design. The situation is not so evident for the gate loop inductance; it will be further discussed in chapter 9.

Beside power loop inductance, special attention must be paid to minimizing any capacitance connected from the high-side gate to ground or any other fixed potential, as such a capacitance would directly add to the gate-drain capacitance. Only a few pF could significantly increase the effective gate-to-drain charge and thus influence switching dynamics.

### 2.4 External components

There are only few parameters in Figure 1 that can be varied. First of all these are the external gate resistors $R_{\text {on }}$ and $R_{\text {off. }}$ Throughout this paper separate on/off resistors are assumed; however, there are many applications compatible with one common gate resistor.

Under certain conditions, particularly for 3-pin switches operated at high current, a variation of $\mathrm{L}_{\mathrm{g}}$ also makes sense.

Driving voltage $V_{D}$ is not considered separately, as a change of $V_{D}$ is more or less equivalent to a change of gate resistor $\mathrm{R}_{\text {on }}$, at least for the most interesting switching transients. Thus in the following a fixed driver supply voltage $\mathrm{V}_{\mathrm{D}}=12 \mathrm{~V}$ is assumed.

So the central question remains: How should the external gate impedance be chosen to optimize the switching behavior of a CoolMOS ${ }^{\top \mathrm{M}}$ transistor?

Although a simple question, there is no simple answer - and this is for a simple reason: the mechanisms and effects involved strongly depend on switching topology and conditions, and thus different applications must be treated differently.

## Switching topology and conditions

## 3 Switching topology and conditions

As already mentioned, the common source inductance $L_{s c}$ dramatically influences switching dynamics. And because this parameter is either negligible or dominant, the first classification refers to the availability of a Kelvin source, i.e. we must distinguish 4-pin from 3-pin switches. Regarding topologies, it is also useful to differentiate between single-switch and half-bridge applications. Typical examples are the classic boost PFC with low-side switch and high-side diode on the one hand, and the LLC converter on the other.

Out of these criteria, the four main topologies of Figure 2 are as follows:

- 4sw: single switch with Kelvin source
- 4hb: half-bridge with Kelvin source
- 3hb: half-bridge in 3-pin package
- 3sw: single switch in 3-pin package


Figure 2 Main switching topologies under investigation

A further essential differentiation is related to hard- and soft-switching, respectively. Hard-switching takes place when a transistor is switched "on" at a high drain-source voltage. The transient of the switch node voltage $\mathrm{v}_{\text {sw }}$ is thus caused by the switch-"on" event, while in soft-switching cases the $\mathrm{v}_{\text {sw }}$ transient is initiated by switching "off" a transistor. In most applications the switching node is connected to an inductive filter with very long time constant compared to the switching period; this is why the constant current source $I_{\llcorner }$at $v_{\text {sw }}$ in Figure 2 is a valid assumption for the investigation of single switching events.

In certain cases it is also necessary to distinguish between low-to-moderate and high current levels. High current refers to operation at load current levels close to the switches' maximum ratings. A typical example is the "AC-line cycle drop-out" situation in PFCs as defined in IEC 61000-4-11, when the current level increases to two to three times the nominal current for a limited time (e.g. 20 ms ).

Terminal capacitances, transfer characteristics and gate charge curve

## 4 Terminal capacitances, transfer characteristics and gate charge curve

By far the most important characteristics regarding switching behavior are the well-known terminal capacitances over drain voltage curves. A typical set is depicted in Figure 3a) for a $95 \mathrm{~m} \Omega$ CoolMOS $^{\text {TM }}$ switch of the C 7 family. While the input capacitance $\mathrm{C}_{\mathrm{iss}}=\mathrm{C}_{\mathrm{gs}}+\mathrm{C}_{\mathrm{gd}}$ is nearly constant over the entire voltage range except for very low drain voltage, the other capacitances $\mathrm{C}_{\text {oss }}=\mathrm{C}_{\mathrm{gd}}+\mathrm{C}_{d s}$ and $\mathrm{C}_{\text {rss }}=\mathrm{C}_{g \mathrm{gd}}$ exhibit an extremely high dependence on drain voltage with the capacitance values varying by three orders of magnitude. This behavior is characteristic for Superjunction (SJ) MOSFETs and, as we will see, essentially influences the shape of the switching waveforms.


Figure 3 Terminal capacitances over $\mathrm{V}_{\mathrm{ds}}$ (a) and transfer characteristic (b) of $95 \mathrm{~m} \Omega / 650 \mathrm{~V}$ C7 CoolmOS ${ }^{\text {TM }}$ switch IPx65R095C7

Beside the terminal capacitances the static transfer characteristic $\mathrm{I}_{\mathrm{d}}=\mathrm{f}\left(\mathrm{V}_{\mathrm{gs}}\right)$ as given in Figure 3b) is of importance. It is worth noticing that the transconductance $\mathrm{g}_{\mathrm{m}}=\mathrm{dl}_{\mathrm{d}} / \mathrm{dV}_{\mathrm{gs}}$, i.e. the derivative of the transfer characteristic, is non-zero only for a range of a few volts above the threshold voltage $\mathrm{V}_{\text {th }}$. Particularly in the steady "off" and "on" states, when the gate-to-source voltage is 0 and 12 V , respectively, the transconductance of the switch is zero.

A further well-known switch characteristic is the so-called gate charge curve as shown in Figure 4, again for IPx65R095C7. It can be derived from the above capacitance curves and describes the load a MOSFET presents to the gate driver in a certain switching situation. As the gate charge curve depicts the gate-to-source voltage $\mathrm{V}_{\mathrm{gs}}$ as a function of gate charge $\mathrm{Q}_{\mathrm{g}}$, any linear part of this curve corresponds to a constant capacitance. So in the usual representation the slope of the branch from $\mathrm{V}_{\mathrm{gs}}=0$ up to the Miller level (i.e. the gate voltage associated with a given drain current as derived from the transfer characteristic) is nothing else than the gate-to-source capacitance $\mathrm{C}_{\mathrm{gs}}$ at high $\mathrm{V}_{\mathrm{ds}}$ ("off" state), while the right branch from Miller level up to the steady "on" state is the characteristic of the (higher) $\mathrm{C}_{\mathrm{gs}}$ at low $\mathrm{V}_{\mathrm{ds}}$. The length of the Miller plateau represents the change in $\mathrm{Q}_{\mathrm{gd}}$ associated with any voltage transient and thus slightly depends on the switched voltage itself. However, due to the extremely non-linear $\mathrm{C}_{\mathrm{gd}}$ the contribution of the high drain voltage region to the total charge $\mathrm{Q}_{\mathrm{gd}}$ is rather small.

## Terminal capacitances, transfer characteristics and gate charge curve



Figure $4 \quad$ Quasi-static gate charge curve IPx65R095C7 (a) and deviations for fast switching (b)

An obvious assumption with this gate charge curve is that the drain voltage transient is caused by the gate voltage transient. In "on" direction this means that it is only valid under hard-switching conditions. For softswitching events the drain voltage transient has happened before the transistor is switched "on". Then the gate simply behaves like the constant capacitance $\mathrm{C}_{\text {iss }}(0)$. $\mathrm{Q}_{\mathrm{gd}}$ is part of the total output charge $\mathrm{Q}_{\text {oss }}$ and has been provided by the output current $I_{\llcorner }$prior to the gate voltage transient.

As gate charge is the integrated gate current, the question arises, if and when the gate charge curve equals the real gate voltage switching waveform. Although for a constant gate current the charge axis becomes equivalent to a time axis, the gate voltage would only follow the curve in Figure 4a) with the flat Miller plateau, if during this phase (voltage transient) there is no change in $\mathrm{v}_{\mathrm{gs}}$ and all the gate current $\mathrm{i}_{\mathrm{g}}$ is flowing into $\mathrm{C}_{\mathrm{gd}}$. Then the channel current $\mathrm{i}_{\mathrm{ch}}$ stays constant at a value slightly above the external current $\mathrm{I}_{\mathrm{L}}$. The difference $\mathrm{i}_{\mathrm{ch}}-I_{\mathrm{L}}$, however, is responsible for charging the capacitances connected to the switching node, and small total charging current means also small current into $\mathrm{C}_{\mathrm{gd}}$ and thus small $\mathrm{i}_{\mathrm{g}}$. As switching time is inversely proportional to $\mathrm{i}_{\mathrm{g}}$, we can say that the common gate charge curve reflects the $\mathrm{v}_{\mathrm{gs}}$ waveform only for slow, quasi-static switching.

In realistic fast-switching cases the resulting waveforms are similar to the green and red curves in Figure 4b). The non-constant Miller "plateau" can be interpreted as a significant peak in channel current during a hard-switching-on event that allows a high charging current and fast voltage transient. In "off"-direction a high gate current causes a fast channel current decrease, when the Miller level is reached. So, in contrast to the quasi-static case, voltage and current transient happen simultaneously (during switching phase 2 in Figure 4). As it is again the difference between external current $\mathrm{I}_{\mathrm{L}}$ and channel current $\mathrm{i}_{\mathrm{ch}}$ that charges the output capacitances, a fast shutdown of the channel current means high available charging current and consequently a fast-switching voltage transient.

## Simulation and measurement

## 5 Simulation and measurement

In the following most conclusions are derived from analog network simulation results. The simulator used, SIMETRIX, is compatible with PSpice transistor models as provided on the Infineon website. Usually transient simulations of single switching events are performed, and the key strategy is to include all relevant components and parameters, but to keep complexity as low as possible. This is very important in understanding the main mechanisms determining switching waveforms, a precondition for any targetoriented optimization measures.

In Figure 5 an example simulation circuit is depicted with a single low-side switch in boost configuration and a CoolSiC ${ }^{\text {TM }}$ diode (IDx06G65C6) at the high-side; this is the classic topology for PFC stages.


Figure $5 \quad$ Simulation circuit for boost stage with $95 \mathrm{~m} \Omega$ C7 CoolMOS ${ }^{\text {TM }}$ switch

The switch model, as available on the internet or in the SIMETRIX device library, contains the inner transistor, characterized by its transfer characteristics, the terminal capacitances, the internal gate resistor and package inductances. To allow access to the inner transistor terminals, gate resistor and terminal inductances have been set to zero within the model and have separately been put into the simulation circuit ( $\mathrm{R}_{1}, \mathrm{~L}_{\mathrm{g}}, \mathrm{L}_{\mathrm{sc}}$ and $\left.\mathrm{L}_{\mathrm{L}}\right)$. The total power loop inductance $L_{\text {Loop }}$ has been split into two equal parts, $\mathrm{L}_{\mathrm{L}_{1}}$ and $\mathrm{L}_{\mathrm{L}_{2}}$, associated with the switch and diode, respectively. LLoop is assumed to be 12 nH (a rather good value in standard PCB designs), whereas the default gate inductance $L_{g}$ is 16 nH .

The common source inductance $\mathrm{L}_{s c}$ is chosen in a range from 4 nH (for 3-pin switches in TO-220 package) to zero (for 4-pin switches). With a value below $1 \Omega$, the internal gate resistor for IPx65R095C7 is very low and has only a small impact on switching dynamics.

## Simulation and measurement

The driver output stage is modeled as two switchable voltage sources for the "off" and "on" state with the respective current limitations $I_{\text {off }}$ and $I_{\text {on }}$, e.g. 8 and 4 A for a typical EiceDRIVER ${ }^{\text {TM }}$ output stage. The driver output resistance is rather small ( 0.35 and $0.85 \Omega$, respectively); it is assumed to be merged with the external gate resistors Roff and Ron. The two diodes "dio" are added in parallel with the ideal switches to model the body diodes of the driver output transistors. The voltage sources in the driver equivalent circuit correspond to the gate drive levels 0 and 12 V , corrected by the voltage drop of diodes D3 and D6.

Interestingly, many system designers share reservations about simulation results. They regard measurements as far more trustworthy. In fact the opposite is true. Reliable measurement results in fast-switching circuits need a lot of experience and expensive high-end equipment due to the required extreme common-mode suppression, if for example $\mathrm{V}_{\mathrm{gs}}$ of a high-side switch has to be measured. Besides, current measurements are not possible without impacting the switching behavior due to the insertion of additional parasitic components. Finally, many points of interest, for example the intrinsic transistor terminals, are simply not accessible.

On the other hand, if the relevant transistor parameters are correctly modeled and if the simulation circuit is complete and reasonable estimations for PCB parasitics are available, the simulated behavior very well describes reality in most practical cases. Of course some knowledge of model validity and restrictions is also important; effects resulting from the distributed nature of some components (like the gate resistor for very large switches) or from a hysteresis of the terminal capacitance characteristics, leading to the so-called E -passive losses, are not included in the models.

It is very important to understand that the actual voltages at the inner transistor terminals cannot be measured directly, but have to be derived from measurable voltages. Looking at the power loop, the only node voltage accessible for a measurement is the switching node voltage $\mathrm{v}_{\mathrm{sw}}$. This voltage differs, however, from the voltages seen at the switch and diode terminals, $v_{d s}$ and $v_{\text {dio }}$, respectively. Obviously, in Figure 5

$$
v_{d s}+v_{d i o}+2 v_{L L}=400 \mathrm{~V}
$$

with $v_{L L}$ denoting the inductive voltage drop over $L_{L}\left(L_{s c}\right.$ is assumed to be zero). In the simulation circuit the total loop inductance is split into two equally valued parts $\mathrm{L}_{\mathrm{L}}$, and as di/dt is the same for both inductances (the difference of the inductor currents is the constant $I_{L}$ ), also the inductive voltage drops are equal. Whenever the drain current falls, a negative voltage $v_{L ᄂ}$ is induced on $L_{L}$, and the voltage over the diode can reach $v_{\text {dio }}=400-2 v_{\text {LL; }}$ i.e. it exhibits a voltage overshoot of 2 v . The measurable $\mathrm{v}_{\text {sw }}$, however, only includes one of these inductive drops; the actual diode over-voltage is thus twice the negative voltage seen at $\mathrm{v}_{\text {sw }}$. Vice versa, for switching "off" the voltage overshoot at the inner drain/source terminals is double the overshoot seen at node $\mathrm{v}_{\mathrm{sw}}$. In Figure 6 this is visualized by depicting the three voltage waveforms $\mathrm{v}_{\mathrm{d} s}, \mathrm{v}_{\mathrm{dio}}$ and $\mathrm{v}_{\mathrm{sw}}$.

## Simulation and measurement



Figure $6 \quad$ Voltage waveforms at switching node $\mathrm{v}_{\mathrm{sw}}$ and device terminals ( $\mathrm{v}_{\mathrm{dio}}, \mathrm{v}_{\mathrm{ds}}$ )

The situation is similar when measuring $\mathrm{v}_{\mathrm{gs}}$. Again, the inner transistor nodes cannot be accessed, and the measured voltage includes the voltage drops over the internal gate resistor and the package-associated gate inductance. The deviation can be positive or negative, depending on gate current direction, and a judgment of measurement results requires careful consideration of these effects.

For 3-pin switches the situation is even worse. Now the voltage induced in the common source inductance by the commutation of the power loop current is unavoidably included in the measurements. And as this is by far higher than the intrinsic $\mathrm{v}_{\mathrm{gs}}$ level, the gate-to-source voltage of 3-pin switches simply cannot be measured (see also 9.5). Simulations, then, are very helpful to allow realistic estimations of the actual terminal voltages.

## The steady state - Dimensioning Guideline 1 (DG 1)

## $6 \quad$ The steady state - Dimensioning Guideline 1 (DG 1)

Although the equivalent circuit as given in Figure 1 does not look very complicated, really it is. This is due to the fact that gate and power loop are not independent, but interact via the switch transconductance (change in gate voltage influences drain current), the gate-to-drain capacitance (change in switch node voltage causes gate current) and the common source inductance (change in drain current influences gate voltage). Besides, the time constants associated with gate driver output, switching node and gate terminal cover a broad range from some tenths to several tens of nanoseconds.

However, all these interactions take place only during the switching transients, and these are typically very short compared to the switching period. So most of the time a switch spends in the steady "on" and "off" states with $\mathrm{V}_{\mathrm{gs}}$ equal to $\mathrm{V}_{\mathrm{D}}$ or zero. Then the transconductance is zero, too, and there is no interaction between gate and power loop. The switch behaves like an open circuit in "off" state or a small resistance $\mathrm{R}_{\text {dson }}$ when "on". The equivalent circuit thus simplifies to the two cases depicted in Figure 7.


Figure 7
Equivalent circuit for steady "off" (a) and "on" states (b)

Obviously the gate loop forms a simple RLC circuit containing the total loop resistance $\mathrm{Rg}_{\mathrm{g}}$ and inductance $\mathrm{L}_{\mathrm{g}}$ and the input capacitance $\mathrm{C}_{\mathrm{iss}}$, equaling $\mathrm{C}_{\mathrm{gs}}$ in the "off" state (as then $\mathrm{C}_{\mathrm{gd}}$ is negligible) and $\mathrm{C}_{\mathrm{gs}}+\mathrm{C}_{\mathrm{gd}}(0) \sim 2^{\star} \mathrm{C}_{\mathrm{gs}}$ in the "on" state (see also Figure 3a).

The settling behavior of such a circuit is well known and depicted in Figure 8a). Ideally, the step response is defined by the parameter $k=R_{g} \sqrt{C_{i s s} / L_{g}}$ only. For k>2 the response to a voltage step exhibits zero overshoot. In practical switching applications the main criterion is that during settling after a change of states the gate voltage stays safely away from the threshold voltage. For usual MOSFET gates driven at 0 and 12 V , this is easily fulfilled even for the waveforms corresponding to $\mathrm{k}=1.5$ or 1 . So in the following $\mathrm{k}=1.5$ is assumed to be sufficient to dampen any gate voltage ringing to uncritical values.

The steady state - Dimensioning Guideline 1 (DG 1)


Figure 8 Settling behavior of RLC circuit (a) and boost stage (b)

The real application differs from the ideal one particularly by the fact that due to the Miller plateau the gate voltage deviates from a step voltage. Anyway, the gate voltage waveforms of the simulated boost stage with our $95 \mathrm{~m} \Omega$ CoolMOS ${ }^{\text {TM }}$ switch (Figure 8 b ) show a similar settling behavior as the ideal oscillator of Figure 8a). The external gate resistors in 8 b) ( $0,1,2$ and $3 \Omega$ ) are chosen to result in the same damping parameter in "on" direction. However, it can be clearly seen that the overshoot after the "off" transient is higher; this is due to lower $\mathrm{C}_{\text {iss }}$ and thus less damping for the "off" transient. With $\mathrm{k}_{\text {on }}=0.5$ (no external gate resistor) the gate voltage ringing after the "off" transient nearly reaches the threshold voltage. The proposed $\mathrm{k}_{\mathrm{on}}=1.5\left(\mathrm{R}_{\mathrm{g}}=2 \Omega\right)$, however, results in very smooth gate voltage waveforms without significant impact on losses. Thus, as a first guideline for dimensioning the gate resistor, we can state:

## Dimensioning Guideline 1

The minimum values for the external gate resistors must fulfill $R_{\text {min }}=1.5 \sqrt{L_{g} / C_{i s s}}-R_{\text {int }}$
We have seen that $\mathrm{C}_{\text {iss }}$ is different for "on" and "off" transient. To fulfill DG1, $\mathrm{R}_{\text {off }}$ has to be larger than $\mathrm{R}_{\text {on }}$ because of the lower $\mathrm{C}_{\text {iss }}$ in the "off" state. However, other criteria often call for a higher value of $\mathrm{R}_{\text {on }}$. It is also worth mentioning that in certain CoolMOS ${ }^{\text {TM }}$ families (e.g. CFD7) the internal gate resistor is high enough to always fulfill DG1, even with zero external resistance.

To give a practical example:
IPx65R095C7 has an internal gate resistance of $\sim 1 \Omega$; $C_{\text {iss }}$ is $\sim 2 \mathrm{nF}$ in "off" and $\sim 4 \mathrm{nF}$ in "on" state. Assuming a total gate inductance of $16 \mathrm{nH}, \mathrm{DG1}$ than yields a minimum external $\mathrm{R}_{\text {on }}$ of $2 \Omega$ and a minimum external $R_{\text {off }}$ of $3 \Omega$ (including driver output resistance).

IPx60R090CFD7, a similar switch of the CFD7 family, has an internal gate resistor of $\sim 6 \Omega$ and thus would not require any external resistance with respect to gate voltage ringing.

## Transient behavior for single-switch 4-pin topologies (DG2, 3)

## $7 \quad$ Transient behavior for single-switch 4-pin topologies (DG2, 3)

### 7.1 Basic equations

Although a typical power switch spends nearly all the time in two stable steady states, it is nevertheless the transients between these states that determine a switching system's overall performance. In the following we will discuss the basic trade-offs and the possibilities of influencing switching behavior via gate drive. Due to various interaction mechanisms a differentiation with respect to topologies makes sense, and thus we start with the "simplest" topology, 4sw - single switch with Kelvin source connection (negligible common source inductance).

Without any loss of generality, we assume a low-side switch combined with a high-side "freewheeling" diode and a constant load current $I_{L}$ flowing into the switching node, as depicted in Figure 9. With the switch in "off" state, the current flows through the diode and the switching node voltage $\mathrm{v}_{\text {sw }}$ is high. So the switch is turned "on" at high $v_{\mathrm{ds}}$, and by definition this means hard-switching. After turning "off" the switch, $\mathrm{I}_{\mathrm{L}}$ drives $\mathrm{v}_{\mathrm{sw}}$ again up to and even slightly above the supply voltage $V_{p}$.


Figure 9 4sw topology with hard switch-on (a) and soft switch-off (b) transients

In Figure 9 the basic shapes of the switching waveforms are also given. When switching "on" (Figure 9a), the voltage transient starts as soon as the transistor channel current $i_{c h}$ exceeds $I_{L}$, with the difference $i_{c h}-I_{L}$ discharging the capacitances connected to the switching node, i.e. $\mathrm{C}_{\mathrm{ds}}, \mathrm{C}_{\mathrm{gd}}$ and the diode capacitance $\mathrm{C}_{\text {dio }}$ (eventually including diffusion capacitance to deal with reverse recovery charge).

The channel current $\mathrm{i}_{\mathrm{ch}}$ now essentially depends on the gate current $\mathrm{i}_{\mathrm{g}}=\mathrm{i}_{\mathrm{gs}}+\mathrm{i}_{\mathrm{gd}}$ via the basic transistor equation

$$
\begin{equation*}
\frac{d i_{c h}}{d t}=\frac{d i_{c h}}{d v_{g s}} \cdot \frac{d v_{g s}}{d t}=g_{m} \frac{d v_{g s}}{d t}=g_{m} \frac{i_{g s}}{C_{g s}}=g_{m} \frac{i_{g}-i_{g d}}{C_{g s}} \tag{1}
\end{equation*}
$$

## Transient behavior for single-switch 4-pin topologies (DG2, 3)

Equation (1) completely describes the interaction between gate and power loop. It looks simple, but only in special casesit is. With respect to the switching phases indicated in Figure 4, both phases 1 and 4 are characterized by negligible transconductance. Then equation (1) simply means that there is no change in channel current during these phases (and of course in the steady states). During phase $2 \mathrm{i}_{\mathrm{gd}}$ is zero, and (1) describes the increase in channel current at a more or less constant rate, as both $\mathrm{g}_{\mathrm{m}}$ and $\mathrm{i}_{\mathrm{g}}$ vary only slightly.

However, during phase 3 the moving switching node causes a current $\mathrm{i}_{\mathrm{gd}}$ into $\mathrm{C}_{\mathrm{gd}}$ that is given by

$$
\begin{equation*}
i_{g d}=-C_{g d} \frac{d v_{s w}}{d t}=\frac{C_{g d}}{C_{s w}}\left(i_{c h}-i_{L}\right) \tag{2}
\end{equation*}
$$

with $\mathrm{C}_{\mathrm{sw}}$ denoting the total capacitance connected to the switching node; i.e. $\mathrm{C}_{\mathrm{sw}}=\mathrm{C}_{\mathrm{gd}}+\mathrm{C}_{\mathrm{ds}}+\mathrm{C}_{\text {dio. }}$. It is the difference between channel current and constant load current ( $\mathrm{i}_{\mathrm{ch}}-\mathrm{I}_{\mathrm{L}}$ ) that is available to discharge $\mathrm{C}_{\mathrm{sw}}$. Equation (2) then states that $\mathrm{i}_{\mathrm{gd}}$ is proportional to the capacitance ratio $\mathrm{C}_{\mathrm{gd}} / \mathrm{C}_{\mathrm{sw}}$. (1) and (2) completely describe the interaction between power and gate loop, but they form a coupled system of equations with a strongly non-linear coefficient ( $\mathrm{C}_{\mathrm{gd}} / \mathrm{C}_{\mathrm{sw}}$ ). In some papers complicated closed-form approximations can be found for such equations, although they usually don't provide so much insight. The better way is to let a network simulator calculate solutions within a few seconds and then try to understand the dominant effects that determine switching waveforms.

The gate current $\mathrm{i}_{\mathrm{g}}$, in the "on"-case given by

$$
\begin{equation*}
i_{g}=\frac{V_{D}-v_{g s}}{R_{o n}} \sim \frac{V_{D}-V_{\text {Miller }}}{R_{o n}} \tag{3}
\end{equation*}
$$

is the only parameter in the above equations we can influence, namely by varying $R_{\text {on }}$ (the driving voltage is assumed to be fixed). As is evident from (1), $\mathrm{i}_{\mathrm{g}}$ directly influences the channel current shape and thereby controls switching time and losses.

Also indicated in Figure 9a) is the effect of the unavoidable inductances in the power loop. We assume a split of the total inductance into two equal parts $L_{L}$ associated with switch and diode, respectively. And as already explained in chapter 5 , the falling edge of the current through $L_{L}$ (red line in current shape $i_{L L}$ ), causes an overvoltage of $2 \mathrm{v}_{\mathrm{LL}}$ at the diode terminals. It is worth mentioning that $i_{L L}$ is not equivalent to the channel current $i_{c h}$. As can be seen in Figure 9a), the discharging currents $i_{d s}$ and $i_{\text {gd }}$ contribute to the channel current, but do not flow through $\mathrm{L}_{\text {L }}$. Thus $\mathrm{i}_{\mathrm{LL}}$ is equal to $\mathrm{i}_{\text {dio }}$. Qualitatively the transient starts with $\mathrm{i}_{\text {dio }}$ dominating compared to $\mathrm{i}_{\text {oss }}$, the sum of $\mathrm{i}_{\mathrm{ds}}$ and $\mathrm{i}_{\mathrm{gd}}$, as for high $\mathrm{v}_{\mathrm{sw}}$ the diode capacitance $\mathrm{C}_{\text {dio }}$ is at least 10 times larger than $\mathrm{C}_{\text {oss }}$. During the voltage transient this ratio decreases and finally $\mathrm{i}_{\text {oss }}$ contributes $99 \%$ to the discharging current $\mathrm{i}_{\mathrm{ch}}-\mathrm{I}_{\mathrm{L}}$. The shape of $\mathrm{i}_{\mathrm{LL}}$ is thus completely determined by the voltage dependence of $\mathrm{C}_{\text {oss }}$ and $\mathrm{C}_{\text {dio }}$.

The maximum negative $i_{\text {L }}$ slope is achieved for $v_{\text {sw }}$ in the 20 to 50 V range, and accocording to Eq. (1) the absolute value depends on the peak channel current and thus on $\mathrm{i}_{\mathrm{g}}$. At the diode terminals the associated inductive voltages indicated in Figure $9 \mathrm{a}(2 \mathrm{vL})$ add to $\mathrm{V}_{\mathrm{P}}$. And as already discussed, only the voltage across the switch inductance is seen as an undershoot voltage below zero, if the voltage is measured at the switching node.

In "off" direction (Figure 9b) the situation is similar. Now the difference $I_{L}-i_{c h}$ is charging the switch node capacitances. The gate current is given by

$$
\begin{equation*}
i_{g}=-\frac{v_{g s}}{R_{o f f}} \sim-\frac{V_{\text {Miller }}}{R_{\text {off }}} \tag{4}
\end{equation*}
$$

and again equation (1) governs the decline of the channel current when the Miller plateau is reached. The higher the gate current value, the higher the discharging current $\mathrm{i}_{\mathrm{gs}}$ of $\mathrm{C}_{\mathrm{gs}}$ and the faster this decline.

## Transient behavior for single-switch 4-pin topologies (DG2, 3)

Equation (2) is still valid to describe the gate/power loop coupling. A fast channel shutdown is particularly important in soft-switching applications to realize the virtually zero soft-switching losses, whereas in hardswitched topologies usually switch-on losses dominate.

The effect of power loop inductance can be described similarly (Figure 9b). Obviously $\mathrm{i}_{\mathrm{L}}$ is given now by $I_{L}$ - $\mathrm{i}_{\text {dio }}$, with $\mathrm{i}_{\text {dio }}$ changing from a negligible value in the first turn-off phase to the dominating part of total charging current for high $\mathrm{v}_{\text {sw }}$. The maximum ius slope again happens between 20 and 50 V . In contrast to the switching-on event, however, the maximum charging current is now limited to $I_{L}$ (when the channel is completely switched off). Although the resulting voltage overshoot at the switch is usually less critical than the diode voltage overshoot during switching on, inductive voltage drops may become a problem in case of switches with common source inductance, as the induced voltage tends to turn on the switch again, particularly when a high current has to be switched off fast; this problem is covered in detail in chapter 9.

### 7.2 Ideal switching waveforms (without inductances)

To visualize the basic switching behavior and facilitate the interpretation of switching waveforms, simulations with certain idealizations can be very helpful. This is why as a first step the circuit of Figure 5 has been simulated without inductances. It is quite instructive to look at the switching waveforms as a function of gate current. So in Figure 10a) the main waveforms describing the switching-on transient for different gate currents and an $I_{\llcorner }$of 10 A are compared: gate voltage $\mathrm{v}_{\mathrm{gs}}$ (at the inner terminals), gate current $\mathrm{i}_{\mathrm{g}}$, drain current $\mathrm{i}_{\mathrm{d}}$ and switch node voltage $\mathrm{v}_{\mathrm{sw}}$. For simplicity, the gate current is defined by directly varying the current sources in the driver equivalent circuit and the gate resistors are kept small.

It is obvious from Figure 10 that higher gate current means faster switching. And as expected, a pronounced Miller plateau exists only for small gate current. The impact of Eq . (1) can be seen in the drain current shapes, with both slope and peak value strongly increasing with $\mathrm{i}_{\mathrm{g}}$. The reduced switching time for higher $\mathrm{i}_{\mathrm{g}}$ is then also reflected in the switching energies of Figure 10b), showing the integrated and summed current/voltage product for switch transistor and diode. The step corresponds to the "on" switching losses $\mathrm{E}_{\mathrm{on}}$, whereas the slope in steady-state is due to conduction losses $\mathrm{E}_{\text {cond }}$.


Figure 10 Switch-on waveforms over gate current (a), total losses (b) and waveform details (c)

## Transient behavior for single-switch 4-pin topologies (DG2, 3)

Figure 10c) zooms into the transient. We see that the voltage transient starts soon after the current has exceeded $I_{L}$ (as there is no significant reverse recovery charge of the SiC diode). However, when reaching some tens of volts, $C_{\text {oss }}$ increases dramatically and most of the total gate charge / time is needed to reach the final "on" state.

In Figure 10c) it also can be clearly seen that the positive slope of the drain current is relatively constant and proportional to $\mathrm{i}_{\mathrm{g}}$, whereas the negative slope gets very steep when $\mathrm{C}_{\text {oss }}$ exhibits its strong increase. Finally, it is interesting to compare the shapes of $i_{d}$ and $v_{g s}$. The peak in $v_{g s}$ does not coincide with the peak in $i_{d}$, and this is due to the difference between the drain current and the (unmeasurable) channel current, as explained before (Figure 9a). Only the latter is controlled by $\mathrm{v}_{\mathrm{gs}}$. The charge defined by the area under the $\mathrm{i}_{\mathrm{d}}$ waveform above $I_{L}$ equals the charge in $\mathrm{C}_{\text {dio }}$ only, while a corresponding charge calculated from channel current also contains Qoss.

Figure 11 shows the same curves for the "off" transient.


Figure 11 Switch-off waveforms over gate current (a), total losses (b) and waveform details (c)

At first sight the total transient time seems to be longer. But this is not true. The transient now starts when $\mathrm{C}_{\text {oss }}$ is huge, and the long delay in the $\mathrm{v}_{\text {sw }}$ curves is the equivalent to the long discharging time for the final 20 V of the "on"-transient. Anyway, in applications the "off"-delay is usually more relevant. It can also be seen that for high gate current the channel current (represented by $\mathrm{v}_{\mathrm{gs}}$ ) in fact reaches zero before the voltage rises significantly (fast channel shutdown). Even for moderate gate currents the switching loss stays nearly unchanged, but it increases dramatically for the lowest gate current ( 100 mA ). Although $\mathrm{E}_{\text {on }}$ is by far larger than $E_{\text {off }}$, it makes sense to choose a high "off" gate current, too, due to the benefit of short delays for minimizing system dead-time.

## Transient behavior for single-switch 4-pin topologies (DG2, 3)

### 7.3 Realistic waveforms, loss/overshoot trade-off (DG2, 3)

The above simulations help to understand basic relations and dependencies; however, the waveforms are not realistic due to the lack of inductances. Figure 12 illustrates what happens when they are included. It differs from Figure 10 only by introducing a total power loop inductance of 12 nH (a relatively low value requiring small packages and optimized PCB layout) and a gate loop inductance of 16 nH . Besides, the gate current limitation is not achieved by directly varying the current source in the gate driver equivalent circuit, but more realistically by utilizing a high internal current limitation (4 A) and defining the actual gate current by an external resistor Ron. The gate resistors have been chosen to allow maximum gate current values similar to those in Figure 10.


Figure 12 Waveforms of Figure 10 with gate and power loop inductance

Figure 12a) can now be directly compared with Figure 10a). Of course the gate current shape has slightly changed by the substitution of the ideal current with a resistive voltage source, but this has only a small impact on the gate voltage. The main difference can be seen in the switching node behavior. Due to the power loop inductance now a 300 MHz oscillation is superimposed on the ideal waveforms with its amplitude strongly depending on gate current and of course inductance value.

If we want to limit the switch node voltage to e.g. -100 V (corresponding to a maximum overshoot voltage at the diode terminals of 200 V !), it is obvious that a $3 \Omega$ gate resistor is definitely too low, although it provides sufficient damping in the gate loop. $6 \Omega$, corresponding to an average gate current of 1 A , would limit $\mathrm{v}_{\text {sw }}$ to a reasonable value while hardly sacrificing efficiency. However, it is clear that there exists a basic trade-off between voltage overshoot and switching losses. This trade-off is fundamental and cannot be overcome. And as the resulting overshoot only slightly depends on the switched current, we can now formulate dimensioning guideline 2 (DG2).

Transient behavior for single-switch 4-pin topologies (DG2, 3)

## Dimensioning Guideline 2 <br> Choose $R_{\text {on }}$ sufficiently high to limit $i_{g}$ to a value that guarantees a safe peak voltage for the passive (high-side) device (SiC diode).

Typical minimum $R_{\text {on }}$ values for different $L_{L}$ are given in Table 1. For realistic power loop inductance they are higher than the minimum $R_{\text {on }}$ defined in DG1.

Figure 13 now in the same way compares realistic switch-"off" waveforms with those of Figure 11.


Figure 13 Switch-off waveforms over gate resistor at $\mathrm{I}_{\mathrm{L}}=10 \mathrm{~A}(\mathrm{a})$, total losses (b) and waveform details at $\mathrm{I}_{\mathrm{L}}=10 \mathrm{~A}$ (dashed lines) and 30 A (solid lines) (c)

Figure 13a) shows that the voltage overshoot at $\mathrm{v}_{\mathrm{sw}}$ stays at reasonably low values, even for the lowest $\mathrm{R}_{\text {off }}$ of $3 \Omega$. The delays have become somewhat shorter compared to Figure 11a); this is due to the resistive gate impedance that allows a larger gate current at the beginning of the transient (high $\mathrm{v}_{\mathrm{gs}}$ ). In contrast to switching "on", the total transient time now strongly depends on the load current, as Figure 13c) clearly depicts. While 10 A is a typical average current, e.g. in a boost PFC, the maximum current under non-regular conditions like "AC-line cycle drop-out" can be up to three times higher. From Figure 13 c ), however, an $I_{\llcorner }$of 30 A (solid lines) would for the lowest $\mathrm{R}_{\text {off }}$ cause an overshoot voltage at the transistor terminals in excess of 200 V (more than 100 V at $\mathrm{V}_{\text {sw }}$ ).

Transient behavior for single-switch 4-pin topologies (DG2, 3)

This leads directly to:

## Dimensioning Guideline 3

Choose $R_{\text {off }}$ sufficiently high to limit the voltage overshoot at the switch terminals to a safe value for the highest load current $I_{L}$ under consideration

Some values of the minimum required $\mathrm{R}_{\text {off }}$ for different power loop inductance $\mathrm{L}_{\text {loop }}$ and load current $\mathrm{I}_{\mathrm{L}}$ are again given in Table 1.

As the power loop inductance is usually unknown, it is recommended to measure the switching node voltage at a point with equal inductances to ground and bulk voltage, respectively. Then the actual voltage stress for both switches at their terminals can be derived from the measured waveforms by simply doubling the observed over-/undershoot voltages; no further knowledge of power loop inductances is needed. By contrast, the usual technique of measuring voltages as close as possible to the transistor or diode pins would require explicit numbers for the ratio of inner (package) to outer (PCB) inductance contributions.

Table 1 contains some practical gate resistor examples for different power loop inductance values.
Table 1 Minimum gate resistors vs. total power loop inductance for IPx65R095C7

| $L_{\text {Loop }}[\mathrm{nH}]$ | $\mathrm{R}_{\text {on }}[\Omega]$ | $\mathrm{R}_{\text {off }}[\Omega]$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{I}_{\mathrm{L}}=10 \mathrm{~A}$ | 20 A | 30 A |
| 12 | 6 | 3 | 3 | 7 |
| 20 | 9 | 3 | 9 | 8 |
| 30 | 12 | 3 | 10 | 10 |

When using a CFD-type switch (e.g. IPx60R090CFD7), the values in Table 1 can be reduced by the difference of the internal gate resistors ( $5 \Omega$ ).

## Transient behavior for half-bridge topologies (DG4 to 6)

## 8 Transient behavior for half-bridge topologies (DG4 to 6)

### 8.1 Topology 4hb in hard-switching operation

What happens if the high-side diode in the boost PFC topology of Figure 9 is substituted by a further CoolMOS ${ }^{\top \mathrm{M}}$ switch? How does the resulting hard-switched half-bridge (Figure 14a and b) behave?

Part of the answer is shown in Figure 14c). The total capacitance seen at $v_{\text {sw }}$ is the sum of $C_{\text {oss,ss }}$ and $C_{\text {oss,hs. }} C_{\text {oss, hs }}$ is the output capacitance of the high-side (hs) CoolMOS" "diode", i.e. the mirrored $\mathrm{C}_{\text {oss }}$ curve; it is added to the capacitance diagram of the low-side (ls) switch and compared with the capacitance $\mathrm{C}_{\text {dio }}$ of a 6 A SiC diode. It turns out that the capacitance of the transistor is significantly larger than that of the diode, particularly for high switch node voltage, i.e. at the beginning of the hard "on"-transient. As the output charge associated with $C_{\text {oss,hs }}$ is reflected in the area under the excess drain current, this means a dramatic increase in peak current and transient time, resulting in typically 10 times higher $\mathrm{E}_{\text {on }}$ losses. In addition, the high peak current causes a steep current decay (according to equations (1) and (2)) and thus high overshoot voltages. Even at moderate gate current the "diode" is driven into avalanche. Besides, the fast voltage transient induces a positive voltage peak at the $\mathrm{v}_{\mathrm{gs}}$ of the high-side switch that may lead to cross-conduction ("spurious turn-on") and even instability.

To make things worse, a significant amount of charge has to further be added to the pure $\mathrm{C}_{\text {oss }}$-related part. It is the reverse recovery charge of the body diode, as the hs switch has to be in "off"-state, before the hard transient is initiated by switching "on" the ls switch (Figure 14a). $I_{L}$ thus flows through the hs body diode and $\mathrm{Q}_{\mathrm{rr}}$ is the associated charge required to switch off this current and reverse the voltage. To provide a feeling for the relations of the involved charges: the capacitive charge of a SiC diode is in the 10 nC range, whereas $\mathrm{Q}_{\text {oss }}$ of a $95 \mathrm{~m} \Omega \mathrm{C} 7$ switch equals 300 nC . $\mathrm{Q}_{\mathrm{rr}}$ is in the same range for the CFD family, while it is again 10 times larger for $C 7$, i.e. a few $\mu$ C. Finally this simply means that current SJ MOSFETs are not suited to continuously operate under hard commutation conditions in half-bridge topologies.


Figure 14 Hard-switched half-bridge: signals (a), basic schematic (b) and capacitance curves (c)

## Transient behavior for half-bridge topologies (DG4 to 6)

### 8.2 Soft-switching half-bridge topologies (DG4)

By definition soft-switching means near-zero $V_{d s}$ when turning "on" a switch. To achieve this, the transient of the switch node voltage has to happen before this turn-on, i.e. during the dead-time, when both switches in a half-bridge are "off". The transient then is caused by the external current $I_{L}$ and initiated by switching "off" the conducting switch. Obviously, to ensure both transitions are soft, $I_{L}$ has to change polarity between the switching events. This situation is depicted in Figure 15a). A typical example can be found in LLC applications with the triangularly shaped "magnetizing current" that drives the switching transients.


Figure 15 Soft-switched half-bridge: control and output signals (a) and basic schematic (b)

In Figure 15b) the falling $\mathrm{v}_{\mathrm{sw}}$ transient is depicted. The transient is initiated by switching "off" the high-side switch, and an $I_{L}$ of a few amps, but of opposite polarity compared to Figure 14 , drives $v_{s w}$ down. The transition must be finished (with $I_{L}$ flowing in the body diode of the low-side switch) before the dead-time $t_{d}$ ends and the low-side is switched "on", commutating I from body diode to transistor channel. This, however, is rather uncritical, as no current and voltage changes happen in the power loop. The impact of the voltage transient on the passive (low-side) $\mathrm{v}_{\mathrm{gs}}$ is also indicated. It causes a small negative spike; there is no possibility for any kind of cross-conduction. The second transient looks completely equal, but with high- and low-side interchanged.

Simulation confirms the above. In Figure 16a) the simulation circuit is shown: now switches of the CFD family are used (IPL60R075CFD7), again with internal inductances and gate resistors set to zero. $I_{L}$ is chosen to have a constant value and changing polarity as indicated. Obviously, if "dead-time charge" $\mathrm{Q}_{\mathrm{dt}}$, the product of $\mathrm{I}_{\mathrm{L}}$ and $t_{d}$, equals the total output charge $2^{*} \mathrm{Q}_{\mathrm{oss}},(\sim 800 \mathrm{nC})$, soft-switching can be ensured. Simulations indicate that with an $I_{L}$ of 5 A dead-time of 150 ns is sufficient. The waveforms given in Figure 16b) look very smooth, and switching losses are in fact negligible.

Transient behavior for half-bridge topologies (DG4 to 6)


Figure 16 Simulation circuit (a), waveforms (b) and total losses (c) for soft-switching half-bridge

For maximum efficiency it is usually beneficial to keep the dead-time short. This is why any switching-off delay should be avoided and $R_{\text {off }}$ chosen to be as small as possible. $R_{\text {on }}$ is more or less uncritical.

## Dimensioning Guideline 4

In purely soft-switching half-bridge applications choose $\mathbf{R}_{\text {off }}$ equal to $\mathbf{R}_{\text {min }}$ as calculated from DG1) to minimize delay and dead-time; as $R_{\text {on }}$ is uncritical, it can be chosen to be equal to $\mathrm{R}_{\text {off }}$ to enable a single gate resistor.

Again, due to the intentionally increased internal gate resistor, CFD switches usually need no external resistor. The waveforms of Figure 16b) have been simulated without inductances, but their introduction keeps the results nearly unchanged.

## Transient behavior for half-bridge topologies (DG4 to 6)

### 8.3 Partial hard-switching (DG5, 6)

So far CoolMOS ${ }^{T M}$ half-bridges are easy to handle: hard-switching is not possible and soft-switching is uncritical. The most interesting case, however, is none of these. It is the practically relevant situation, when in soft-switching systems under certain conditions dead-time $t_{d}$ and/or current $I_{L}$ are too low to guarantee that the transient of the switching node has been completed prior to switching "on". In other words, during the dead-time only part of the total output charge ( $2 \mathrm{Q}_{\text {oss }}$ ) of the "off"-switching transistor is delivered by the magnetizing current $I_{L}$. Due to the concentration of the output charge components at very high and very low $v_{d s}$ (Figure 14 c ), a "dead-time charge" somewhat larger than half the total output charge ( $\mathrm{Q}_{\mathrm{dt}}>\mathrm{Q}_{\mathrm{oss}}$ ) results in small $v_{d s}$ at turn-on and low switching losses, whereas $Q_{d t}<Q_{o s s}$ gives large $v_{d s}$ and high losses. The difference $Q_{\text {oss }}-Q_{d t}$ appears as a drain current peak when switching "on" the opposite device. Thus both switches are involved in the transient. This "partial hard-switching" situation is depicted in Figure 17 for the falling edge of $\mathrm{v}_{\mathrm{sw}}$ (for the rising it is completely symmetrical with switch functions and $I_{\mathrm{L}}$ polarity changed); it may happen in LLCs during start-up or load changes.


Figure 17 Partial hard-switching: control and output signals (a) and basic schematic (b)

The simplest way to simulate the effects described is to reduce $I_{L}$ in the circuit of Figure $\left.16 a\right)$. Taking into account that the critical charge $Q_{\text {oss }}$ is about 400 nC , and that the actual dead-time is lower than the 150 ns seen at the driver output due to the relatively slow turn-off, we would expect the critical $I_{L}$ between 3 and 4 A . This is exactly what we can observe in Figure 18, showing waveforms and losses when varying $I_{L}$.

## Transient behavior for half-bridge topologies (DG4 to 6)



Figure 18 Partial hard-switching depending on $\mathrm{I}_{\mathrm{L}}$ : waveforms (a), details (b) and losses (c)

While for 4 A and 5 A the transition is nearly finished when the low-side is switched "on" (at t=200 ns), for 3 A it is not. Here $\mathrm{Q}_{\mathrm{dt}}$ is lower than $\mathrm{Q}_{\text {oss }}$, and the hard-switched "rest charge" $\mathrm{Q}_{\mathrm{hs}}$ corresponds to the area under the $\sim 8$ A current peak of $\mathrm{I}_{\text {dis }}$ (green curve in upper graph of Figure 18 b ). It is in the 10 to 20 nC range, similar to the output charge of a SiC diode, and low compared to a typical $\mathrm{Q}_{\text {oss. }}$. Losses and voltage stress correspond to the results obtained in chapter 7, taking into account the large internal $R_{g}$ of CFD-type switches.

With decrease of $I_{L}$, peak current, rest charge and losses strongly increase; for $I_{L}=2.5$ A the respective values are $35 \mathrm{~A}, 100 \mathrm{nC}$ and $40 \mu \mathrm{~J}$. The switch node voltage, however, reaches -125 V , which means that $\mathrm{v}_{\mathrm{ds}}$ of the high-side switch exceeds $400+2^{*} 125=650 \mathrm{~V}$ (at this value the voltage is clamped in the transistor model).

Further lowering of $I_{L}$ dramatically increases stress. So the question arises, if there are any measures to improve this behavior and allow a higher $\mathrm{Q}_{\mathrm{hs}}$ in the partial hard-switching situation without jeopardizing reliability and lifetime. As the voltage stress depends on the peak drain current, it can be influenced by the gate current according to Eq. (1). The standard method to reduce the gate current is of course to increase the gate resistor. Figure 19 shows the effect for a magnetizing current of 2 A , corresponding to a rest charge $\mathrm{Q}_{\mathrm{hs}}$ of about 200 nC .

Transient behavior for half-bridge topologies (DG4 to 6)


Figure 19 Effect of $\mathrm{R}_{\text {on }}$ on switching waveforms (a) and losses (b) for partial hard-switching

At first sight it seems not evident that slower switching decreases losses (Figure 19b). The reason is that by decreasing the gate current also the "on"-transient is delayed, and this lengthens the effective dead-time and thus reduces the hard-switched charge $Q_{\text {hs. }}$. Besides, the voltage clamp causes avalanche, thereby further increasing $Q_{\text {hs }}$ for $R_{\text {on }}=0$. In the simulated case a resistor of $10 \Omega$ would be sufficient for acceptable voltage stress. And a gate resistor of $30 \Omega$ would do the job even for zero magnetizing current; however, it would lead to a slight increase in losses also in the regular soft-switching case due to the delayed switch-on and longer body-diode conduction time.

But there is an alternative way to reduce the gate current. In a standard 3-pin package the source inductance is included in both gate and power loop (Figure 1). The voltage induced in this common source inductance $\mathrm{L}_{\mathrm{sc}}$ by any changing switch current subtracts from the driver supply and thereby influences $\mathrm{i}_{\mathrm{g}}$. A rising current in the power loop reduces $i_{g}$ as indicated in Figure 20a). Figure 20b) depicts the simulated $i_{d}$ and $v_{s w}$ waveforms for different $L_{s c}$ values from 0 to 4 nH , which is in accordance with the package spectrum available for CoolMOS ${ }^{\text {TM }}$ switches.

Transient behavior for half-bridge topologies (DG4 to 6)


Figure 20
Effect of common source inductance: equivalent circuit (a) and waveforms (b)

It demonstrates a significant reduction of peak current and voltage stress with increasing $L_{s c}$; the additional delay is rather short. Losses are similar to those in Figure 19, but they are of less importance, as partial hardswitching is not the regular case in the intended applications. And in regular soft-switching operation the introduction of a common source inductance has virtually no effect. We thus can formulate:

## Dimensioning Guideline 5

When partial hard-switching can happen in half-bridge applications, 3-pin switches should be used; 4-pin devices cannot be recommended.

Depending on the highest possible hard-switched "rest charge" $\mathrm{Q}_{\mathrm{hs}}$, in addition an increase of $\mathrm{Ron}_{\text {on }}$ could be helpful.

## Dimensioning Guideline 6

If in partial hard-switching applications even with 3-pin switches the voltage/current stress is still too high due to low $L_{s c}$ and high $Q_{h s}$, in addition an increase of $R_{o n}$ is recommended.

To give an example: up to a $\mathrm{Q}_{\text {hs }}$ of 200 nC the CFD7 switch can be operated with zero external gate resistor $\mathrm{R}_{\text {on }}$ ( $\mathrm{R}_{\text {off }}$ can anyway be zero due to the internal gate resistor). If the magnetizing current can also become zero in worst case, i.e. $\mathrm{Q}_{\mathrm{hs}}=\mathrm{Q}_{\text {oss }}=400 \mathrm{nC}$, an additional gate resistor of 10 to $20 \Omega$ helps to limit over-voltage in case of low $L_{\text {sc }}$ packages.

## Single switch with common source inductance (DG7 to 9)

## 9 Single switch with common source inductance (DG7 to 9)

### 9.1 The effects of $L_{s c}$

We have seen that in the usually soft-switching CoolMOS ${ }^{\text {TM }}$ half-bridge 3-pin switches with common source inductance are beneficial to limit stress on the switches in abnormal conditions (partial hard-switching). The influence of $L_{s c}$ in normal operation is negligible.

This is definitely not true for the single-switch topology of Figure 21.


Figure 21 3sw topology with hard switch-on (a) and soft switch-off (b) transients

Compared to the 4-pin situation of Figure 9 there is now an additional interaction between gate and power loop. Any current change in $L_{s c}$ causes an inductive voltage drop that simply adds to the driving voltage. If we ignore for the moment the effect of gate inductance $L_{g}$ (will be covered in chapter 9.4), Eq. (3) in 7.1 has to be modified to:

$$
\begin{equation*}
i_{g}=\frac{V_{D}-v_{g s}-v_{L s c}}{R_{o n}}=\frac{V_{D}-v_{g s}-L_{s c} \frac{d i_{L S c}}{d t}}{R_{o n}} \tag{3a}
\end{equation*}
$$

For the switching-on event in Figure 21a) the rising current causes a positive $\mathrm{v}_{\mathrm{Lsc}}$ that reduces the gate current. In switching phase 2 (prior to the voltage transient), $d i_{L S c} / d t$ is rather constant and proportional to $d v_{g s} / d t$, which in turn is proportional to $\mathrm{i}_{\mathrm{g}}$ (eq. 1). But a linear relation between $\mathrm{v}_{\mathrm{LSc}}$ and $\mathrm{i}_{\mathrm{g}}$ means that in this switching phase $L_{s c}$ acts like an increased gate resistor of value $R_{e q}=g_{m} L_{S c} / C_{g s}$. This is in the several tens of ohms range and thus is typically higher than the physical $\mathrm{R}_{\mathrm{on}}$, causing lower gate current, slower switching and increased losses.

This effect of $L_{s c}$ is well known and described in literature. Not so well known is that the mechanism for switching off is somewhat different and again strongly related to the non-linear capacitances. When the transient starts, $C_{d s}$ is huge compared to $C_{\text {dio }}$. Even if the channel current $i_{c h}$ is switched off very fast, it is just shifted to $i_{d s}$ to charge capacitance $C_{d s}$ (Figure $21 b$ ). However, it is the sum of $i_{c h}$ and $i_{d s}$ that flows through $L_{s c}$,

## Single switch with common source inductance (DG7 to 9)

and this current stays constant as long as $\mathrm{V}_{\mathrm{ds}}$ is low; no voltage is induced in $\mathrm{L}_{\mathrm{sc}}$. But as soon as $\mathrm{C}_{\mathrm{ds}}$ exhibits its sharp decline (at $\mathrm{V}_{\mathrm{ds}} \sim 20 \mathrm{~V}$ ), the charging current distribution between $\mathrm{C}_{\mathrm{ds}}$ and $\mathrm{C}_{\text {dio }}$ changes and causes a negative $d i / d t$ in $\mathrm{L}_{s c}$. The resulting $\mathrm{v}_{\mathrm{Lsc}}$ can be rather high (up to several tens of volts for large $\mathrm{I}_{\mathrm{L}}$ ), and according to Eq. (3a) it acts as a positive gate drive voltage that easily can turn on the channel again and as a consequence cause oscillations and instabilities. A more detailed analysis can be found in [1]. As shown there, the resulting $v_{\text {Lsc }}$ depends on the square of the charging current. This effect thus becomes dominant and has to be considered carefully, when high current has to be switched off fast.

### 9.2 Switch-on waveforms (DG7)

The curves of Figure 22a) are similar to those of Figure 12c). They demonstrate the effect of $\mathrm{L}_{\text {sc }}$ for the "on" transient as discussed above. $\mathrm{L}_{\text {sc }}$ is increased from 0 to 4 nH with the total loop inductance kept constant. Ron is fixed at $6 \Omega$ as the minimum required for zero $L_{s c}$. So the red curves correspond to the green ones of Figure 12.


Figure 22 Lsc effect for switching "on": waveform details (a) and losses (b) for fixed $\mathrm{R}_{\text {on }}$

We clearly see the expected behavior. As soon as $\mathrm{i}_{\mathrm{d}}$ starts to rise (at $\mathrm{t}=60 \mathrm{~ns}$ ) the inductive voltage drop over $\mathrm{L}_{\mathrm{sc}}$ subtracts from gate drive voltage and thus reduces the gate current. So the voltage transient takes longer and the losses increase. An $L_{s c}$ of 4 nH results in similar losses as a gate resistor of $30 \Omega$; however, the delay is shorter, as the charging of $\mathrm{C}_{\mathrm{gs}}$ up to the Miller level happens at high gate current.

Nevertheless, this comparison is not completely fair. The chosen $R_{\text {on }}$ of $6 \Omega$ is only required for zero $L_{s c}$ and could be reduced for the other cases, depending on the $L_{s c}$ value. In Figure 23 the minimum $R_{\text {on }}$ required to keep $v_{s w}$ safely above -100 V has been independently chosen for each $L_{s c}$ value. In Figure $23 b$ this yields the interesting result that with optimized $\mathrm{R}_{\text {on }}$ losses with an $\mathrm{L}_{s c}$ of 1 or 2 nH are similar or even lower than for zero $\mathrm{L}_{\mathrm{sc}}$. This is valid for moderate current levels, e.g. 10 A (Figure 23b). For significantly higher current ( 30 A in Figure 23c), the 4 nH case, corresponding to a 3-pin TO package, exhibits a dramatic increase in losses. However, such a current level is usually not reached in normal operation, and the relevance of these losses has to be treated separately for any specific application.

## Single switch with common source inductance (DG7 to 9)



Figure $\mathbf{2 3} \mathrm{L}_{\text {sc }}$ effect for switching "on": waveform details (a) and losses (b) for optimized $\mathrm{R}_{\text {on }}$

> Dimensioning Guideline 7
> Compared to their 4-pin counterparts, 3-pin devices in single-switch applications can be operated at lower $R_{\text {on. }}$ It is recommended to use the minimum value required to guarantee a safe peak voltage for the passive device.

Example values can be found in Figure 23.
3-pin TO packages can often be operated without an external gate resistor; approximately $1 \Omega$ is the contribution of the gate driver.

### 9.3 Switch-off waveforms (DG8)

In Figure 24 the simulation is repeated for the "off" transient, i.e. Lsc is increased, while Roff is held at the minimum value of $3 \Omega$ (resulting from DG1). And it is obvious that there are really significant differences regarding the effect of $\mathrm{L}_{\text {sc }}$. While for the switching "on" transient the common source inductance acts like an additional gate resistor 10 ns after the transient has been initiated ( $\mathrm{t}=50 \mathrm{~ns}$ ), the situation is completely different for switching "off".

There is no additional delay of the transient, as it would result from increasing $R_{\text {off }}$ (Figure 13 ). And $\mathrm{L}_{\text {sc }}$ has no effect, until $\mathrm{v}_{\mathrm{sw}}$ reaches about 20 V ( $\mathrm{C}_{\mathrm{ds}}$ decline). This, however, happens rather late, almost 50 ns after the transient has started. A potential fast channel turn-off is thus not affected by $\mathrm{L}_{\mathrm{sc}}$, but with the shift of charging current from $\mathrm{C}_{\mathrm{ds}}$ to $\mathrm{C}_{\text {dio }}$ the resulting $\mathrm{v}_{\mathrm{Lsc}}$ acts as a positive voltage within the gate loop, causing the observed positive gate current and the associated gate voltage increase indicated in Figure 24a). If $\mathrm{v}_{\mathrm{gs}}$ exceeds the threshold voltage $\mathrm{V}_{\text {th }}$ sufficiently to again turn on the transistor channel, not only do the losses increase, but even oscillations and instabilities may result.

Single switch with common source inductance (DG7 to 9)


Figure $24 \quad \mathrm{~L}_{\text {sc }}$ effect for switching "off" at moderate current: waveform details (a) and losses (b) for fixed $\mathrm{R}_{\text {off }}$

This obviously does not happen at the moderate 10 A current level in Figure 24 and there is no impact of $\mathrm{v}_{\mathrm{LS}}$ regarding losses. But as deduced in [1], $\mathrm{v}_{\mathrm{LSc}}$ is proportional to the square of the charging current, and this in turn depends on $I_{L}$. For fast channel turn-off the charging current is equal to $I_{L}$ at the time when $-d i_{L S c} / d t$ reaches its maximum due to the capacitance changes. So Figure 25 shows the critical case of fast switching "off" a high current of 30 A , a situation that can temporarily happen in PFC applications ("AC-line cycle dropout").


Figure $25 \quad L_{s c}$ effect for switching "off" at high current: waveform details (a) and losses (b) for optimized $\mathbf{R}_{\text {off }}$

## Single switch with common source inductance (DG7 to 9)

Now, due to the higher charging current, the $\mathrm{v}_{\mathrm{LSc}}$ peak (not shown in Figure 25 ) is large ( 80 V for $\mathrm{L}_{\mathrm{sc}}=4 \mathrm{nH}$ ) and appears earlier (at $\mathrm{t}=85 \mathrm{~ns}$ ). The associated positive gate current causes an increase in $\mathrm{v}_{\mathrm{gs}}$ that for 4 nH is large enough to fully turn the switch "on" again, as can be seen in the $i_{d}$ waveform. Clearly this leads to significant losses increasing from 10 to about $80 \mu \mathrm{~J}$, although in Figure 25 the gate resistor has been adapted to the minimum value necessary to fulfill overshoot limits. For 4-pin packages this minimum is $7 \Omega$ (see also Table 1); it can be reduced to $4 \Omega$ with the 4 nH source inductance. However, as the total gate impedance determines the gate current peak for a given $v_{L S c}$, decreasing $R_{\text {off }}$ might become critical with respect to oscillation sensitivity, particularly if the gate inductance is small. DG8 summarizes the findings.

## Dimensioning Guideline 8

For moderate current levels, 3-pin switches can be operated at the minimum $R_{\text {off }}$ (DG1). For very high current, $R_{\text {off }}$ must eventually be increased both to limit over-voltage and avoid turn-on-induced oscillations.

Nevertheless, usually the required $\mathrm{R}_{\text {off }}$ is lower than for 4-pin switches; example values are given in Figure 25.

## Single switch with common source inductance (DG7 to 9)

### 9.4 The role of gate inductance $\mathrm{L}_{\mathrm{g}}$ (DG9)

Regarding gate loop impedance, the common assumption is that it is always beneficial to minimize the gate inductance $\mathrm{L}_{\mathrm{g}}$ and define the gate current by the gate resistor only. Although this is often a good strategy, it is not in every case. For 3-pin switches with high common source inductance ( 4 nH ), the gate inductance $\mathrm{L}_{\mathrm{g}}$ plays an important role in shaping the gate current. This is demonstrated in Figure 26 for a complete switching cycle.


Figure 26 Effect of gate inductance: switching waveforms (a) and losses (b) for $L_{s c}=4 \mathrm{nH}$ at $\mathrm{I}_{\mathrm{L}}=10 \mathrm{~A}$

Obviously an increase in gate inductance has a smoothing effect on the gate current (blue curves). Increasing $\mathrm{L}_{g}$ causes a slight delay, but finally a higher average gate current during the transient. For moderate current a gate inductance of 30 nH is able to completely compensate for the effects of $\mathrm{L}_{\mathrm{sc}}$, because it acts as a kind of current storage loaded during the first switching phase ("delay") and then providing sufficient gate current for a fast transient. The gate resistors in Figure 26 have again been minimized based on over-voltages. But the gate current is determined by the total gate impedance, so higher $\mathrm{L}_{\mathrm{g}}$ allows lower $\mathrm{R}_{\mathrm{g}}$. However, as can be clearly seen, the damping criterion in the gate loop is not fulfilled any more, resulting in some overshoot of the gate voltage at a relatively low resonant frequency determined by $\mathrm{L}_{\mathrm{g}}$ and $\mathrm{C}_{\text {iss }}$. A few volts of overshoot in $\mathrm{V}_{\mathrm{gs}}$ can usually be accepted, and so it is a reasonable strategy to shift gate impedance from resistance to inductance.

How does this look in the critical high-current case?

Single switch with common source inductance (DG7 to 9)


Figure 27
Effect of gate inductance: switching waveform details "on" (a) and "off" (b) and losses (c) for $\mathrm{L}_{\mathrm{sc}}=\mathbf{4 n H}$ at $\mathrm{I}_{\mathrm{L}}=30 \mathrm{~A}$

From the detailed gate current waveforms in Figure 27a) the smoothing effect of $L_{g}$ is again evident. Particularly noticeable are the critical positive gate current peaks in the switching "off" waveforms of Figure 27b). The blue gate current peak resulting from $v_{\text {Lsc }}$ is not only smaller, but also happens later and at a lower $\mathrm{v}_{\mathrm{gs}}$, finally resulting in a less severe re-turn-on and much lower "off" losses ( 20 versus $80 \mu \mathrm{~J}$ ).

The chosen gate inductance values are 16,30 and 50 nH , respectively. At least the first two are within the range of realistic parasitic gate loop inductances. This leads to our final dimensioning guideline.

## Dimensioning Guideline 9

An increase of gate inductance $L_{g}$ can significantly improve switching performance of 3-pin switches. PCB layout measures to minimize $L_{g}$ cannot be recommended. As a rule of thumb, $\mathrm{L}_{\mathrm{g}}$ should be in the $10 \times \mathrm{L}_{\mathrm{sc}}$ range.

## Single switch with common source inductance (DG7 to 9)

### 9.5 Gate voltage measurement for 3-pin switches

It was mentioned in chapter 5 that the measurement of the gate-to-source voltage is difficult for high-side switches due to the fast and high common-mode content. With 3-pin switches, it is not only difficult, but basically impossible to get relevant information about $\mathrm{v}_{\mathrm{gs}}$ by measurement.

Figure 28 compares the internal gate-source voltage $\left(v_{g s i n t}\right)$ with the measurable voltage at the switch pins $\left(\mathrm{v}_{\text {gsmeas }}\right)$. The huge difference is due to the fact that $\mathrm{v}_{\mathrm{LSc}}$ is necessarily included in the measurement. There is no realistic way to derive the real transistor terminal voltage from the measured voltage; even with appropriate low-pass filtering the deviations remain significant. This important restriction must be clear when interpreting gate voltage measurements. So it is strongly recommended to perform switch/driver simulations similar to those presented in this paper, if in critical cases (3-pin, high current) an optimization of gate drive is required.


Figure 28 Comparison between internal and measurable $\mathbf{V}_{\mathrm{gs}}$ voltage waveforms for 3-pin switches with $\mathrm{L}_{\mathrm{sc}}=\mathbf{1 ~ n H}$ (a) and $\mathbf{4 n H}$ (b)

## Summary and conclusions

## 10 Summary and conclusions

The following table gives a summary of the dimensioning guidelines derived in this paper. Generally, in halfbridge applications only 3-pin switches should be used, while in hard-switching systems operated at high current, 4-pin switches are preferable. Although the driver reference then is different from power ground even for low-side switches, this does not necessarily mean that an isolated driver like for example EiceDRIVER ${ }^{\text {TM }}$ $2 E D i$ is required; the differential non-isolated EiceDRIVER ${ }^{\text {TM }} 1 E D N 7550 / 8550$ family [4] is best suited to such an application. If for any reason nevertheless a 3-pin switch is used, it makes no sense to minimize gate loop inductance. On the contrary, an intentional increase can be beneficial.

Table 2 Overview and summary of gate loop dimensioning criteria

| Topology |  |  | $\mathrm{R}_{\text {on }}$ | $\mathrm{R}_{\text {off }}$ | $\mathbf{L}_{\mathrm{g}}$ | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4-pin | single | hard | $\geq R_{\text {min,on }}^{1)}(D G 2)$ | $\geq R_{\text {min,off }}^{2)}(D G 3)$ | $L_{\text {min }}^{3)}$ |  |
| 4 | $h b^{4)}$ | soft | $R_{\text {min }}$ | $R_{\text {min }}$ | $L_{\text {min }}$ | DG5 |
| 4 | $\mathrm{hb}^{4}$ | (partially) hard |  |  | $L_{\text {min }}$ | DG5 |
| 3-pin | hb | soft | $=R_{\text {off }}$ | $R_{\text {min,off }}$ | $>L_{\text {min }}$ | DG4 |
| 3 | hb | partially hard | DG6 | $R_{\text {min,off }}$ | $>L_{\text {min }}$ | DG6 |
| 3 | single | hard | DG7 | $R_{\text {min,off }}$ | $>L_{\text {min }}$ | moderate current |
| 3 | single | hard | DG7 | DG8 | $\begin{gathered} \sim 10 \cdot L_{S C} \\ (D G 9) \end{gathered}$ | high current |

${ }^{1)}$ Minimum $R_{\text {on }}$ fulfilling DG1
${ }^{2)}$ Minimum $R_{\text {off }}$ fulfilling DG1
${ }^{3)}$ PCB optimized with respect to gate loop inductance
${ }^{4}$ ) 4-pin switches in hb application: not recommended
The guidelines summarized in Table 2 should be helpful to find a reasonable first guess for dimensioning the gate drive components in a given power system operating with CoolMOS ${ }^{\text {TM }}$ switches. Nevertheless, a final optimization requires detailed knowledge of the intended application. In addition to measurements simulations can be extremely valuable.

## References

## 11 References

[1] B. Zojer, "A New Gate Drive Technique for Superjunction MOSFETs to Compensate the Effects of Common Source Inductance", APEC 2018
[2] CoolMOS ${ }^{\text {TM }}$ C7 datasheets, https://www.infineon.com/cms/en/product/power/mosfet/500v-900v-coolmos-n-channel-power-mosfet/coolmos-c7/600v-and-650v-coolmos-c7/?redirld=59441
[3] CoolMOS ${ }^{T M}$ CFD7 datasheets, https://www.infineon.com/cms/en/product/power/mosfet/500v-900v-coolmos-n-channel-power-mosfet/600v-coolmos-cfd7/?redirld=59497
[4] EiceDRIVERTM ${ }^{\text {TM }}$ EDN7550/8550 datasheet, https://www.infineon.com/dgdl/Infineon-1EDN7550B-DSv02 00-EN.pdf?fileld=5546d46262b31d2e01635d9799ef264f

Revision history

## Revision history

| Document <br> version | Date of release | Description of changes |
| :--- | :--- | :--- |
| V1.0 | $2020-01-12$ |  |
|  |  |  |
|  |  |  |

## Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2020-01-12

## Published by

Infineon Technologies AG
81726 Munich, Germany

## © 2020 Infineon Technologies AG. All Rights Reserved.

## Do you have a question about this document?

Email: erratum@infineon.com

## Document reference <br> AN_1909_PL52_1911_173913

## IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of noninfringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology delivery terms and conditions and prices pleas contact your nearest Infineon Technologies offic (www.infineon.com).

## WARNINGS

Due to technical requirements products may contair dangerous substances. For information on the types in question please contact your nearest Infineor Technologies office.

Except as otherwise explicitly approved by Infineor Technologies in a written document signed b) authorized representatives of Infineor Technologies, Infineon Technologies' products mas not be used in any applications where a failure of the product or any consequences of the use thereof car reasonably be expected to result in personal injury.

