

Input capacitor (DCLINK) calculation

For single phase motor bridge

About this document

Scope and purpose

This application note provides information how to calculate and dimension the input capacitor (DCLINK capacitor) for single phase motor bridge to drive brushed DC motors.

Intended audience

Hardware engineers who develop single phase motor drivers.

Input capacitor (DCLINK) calculation

For single phase motor bridge

Table of contents

Table of contents

About this document	1
Table of contents	2
1 Single phase half-bridge to drive a brushed DC motor	3
2 Assumptions for the analysis and calculations	4
3 Waveform analysis of PWM operated half-bridge	5
4 Calculation of the DCLINK voltage ripple V_{Spp}	9
5 Calculating the DCLINK capacitor size	11
6 Compensate V_{Spp} voltage spike with ceramic bulk capacitor.....	12
7 Calculating the DCLINK RMS current	13
8 Practical validation of V_{Spp} / measurement versus calculation	14
9 The impact of cold temperatures on DCLINK performance	15
10 Other things worth to look at	16
References	17
Revision history	18
Disclaimer	19

Input capacitor (DCLINK) calculation

For single phase motor bridge

1 Single phase half-bridge to drive a brushed DC motor

1 Single phase half-bridge to drive a brushed DC motor




Figure 1 Half-bridge with high-side and low-side switches driving a brushed DC motor in PWM mode

The input capacitor, also known as DCLINK capacitor, stabilizes the supply voltage and provides instantaneous current to the PWM operated half-bridge.

Figure 1 shows a half bridge driving a brushed DC motor in PWM mode operation. During the on phase of the high-side switch (blue), current flows from the battery and out of the input capacitor (DCLINK capacitor) into the motor to spin it.

During the off phase, the low-side switch (orange) is active and provides a freewheeling path for the motor current stored in the motor inductance.

Input capacitor (DCLINK) calculation

For single phase motor bridge

2 Assumptions for the analysis and calculations

2 Assumptions for the analysis and calculations

For the analysis and calculations provided in this document, following assumptions are made:

- The motor inductance is large enough to ensure that the motor current I_{MOT} is continuous
- The PWM frequency is high enough to ensure that the motor current I_{MOT} is continuous
- The battery current I_{BAT} is a constant current with no AC components. All the AC current flowing into the power stage during PWM operation is provided by the DCLINK capacitor
- Equivalent series inductance (ESL) of the DC link capacitor is neglected

Input capacitor (DCLINK) calculation

For single phase motor bridge

3 Waveform analysis of PWM operated half-bridge

3 Waveform analysis of PWM operated half-bridge




Figure 2 Idealized waveform analysis of a PWM operated motor half bridge

Input capacitor (DCLINK) calculation

For single phase motor bridge

3 Waveform analysis of PWM operated half-bridge

Waveform 1:

Output voltage V_{OUT} , PWM operated with duty cycle DC

- The duty cycle DC is defined as:

$$DC = \frac{T_{ON}}{T}$$

Equation 1

- The average output voltage generated by the PWM'ed supply voltage V_S (which is the battery voltage) is defined as:

$$V_{OUTavg} = DC \times V_S$$

Equation 2

Waveform 2:

Motor current I_{MOT} with average motor current I_{MOTavg} and peak to peak ripple current I_{MOTpp}

- The motor current I_{MOT} consists of the current through the high-side and low-side switches

$$I_{MOT} = I_{HS} + I_{LS}$$

Equation 3

Note: During the start-up of the DC motor, the motor current can be multiple times higher than the current under normal load condition, when the motor is spinning. The same applies when the motor is blocked.

- The peak to peak motor ripple current I_{MOTpp} is considered in this analysis as constant and should be measured for verification. I_{MOTpp} depends on the motor operating condition, for example:
 - The motor does not turn during start-up or stall condition where no V_{BEMF} is generated
 - Mechanical load is applied causing a voltage drop over the winding resistance of the motor

Input capacitor (DCLINK) calculation

For single phase motor bridge

3 Waveform analysis of PWM operated half-bridge

Waveform 3:

Current in high-side switch IHS with high-side average current IHSavg and average motor current IMOTavg

The blue area shows the current through the high-side switch IHS during TON. This area reflects the charge $IMOTavg \cdot TON$. This charge must be provided in the end by the battery. The average current through the high-side switch IHSavg over the period T is the constant average current provided by the battery (power supply) IBAT. The hatched area shows the charge provided by the battery IBAT ($=IHSavg) \cdot T$ (period). Both areas need to be equal and therefore:

$$IBAT \times T = IMOTavg \times TON = IMOTavg \times DC \times T$$

Equation 4

The battery current IBAT and the average current through the high-side switch IHSavg can be calculated by:

$$IHSavg = IBAT = DC \times IMOTavg$$

Equation 5

Waveform 4:

Current in low-side switch ILS with low-side average current ILSavg and IMOTavg

The orange area shows the current through the low-side switch ILS. This is the freewheeling path for the motor current.

Waveform 5 + 6:

Current in high-side switch with discharge (Q DCLINK discharge) and charge (Q DCLINK charge) of DCLINK capacitor, discharge current of DCLINK capacitor ICdisch, RMS current through the DCLINK capacitor I RMS DCLINK

During the on phase of the high-side switch TON, the current through the high-side switch consists of two components:

- The constant battery current IBAT
- The discharge current of the DCLINK capacitor ICdisch

During the off phase of the high-side switch, the DCLINK capacitor is recharged by the battery current IBAT.

Input capacitor (DCLINK) calculation

For single phase motor bridge

3 Waveform analysis of PWM operated half-bridge

The DCLINK capacitor's discharge current can be calculated by:

$$I_{Cdisch} = I_{MOTavg} - I_{BAT} = I_{MOTavg} \times (1 - DC)$$

Equation 6

In steady state condition, the DCLINK capacitor's charge and discharge during one period must be equal and therefore:

$$Q_{discharge} = Q_{charge}$$

Equation 7

The DCLINK's discharge during TON can be calculated by:

$$Q_{discharge} = (I_{Cdisch}) \times T_{ON}$$

Equation 8

Using Equation 1 and Equation 6 results in:

$$Q_{discharge} = I_{MOTavg} \times (1 - DC) \times DC \times T$$

Equation 9

The charge and discharge of the DCLINK capacitor results in an RMS current $I_{RMSDCLINK}$. The calculation is explained in Chapter 7.

Waveform7:

Idealized supply voltage ripple V_{Spp} at DCLINK capacitor

The charge and discharge of the DCLINK capacitor leads to a voltage ripple at the supply voltage V_{S_DCLINK} . The calculation of the voltage ripple V_{Spp} is handled in Chapter 4.

Input capacitor (DCLINK) calculation

For single phase motor bridge

4 Calculation of the DCLINK voltage ripple VSpp

4 Calculation of the DCLINK voltage ripple VSpp



Figure 3 Equivalent circuit diagram of an (aluminum) electrolyte capacitor

ESR: equivalent series resistance

ESL: equivalent series inductance

Note: The calculation of VSpp does not consider the ESL. The impact of the ESL on VSpp is compensated by an additional ceramic capacitor, see Chapter 6.




Figure 4 Idealized waveforms for supply voltage ripple VSpp calculation

Figure 4 shows the idealized waveforms for the supply voltage ripple VSpp caused by discharging and charging the DCLINK capacitor. Equation 10 calculates the supply voltage ripple VSpp. It includes three components:

- Voltage ripple caused by discharging and charging the capacitance of the DCLINK capacitor over one period
- Voltage step caused by the ESR of the capacitor and the discharge current
- Voltage step caused by the ESR of the capacitor and the charge current

Figure 5 shows a scope plot with real waveforms of VSpp, IMOT, VOUT, and IBAT. For the measurement, the setup in Figure 6 was used.

Input capacitor (DCLINK) calculation

For single phase motor bridge

4 Calculation of the DCLINK voltage ripple VSpp




Figure 5 Scope plot of VSpp, VOUT, IMOT, VSpp, IBAT

$$VSpp = (ICdisch + 0,5 \times IMOTpp) \times ESR + \frac{Qdischarge}{CDCLINK} + IBAT * ESR$$

$$VSpp = (IMOTavg \times (1 - DC) + 0,5 \times IMOTpp) \times ESR + \frac{Qdischarge}{CDCLINK} + (DC \times IMOTavg * ESR)$$

$$VSpp = (IMOTavg + 0,5 \times IMOTpp) \times ESR + \frac{Qdischarge}{CDCLINK}$$

$$VSpp = (IMOTavg + 0,5 \times IMOTpp) \times ESR + \frac{IMOTavg \times (1 - DC) \times DC \times T}{CDCLINK}$$

with: $T = \frac{1}{f_{PWM}}$

$$VSpp = (IMOTavg + 0,5 \times IMOTpp) \times ESR + \frac{IMOTavg \times (1 - DC) \times DC}{CDCLINK \times f_{PWM}}$$

Equation 10: VSpp and its derivation

Input capacitor (DCLINK) calculation

For single phase motor bridge

5 Calculating the DCLINK capacitor size

5 Calculating the DCLINK capacitor size

Solving Equation 10 for CDCLINK results in:

$$V_{Spp} = (I_{MOTavg} + 0,5 \times I_{MOTpp}) \times ESR + \frac{I_{MOTavg} \times (1-DC) \times DC}{CDCLINK \times f_{PWM}}$$

$$CDCLINK \times f_{PWM} = \frac{I_{MOTavg} \times (1-DC) \times DC}{V_{Spp} - (I_{MOTavg} + 0,5 \times I_{MOTpp}) \times ESR}$$

$$CDCLINK = \frac{1}{f_{PWM}} \times \left(\frac{I_{MOTavg} \times (1-DC) \times DC}{V_{Spp} - (I_{MOTavg} + 0,5 \times I_{MOTpp}) \times ESR} \right)$$

Equation 11 Calculation of DCLINK capacitance

Note: For an operating condition with given DC, IMOTavg, IMOTpp, ESR, and VSpp, the DCLINK capacitance increases with lower PWM frequency and decreases with higher PWM frequency.

Practical usage of Equation 11 to calculate an appropriate DCLINK capacitor size:

- VSpp voltage ripple ~ 1Vpp (or defined by application requirements)
- Duty cycle DC: max voltage ripple occurs @ ~ 70% - 80% DC, see also Figure 8
- IMOT/IMOTpp: to be measured or derived from motor specification
- ESR: to be derived from DCLINK capacitor datasheet

Input capacitor (DCLINK) calculation

For single phase motor bridge

6 Compensate VSpp voltage spike with ceramic bulk capacitor

6 Compensate VSpp voltage spike with ceramic bulk capacitor




Figure 6 Measurement setup using BTN9970 high current half-bridge

Measurement setup, evaluation board DC-Shield_BTN9970LV:

- BTN9970 half-bridge
- Load circuitry: instead of a motor, a load of 250 µH inductance + 1,86 Ω was used
- CDCLINK: 330 µF SMD aluminum electrolyte capacitor with 65 mΩ ESR (measured)
- Lfilter: 33 µH inductor to block AC currents from battery
- C11: 10 µF X7R ceramic bulk capacitor
- C110: 100nF ceramic capacitor




Figure 7 VSpp voltage ripple with (left) and without (right) ceramic bulk capacitor

The ceramic capacitor C11 is a low impedance current source during the switching event when the high-side switch turns on and takes over the motor current. The current through the switch rises immediately from 0 to the value of $I_{MOTavg} - 0.5 \times I_{MOTpp}$, see Figure 2, waveform 3.

The capacitor C11 reduces the emission into the VS supply line.

Input capacitor (DCLINK) calculation

For single phase motor bridge

7 Calculating the DCLINK RMS current

7 Calculating the DCLINK RMS current

To select an appropriate DCLINK capacitor the RMS current through the capacitor needs to be estimated.

The RMS current is in general defined by:

$$I_{RMSDCLINK} = \sqrt{\left(\frac{1}{T} \times \int_0^T I_{DCLINK}(t)^2 \times dt\right)}$$

Equation 12

Solving the integral for piecewise linear waveforms results in:

$$I_{RMSDCLINK} = \sqrt{\left(DC \times \left(I_{MOTavg}^2 \times (1 - DC) + \frac{1}{12} \times I_{MOTpp}^2\right)\right)}$$

Equation 13

Input capacitor (DCLINK) calculation

For single phase motor bridge

8 Practical validation of VSpp / measurement versus calculation

8 Practical validation of VSpp / measurement versus calculation

The equations were validated in practice with the measurement setup in Figure 6.

A PWM frequency of 20 kHz was used. The duty cycle varied from 10% to 90%.

The ESR of 65 mΩ for the DCLINK capacitor was determined by measurement in the lab. The capacitance of 330 μF is specified in the datasheet.

Comments to the curve traces shown in Figure 8 :

- *IMOTavg measured*: In the used setup, the average motor current increases linearly with the duty cycle DC
- *IMOTpp measured*: The motor peak to peak ripple current reaches its maximum at 50% DC
- The course of the traces *VSPP calculated* and *VSPP measured* show a reasonably good match. Differences are most likely caused by measurement inaccuracy. The maximum peaks at ~ 70% to 80% DC
- The DCLINK RMS current *ICRMS calculated* has the peak around 70% to 80% DC.




Figure 8 Currents and VSpp supply voltage ripple versus duty cycle DC

Input capacitor (DCLINK) calculation

For single phase motor bridge

9 The impact of cold temperatures on DCLINK performance

9 The impact of cold temperatures on DCLINK performance

When selecting a DCLINK capacitor, the ESR behavior versus temperature, in particular for cold temperatures, should be considered. In the example shown in Figure 9 the VSpp voltage almost doubles at cold temperatures from 450mVpp to 800mVpp due to the increase of ESR at cold temperature.




Figure 9 Impact of cold temperature to the DCLINK aluminum electrolyte capacitor

Input capacitor (DCLINK) calculation

For single phase motor bridge

10 Other things worth to look at

10 Other things worth to look at

In this document the steady state operating condition for a DC motor was considered.

In the real application other operating conditions need to be considered, such as:

- Inrush current during motor start-up and stall current condition, when the rotor is locked. This leads to much higher motor currents
- Operation of the motor bridge in overcurrent detection (for example, when the motor is defect or has a short to GND or VBAT)

Input capacitor (DCLINK) calculation

For single phase motor bridge

References

References

- [1] DC-Shield_BTN9970LV documentation: https://www.infineon.com/cms/en/product/evaluation-boards/dc-shield_btn9970lv/

Input capacitor (DCLINK) calculation

For single phase motor bridge

Revision history

Revision history

Document revision	Date	Description of changes
1.00	2023-08-01	Initial version

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2023-08-01

Published by

Infineon Technologies AG

81726 Munich, Germany

**© 2023 Infineon Technologies AG.
All Rights Reserved.**

Do you have a question about this document?

Email: erratum@infineon.com

Document reference

Z8F80483545

Important notice

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Please note that this product is not qualified according to the AEC Q100 or AEC Q101 documents of the Automotive Electronics Council.

Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.