ISOFACETM

ISO1H801G

Coreless Transformer Isolated Digital Output 8 Channel 0.625A High-Side Switch

Power Management & Drives



Never stop thinking.

ISO1H801 Revision		2009-09-16	Version 2.3
Previous V	/ersion:	V2.2	
V2.0	Final D	Patasheet	
V2.1	Final D	Patasheet	
V2.2	Page 1	5 creepage, clearance distance and V_{ISO} adapted,	
V2.3	Diagnos	stic output discontinued	

Edition 2009-09-16

Published by Infineon Technologies AG, Am Campeon 1-12, 85579 Neubiberg, Germany © Infineon Technologies AG 2009. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



ISOFACE[™] ISO1H801G

Coreless Transformer Isolated Digital Output 8 Channel 0.625A High-Side Switch

Product Highlights

- Coreless transformer isolated data interface
- Galvanic isolation
- 8 High-side output switches 0.625A
- µC compatible 8-bit parallel peripheral

Features

- Interface 5V CMOS operation compatible
- Parallel interface
- Direct control mode
- High common mode transient immunity
- Short circuit protection
- Maximum current internally limited
- Overload protection
- Overvoltage protection (including load dump)
- Undervoltage shutdown with autorestart and hysteresis
- Switching inductive loads
- Common output disable pin
- Thermal shutdown with restart
- Thermal independence of separate channels
- ESD protection
- Loss of GNDbb and loss of V_{bb} protection
- Reverse Output Voltage protection




- Isolated switch for industrial applications (PLC)
- All types of resistive, inductive and capacitive loads
- µC compatible power switch for 24V DC applications
- Driver for solenoid, relays and resistive loads

Description

The ISO1H801G is a galvanically isolated 8 bit data interface in PG-DSO-36 package that provides 8 fully protected high-side power switches that are able to handle currents up to 625 mA.

An 8 bit parallel μ C compatible interface allows to connect the IC directly to a μ C system. The input interface supports also a direct control mode and is designed to operate with 5V CMOS compatible levels.

The data transfer from input to output side is realized by the integrated Coreless Transformer Technology.



Typical Application



Pin Configuration and Functionality

1 Pin Configuration and Functionality

1.1 Pin Configuration

Pin	Symbol	Function
1	N.C.	Not connected
2	VCC	Positive 5V logic supply
3	DIS	Output disable
4	CS	Chip select
5	WR	Parallel write
6	D0	Data input bit0
7	D1	Data input bit1
8	D2	Data input bit2
9	D3	Data input bit3
10	D4	Data input bit4
11	D5	Data input bit5
12	D6	Data input bit6
13	D7	Data input bit7
14	reserved	-
15	GNDCC	Input logic ground
16	N.C.	Not connected
17	N.C.	Not connected
18	N.C.	Not connected
19	GNDbb	Output driver ground
20	N.C	Not connected
21	OUT7	High-side output of channel 7
22	OUT7	High-side output of channel 7
23	OUT6	High-side output of channel 6
24	OUT6	High-side output of channel 6
25	OUT5	High-side output of channel 5
26	OUT5	High-side output of channel 5
27	OUT4	High-side output of channel 4
28	OUT4	High-side output of channel 4
29	OUT3	High-side output of channel 3
30	OUT3	High-side output of channel 3
31	OUT2	High-side output of channel 2
32	OUT2	High-side output of channel 2
33	OUT1	High-side output of channel 1
34	OUT1	High-side output of channel 1
35	OUT0	High-side output of channel 0
36	OUT0	High-side output of channel 0
TAB	Vbb	Positive driver power supply voltage

_		Vbb		
N.C.	1 ●		36	OUT0
VCC	2	TAB	35	OUT0
DIS	3		34	OUT1
CS	4		33	OUT1
WR	5		32	OUT2
D0	6		31	OUT2
D1	7		30	OUT3
D2	8		29	OUT3
D3	9		28	OUT4
D4	10		27	OUT4
D5	11		26	OUT5
D6	12		25	OUT5
D7	13		24	OUT6
reserved	14		23	OUT6
GNDCC	15		22	OUT7
N.C.	16		21	OUT7
N.C.	17	TAB	20	N.C.
N.C.	18		19	GNDbb
E.		Vbb		

Figure 1 Power SO-36 (430mil)



Pin Configuration and Functionality

1.2 Pin Functionality

VCC (Positive 5V logic supply)

The VCC supplies the input interface that is galvanically isolated from the output driver stage. The input interface can be supplied with 5V.

DIS (Output disable)

The high-side outputs OUT0...OUT7 can be immediately switched off by means of the low active pin $\overline{\text{DIS}}$ that is an asynchronous signal. The input registers are also reset by the $\overline{\text{DIS}}$ signal. The Output remains switched off after low-high transition of $\overline{\text{DIS}}$ signal, till new information is written into the input register. Current Sink to GNDCC.

CS (Chip select)

The system microcontroller selects the ISO1H801G by means of the low active pin \overline{CS} to activate the parallel interface. By connecting the \overline{CS} pin and \overline{WR} pin to ground the parallel direct control is activated. Current Source to VCC.

WR (Parallel write)

In parallel mode data at the input pins (D0 \dots D7) are latched by means of the rising edge of the low active signal \overline{WR} (write). Current Source to VCC.

D0 ... D7 (Data input bit0 ... bit7)

The present data can be latched on the rising edge of the write signal \overline{WR} . D0 ... D7 control the corresponding output channels OUT0 ...OUT7. By connecting CS and \overline{WR} to ground, the signals at D0 ... D7 directly control the outputs. Current Sink to GNDCC.

GNDCC (Ground for VCC domain)

This pin acts as the ground reference for the input interface that is supplied by VCC.

GNDbb (Output driver ground domain)

This pin acts as the ground reference for the output driver that is supplied by Vbb.

OUT0 ... OUT7 (High side output channel 0 ... 7)

The output high side channels are internally connected to Vbb and controlled by the corresponding data input pins D0 ... D7 in parallel mode.

TAB (Vbb, Positive supply for output driver)

The heatslug is connected to the positive supply port of the output interface.



Blockdiagram




Figure 2 Blockdiagram



Functional Description

3 Functional Description

3.1 Introduction

The ISOFACE ISO1H801G includes 8 high-side power switches that are controlled by means of the integrated parallel interface. The interface is 8bit µC compatible. Furthermore a direct control mode can be selected that allows the direct control of the outputs OUT0...OUT7 by means of the inputs D0...D7 without any additional logic signal. The IC can replace 8 optocouplers and the 8 high-side switches in conventional I/O-Applications as a galvanic isolation is implemented by means of the integrated coreless transformer technology. The µC compatible interfaces allow a direct connection to the ports of a microcontroller without the need for other components. Each of the 8 high-side power switches is protected against short Vbb, overload. to overtemperature and against overvoltage by an active zener clamp.

The diagnostic logic on the power chip recognizes the overtemperature information of each power transistor.

3.2 Power Supply

The IC contains 2 galvanic isolated voltage domains that are independent from each other. The input interface is supplied at VCC and the output stage is supplied at Vbb. The different voltage domains can be switched on at different time. The output stage is only enabled once the input stage enters a stable state.

3.3 Output Stage

Each channel contains a high-side vertical power FET that is protected by embedded protection functions.

The continous current for each channel is 625mA (all channels ON).

3.3.1 Output Stage Control

Each output is independently controlled by an output latch and a common reset line via the pin $\overline{\text{DIS}}$ that disables all eight outputs and reset the latches. The parallel input data is transferred to the input latches with a high-to-low transition of the signal $\overline{\text{WR}}$ (write) while the $\overline{\text{CS}}$ is logic low. A low-to-high transition of $\overline{\text{CS}}$ transfers then the data of the input latches to the output buffer.

3.3.2 Power Transistor Overvoltage Protection

Each of the eight output stages has it own zener clamp that causes a voltage limitation at the power transistor

when solenoid loads are switched off. $\rm V_{ON}$ is then clamped to 47V (min.).




Figure 3 Inductive and overvoltage output clamp (each channel)

Energy is stored in the load inductance during an inductive load switch-off.

 $E_L = 1/2 \times L \times {I_L}^2$




Figure 4 Inductive load switch-off energy dissipation (each channel)

While demagnetizing the load inductance, the energy dissipation in the DMOS is

$$\begin{split} E_{AS} &= E_{bb} + E_L - E_R = ~V_{ON(CL)} \times i_L(t) dt \\ \text{with an approximate solution for } R_L > 0 \Omega : \end{split}$$

$$E_{AS} = \frac{I_L \times L}{2 \times R_L} \times (V_{bb} + |V_{ON(CL)}|) \times \ln\left(1 + \frac{I_L \times R_L}{|V_{ON(CL)}|}\right)$$

3.3.3 Power Transistor Overcurrent Protection

The outputs are provided with a current limitation that enters a repetitive switched mode after an initial peak current has been exceeded. The initial peak short circuit current limit is set to $I_{L(SCp)}$. During the repetitive mode short circuit current the limit is set to $I_{L(SCr)}$. If this operation leads to an overtemperature condition, a second protection level ($T_i > 135^{\circ}C$) will change the



Functional Description

output into a low duty cycle PWM (selective thermal shutdown with restart) to prevent critical chip temperatures.




Figure 5 Overtemperature detection

The following figures show the timing for a turn on into short circuit and a short circuit in on-state. Heating up of the chip may require several milliseconds, depending on external conditions.




Figure 6 Turn on into short circuit, shut down by overtemperature, restart by cooling




Figure 7 Short circuit in on-state, shut down down by overtemperature, restart by cooling

3.4



Functional Description

3.5 Parallel Interface

The ISO1H801G contains a parallel interface that can be directly controlled by the microcontroller output ports. The parallel interface can also be switched over to a direct control that allows direct changes of the outputs OUT0 ... OUT7 by means of the corresponding inputs D0 ... D7 without additional logic signals. To activate the parallel direct control mode pin $\overline{\text{CS}}$ and pin $\overline{\text{WR}}$ have to be connected both to GNDCC.

3.5.1 Parallel Interface Signal Description

 $\overline{\text{CS}}$ - Chip select. The system microcontroller selects the ISO1H801G by means of the $\overline{\text{CS}}$ pin. Whenever the pin is in a logic low state, data can be transferred from the μ C.

CS High to low transition:



• Parallel input data can be written in from then on

CS Low to high transition:

• The data in the input latches is transferred to the output buffer

 $\overline{\text{WR}}$ - Write. The system controller enables the write procedure in the ISO1H801G by means of the signal WR. A logic low state signal at pin $\overline{\text{WR}}$ writes the input data into the input latches when the $\overline{\text{CS}}$ pin is in a logic low state.

WR Logic low level:

 Parallel input data at the pins D0 - D7 is written into the input latches

WR Logic high level:

• The parallel input data is latched in the input latches. Any changes at the pins D0 - D7 after the low-to-high transition of WR do not affect the input latches.

D0 ... **D7** - Parallel input. Parallel data bits are fed into the pins D0 ... D7. The data is written into the input latches when \overline{WR} is logic low.

3.5.2 uC Control Mode




Figure 8 Parallel bus configuration

3.5.3 Direct Control Mode

Beside the use of the parallel μ C compatible interface a parallel direct control mode can be choosen. In this mode the output OUT0...OUT7 can be directly controlled via the inputs D0...D7 without the need for additional logic signals. To activate this mode pin \overline{CS} and \overline{WR} need to be connected to GNDCC.




Figure 9 Parallel Direct Control



Functional Description






Figure 10 Parallel input - output timing diagram

3.7 Transmission Failure Detection

There is a failure detection unit integrated to ensure also a stable functionality during the integrated coreless transformer transmission. This unit decides wether the transmitted data is valid or not. If four times serial data coming in from the internal registers is not accepted, the output stages are switched off until the next valid data is received.



4 Electrical Characteristics

Note: All voltages at pins 2 to 14 are measured with respect to ground GNDCC (pin 15). All voltages at pin 20 to pin 36 and TAB are measured with respect to ground GNDbb (pin 19). The voltage levels are valid if other ratings are not violated. The two voltage domains V_{CC} and V_{bb} are internally galvanic isolated.

4.1 Absolute Maximum Ratings

Note: Absolute maximum ratings are defined as ratings, which when being exceeded may lead to destruction of the integrated circuit. For the same reason make sure, that any capacitor that will be connected to pin 2 (VCC) and TAB (Vbb) is discharged before assembling the application circuit. Supply voltages higher than V_{bb(AZ)} require an external current limit for the GNDbb pin, e.g. with a 15Ω resistor in GNDbb connection. Operating at absolute maximum ratings can lead to a reduced lifetime.

Parameter	Symbol	Limit Values				
at $T_j = -40 \dots 135^{\circ}C$, unless otherwise specified		min.	max.			
Supply voltage input interface (VCC)	V _{cc}	-0.5	6.5	V		
Supply voltage output interface (Vbb)	V _{bb}	-1 ¹⁾	45			
Continuous voltage at data inputs (D0 D7)	V _{Dx}	-0.5	6.5			
Continuous voltage at pin CS	V _{CS}	-0.5	6.5			
Continuous voltage at pin WR	V _{WR}	-0.5	6.5			
Continuous voltage at pin DIS	V _{DIS}	-0.5	6.5			
Continuous voltage at reserved pin	V _{Reserved}	-0.5	6.5			
Load current (short-circuit current)	I _L		self limited	А		
Reverse current through GNDbb ¹⁾	I _{GNDbb}	-1.6				
Operating Temperature	Tj	-25	internal limited	°C		
Storage Temperature	T _{stg}	-50	150			
Power Dissipation ²⁾	P _{tot}		3.3	W		
Inductive load switch-off energy dissipation ³⁾ single pulse, $T_j = 125$ °C, $I_L = 0.625A$ one channel active all channel simultaneously active (each channel)	E _{AS}		10 1	J		
Load dump protection ³⁾ $V_{loadDump}^{(4)} = V_A + V_S$ $V_{IN} = low \text{ or high}$ $t_d = 400ms, R_I = 2\Omega, R_L = 27\Omega, V_A = 13.5V$ $t_d = 350ms, R_I = 2\Omega, R_L = 57\Omega, V_A = 27V$	V _{Loaddump}		90 117	V		
Electrostatic discharge voltage (Human Body Model) according to JESD22-A114-B	V _{ESD}		2	kV		
Electrostatic discharge voltage (Charge Device Model) according to ESD STM5.3.1 - 1999	V _{ESD}		1	kV		
Continuous reverse drain current ¹⁾³⁾ , each channel	Is		4	А		

1) defined by P_{tot}

Device on 50mm*50mm*1.5mm epoxy PCB FR4 with 6cm² (one layer, 70µm thick) copper area for drain connection. PCB is vertical without blown air.

- 3) not subject to production test, specified by design
- 4) V_{Loaddump} is setup without the DUT connected to the generator per ISO7637-1 and DIN40839



4.2 Thermal Characteristics

Parameter	Symbol	Limit Values			Unit	Test Condition
at $T_j = -25 \dots 125^{\circ}C$, $V_{bb}=15\dots 30V$, $V_{CC}=4.5\dots 5.5V$, unless otherwise specified		min.	typ.	max.		
Thermal resistance junction - case	R _{thJC}			1.5	K/W	
Thermal resistance @ min. footprint	R _{th(JA)}			50		
Thermal resistance @ 6cm ² cooling area ¹⁾	R _{th(JA)}			38		

1) Device on 50mm*50mm*1.5mm epoxy PCB FR4 with 6cm² (one layer, 70µm thick) copper area for drain connection. PCB is vertical without blown air.

4.3 Load Switching Capabilities and Characteristics

Parameter	Symbol	Li	mit Valu	es	Unit	Test Condition
at $T_j = -25 \dots 125^{\circ}$ C, $V_{bb}=15\dots 30$ V, $V_{CC}=4.5\dots 5.5$ V, unless otherwise specified		min.	typ.	max.		
On-state resistance, $I_{L} = 0.5A$	R _{ON}				mΩ	
$T_i = 25^{\circ}C$			150	200		
T _j = 125°C			270	320		
Turn-on time to 90% $V_{OUT}^{(1)}$ R _L = 47Ω, V _{Dx} = 0 to 5V	t _{on}		64	120	μs	
Turn-off time to 10% $V_{OUT}^{(1)}$ R _L = 47Ω, V _{Dx} = 5 to 0V	t _{off}		89	170		
Slew rate on 10 to 30% V _{OUT} R _L = 47 Ω , V _{bb} = 15V	dV/dt _{on}		1	2	V/µs	
Slew rate off 70 to 40% V _{OUT} R _L = 47 Ω , V _{bb} = 15V	-dV/dt _{off}		1	2		

 The turn-on and turn-off time includes the switching time of the high-side switch and the transmission time via the coreless transformer in normal operating mode. During a failure on the coreless transformer transmission turn-on or turn-off time can increase by up to 50µs.

4.4 **Operating Parameters**

Parameter at $T_j = -25 \dots 125^{\circ}C$, $V_{bb}=15\dots 30V$, $V_{CC}=4.5\dots 5.5V$, unless otherwise specified		Symbol	Li	mit Valu	es	Unit	Test Condition
			min.	typ.	max.		
Common mode trans	sient immunity ¹⁾	$\Delta V_{ISO}/dt$	-25	-	25	kV/μs	$\Delta V_{ISO} = 200 V$
Magnetic field immur	nity ¹⁾	H _{IM}	100			A/m	IEC61000-4-8
Voltage domain V _{bb} (Output interface)	Undervoltage shutdown	V _{bb(under)}	7		10.5	V	
	Undervoltage restart	V _{bb(u_rst)}			11		
	Undervoltage hysteresis	$\Delta V_{bb(under)}$		0.5			
	Undervoltage current	I _{bb(uvlo)}		1	2.5	mA	$V_{bb} < 7V$
	Operating current	I _{GNDL}		10	14	mA	All Channels ON - no load
	Leakage output current (included in $I_{bb(off)}$) $V_{Dx} = low, each channel$	I _{L(off)}		5	30	μΑ	



Voltage domain V_{CC}	Operating voltage	V _{CC}	4.5		5.5	V	
(Input interface)	Undervoltage shutdown	V _{CC(under)}	2.5		2.9		
	Undervoltage restart	V _{CC(u_rst)}			3		
	Undervoltage hysteresis	$\Delta V_{CC(under)}$		0.1			
	Undervoltage current	I _{CC(uvlo)}		1	2	mA	V _{cc} < 2.5V
	Operating current	I _{CC(on)}		4.5	6	mA	

1) not subject to production test

4.5 Output Protection Functions

Parameter ¹⁾	Symbol	Li	mit Valu	es	Unit	Test Condition
at $T_j = -25 \dots 125^{\circ}$ C, $V_{bb}=15\dots 30$ V, $V_{CC}=4.5\dots 5.5$ V, unless otherwise specified		min.	typ.	max.		
Initial peak short circuit current limit, $V_{bb} = 30V, t_m = 700\mu s$	I _{L(SCp)}				A	
$T_i = -25^{\circ}C$				1.9		
$T_i = 25^{\circ}C$			1.4			
$T_j = 125^{\circ}C$		0.7				
Repetitive short circuit current limit ³⁾ $T_j = T_{jt}$ (see timing diagrams)	I _{L(SCr)}		1.1			
Output clamp (inductive load switch off) at $V_{OUT} = V_{bb} - V_{ON(CL)}$	V _{ON(CL)}	47	53	60	V	
Overvoltage protection	V _{bb(AZ)}	47	—			
Thermal overload trip temperature ²⁾³⁾	T _{it}	135			°C	
Thermal hysteresis ³⁾	ΔT_{jt}		10	—	K	

 Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continous repetitive operation.

2) Higher operating temperature at normal function for each channel available

3) not subject to production test, specified by design

4.6 Reserved



4.7 Input Interface

Parameter	Symbol	Li	mit Valu	ies	Unit	Test Condition
at T _j = -25 125°C, V _{bb} =1530V, V _{CC} =4.55.5V, unless otherwise specified		min.	typ.	max.		
Input low state voltage (D0 D7, DIS, CS, WR)	V _{IL}	-0.3		0.3 x V _{CC}	V	
Input high state voltage (D0 D7, DIS, CS, WR)	V _{IH}	0.7 x V _{CC}		V _{CC} + 0.3		
Input voltage hysteresis (D0 D7, DIS, CS, WR)	V _{IHys}		100		mV	
Input pull down current (D0 D7, DIS)	I _{ldown}		100		μA	
Input pull up current (CS, WR)	-I _{lup}		100			
$\label{eq:output} \hline \begin{array}{l} \hline Output \ disable \ time \ (transition \ \overline{DIS} \ to \ logic \ low)^{1)2)} \\ \hline Normal \ operation \\ \hline Turn-off \ time \ to \ 10\% \ V_{OUT} \\ \hline R_L = 47\Omega \end{array}$	t _{DIS}		85	170	μs	
$\label{eq:output} \hline \begin{array}{l} \hline \text{Output disable time (transition } \overline{\text{DIS}} \text{ to logic low})^{1/2/3)} \\ \hline \text{Disturbed operation} \\ \hline \text{Turn-off time to } 10\% \ \text{V}_{\text{OUT}} \\ \hline \text{R}_{\text{L}} = 47\Omega \end{array}$	t _{DIS}			230		

1) The time includes the turn-on/off time of the high-side switch and the transmission time via the coreless transformer.

2) If Pin DIS is set to low the outputs are set to low; after DIS set to high a new write cycle is necessary to set the output again.

3) The parameter is not subject to production test - verified by design/characterization

4.8 Parallel Interface Input Timing

Parameter	Symbol	Li	mit Valu	es	Unit	Test Condition
at T _j = -25 125°C, V _{bb} =1530V, V _{CC} =4.55.5V, unless otherwise specified		min.	typ.	max.		
WR pulse width	t _{WRPW}	20			ns	
Data setup time before WR	t _{DS}	20				
Data hold time after WR	t _{DH}	10				
Chip select valid to WR	t _{CSWR}	0				
$\overline{\text{WR}}$ logic high to $\overline{\text{CS}}$ logic high	t _{wHCS}	10				
Delay to next CS cycle	t _{CSD}	10				



4.9 Reverse Voltage

Parameter	Symbol	Limit Values		ol Limit Values		Unit	Test Condition
at T _j = -25 125°C, V _{bb} =1530V, V _{CC} =4.55.5V, unless otherwise specified		min.	typ.	max.			
Reverse voltage ¹⁾²⁾	-V _{bb}				V		
$R_{GND} = 0 \Omega$				1			
$R_{GND} = 150 \Omega$			—	45			
Diode forward on voltage	-V _{ON}						
IF = 1.25A, V_{Dx} = low, each channel	0.1		—	1.2			

1) defined by P_{tot}

2) not subject to production test, specified by design

4.10 Isolation and Safety-Related Specification

Parameter	Value	Unit	Conditions
Measured from input terminals to output terminals, unless otherwise specified			
Rated dielectric isolation voltage V _{ISO}	500	V _{AC}	1 minute duration ¹⁾
Minimum external air gap (clearance)	2.6	mm	shortest distance through air.
Minimum external tracking (creepage)	2.6	mm	shortest distance path along body.
Minimum Internal Gap	0.01	mm	Insulation distance through insulation

1) The parameter is not subject to production test, verified by characterization; Production Test with 1100V, 100ms duration


Note: For Qualification Report contact your local Infineon Technologies office!




Electrical Characteristics

Typ. on-state resistance

 $R_{ON} = f(T_j)$; $V_{bb} = 15V$; $V_{in} = high$




Typ. initial peak short circuit current limit $I_{L(SCp)} = f(T_j)$; $V_{bb} = 24V$



Typ. on-state resistance

R_{ON} = f(V_{bb}); *I*_L = 0.5A ; *V*_{in} = high






Electrical Characteristics


Maximum allowable load inductance

for a single switch off, calculated

 $L = f(I_L); T_{jstart} = 125^{\circ}C, V_{bb} = 24V, R_L = 0\Omega$




Typ. transient thermal impedance $Z_{thJA}=f(t_p) @ min. footprint$ Parameter: $D=t_p/T$




Maximum allowable inductive switch-off energy, single pulse

E_{AS} = f(*I*_L); *T*_{jstart} = 125°C, *V*_{bb} = 24V



Typ. transient thermal impedance $Z_{\text{thJA}}=f(t_p) @ 6 \text{cm}^2$ heatsink area Parameter: $D=t_p/T$





Package Outlines

5 Package Outlines




Figure 11 PG-DSO-36

Total Quality Management

Qualität hat für uns eine umfassende Bedeutung. Wir wollen allen Ihren Ansprüchen in der bestmöglichen Weise gerecht werden. Es geht uns also nicht nur um die Produktqualität – unsere Anstrengungen gelten gleichermaßen der Lieferqualität und Logistik, dem Service und Support sowie allen sonstigen Beratungs- und Betreuungsleistungen.

gehört eine bestimmte Dazu unserer Mitarbeiter. Geisteshaltung Total Quality im Denken und Handeln gegenüber Kollegen, Lieferanten und Kunden. Ihnen. unserem Unsere Leitlinie ist jede Aufgabe mit "Null Fehlern" zu lösen – in offener Sichtweise auch über den eigenen Arbeitsplatz hinaus – und uns ständig zu verbessern.

Unternehmensweit orientieren wir uns dabei auch an "top" (Time Optimized Processes), um Ihnen durch größere Schnelligkeit den entscheidenden Wettbewerbsvorsprung zu verschaffen. Geben Sie uns die Chance, hohe Leistung durch umfassende Qualität zu beweisen.

Quality takes on an allencompassing significance at Semiconductor Group. For us it means living up to each and every one of your demands in the best possible way. So we are not only concerned with product quality. We direct our efforts equally at quality of supply and logistics, service and support, as well as all the other ways in which we advise and attend to you.

Part of this is the very special attitude of our staff. Total Quality in thought and deed, towards co-workers, suppliers and you, our customer. Our guideline is "do everything with zero defects", in an open manner that is demonstrated beyond your immediate workplace, and to constantly improve.

Throughout the corporation we also think in terms of Time Optimized Processes (top), greater speed on our part to give you that decisive competitive edge.

Give us the chance to prove the best of performance through the best of quality – you will be convinced.

Wir werden Sie überzeugen.

www.infineon.com