#### **Features**

- Gate drive supply range from 6 V to 20 V
- CMOS Schmitt-triggered inputs
- 3.3V and 5V logic compatible
- Two independent gate drivers
- Matched propagation delay for both channels
- Outputs in phase with inputs
- Leadfree, RoHS compliant

### **Typical Applications**

- General Purpose Dual Low Side Driver
- DC-DC converters


#### **Product Summary**

Topology	General Driver
V <sub>OUT</sub>	6V - 20V
I <sub>o+</sub> & I <sub>o-</sub> (typical)	2.3A & 3.3A
t <sub>on</sub> & t <sub>off</sub> (typical)	50ns & 50ns

## **Package Type**



# **Typical Connection Diagram**



(Refer to Lead Assignments for correct pin configuration). This/These diagram(s) show electrical connections only. Please refer to our Application Notes and Design Tips for proper circuit board layout.

# International TOR Rectifier

Table of Contents	Page
Typical connection diagram	1
Description	3
Qualification Information	4
Absolute Maximum Ratings	5
Recommended Operating Conditions	5
Static Electrical Characteristics	6
Dynamic Electrical Characteristics	6
Functional Block Diagram	7
Input/Output Pin Equivalent Circuit Diagram	8
Lead Definitions	9
Lead Assignments	9
Application Information and Additional Details	10
Package Details	12
Part Marking Information	13
Ordering Information	14

International IOR Rectifier

## **Description**

The IRS4427 is a low voltage, high speed power MOSFET and IGBT driver. Proprietary latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. Propagation delays between two channels are matched.

www.irf.com © 2010 International Rectifier

#### Qualification Information<sup>†</sup>

		Industrial <sup>††</sup>				
Qualification Level		Comments: This family of ICs has passed JEDEC's				
		Industrial qualification. IR's Consumer qualification level is				
		granted by extension of the higher Industrial level.				
Majatura Canaltivitus Laval		Not Applicable				
Moisture Sensitivity I	Levei	(non surface mount package style)				
	Machine Model	Class B				
ESD	Machine Model	(per JEDEC standard JESD22-A115)				
ESD	Human Body Model	Class 3A				
	Human Body Model	(per EIA/JEDEC standard EIA/JESD22-A114)				
IC Latch-Up Test		Class I, Level A				
		(per JESD78)				
RoHS Compliant		Yes				

<sup>†</sup> Qualification standards can be found at International Rectifier's web site <a href="http://www.irf.com/">http://www.irf.com/</a>

<sup>††</sup> Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information.



## **Absolute Maximum Ratings**

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min	Max	Units	
$V_{CC}$	Fixed supply voltage	-0.3	25		
Vo	Output voltage	-0.3	V <sub>CC</sub> + 0.3	V	
V <sub>IN</sub>	Logic input voltage	-0.3	V <sub>CC</sub> + 0.3		
$P_D$	Package power dissipation @ TA ≤ 25°C	_	1	W	
$Rth_JA$	Thermal resistance, junction to ambient	_	125	°C/W	
$T_J$	Junction temperature	_	150		
Ts	Storage temperature	-55	150	°C	
$T_L$	Lead temperature (soldering, 10 seconds)	_	300		

## **Recommended Operating Conditions**

For proper operation, the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to COM unless otherwise stated in the table. The offset rating is tested with supply of  $V_{CC}$  = 15V.

Symbol	Definition	Min	Max	Units
$V_{CC}$	Fixed supply voltage	6	20	
Vo	Output voltage	0	$V_{CC}$	V
$V_{IN}$	Logic input voltage	0	$V_{CC}$	
$T_A$	Ambient temperature	-40	125	°C

www.irf.com © 2010 International Rectifier

#### **Static Electrical Characteristics**

 $V_{CC}$  = 15V,  $T_A$  = 25°C unless otherwise specified. The  $V_{IN_c}$  and  $I_{IN}$  parameters are referenced to COM and are applicable to input leads: INA and INB. The  $V_O$  and  $I_O$  parameters are referenced to COM and are applicable to the output leads: OUTA and OUTB.


Symbol	Definition	Min	Тур	Max	Units	Test Conditions
$V_{IH}$	Logic "1" input voltage	2.5	1	1	V	
$V_{IL}$	Logic "0" input voltage	_	_	8.0		
$V_{OH}$	High level output voltage, V <sub>BIAS</sub> -V <sub>O</sub>	_	_	1.4	V	$I_O = 0 \text{ mA}$
$V_{OL}$	Low level output voltage, V <sub>O</sub>	_	_	0.15		$I_O = 20 \text{ mA}$
$I_{IN^+}$	Logic "1" input bias current		5	15		$V_{IN} = 5V$
I <sub>IN-</sub>	Logic "0" input bias current	-30	-10	_	μΑ	$V_{IN} = 0V$
I <sub>QCC</sub>	Quiescent V <sub>CC</sub> supply current	_	100	200		$V_{IN} = 0V \text{ or } 5V$
I <sub>O+</sub>	Output high short circuit pulsed current		2.3		Α	$V_O = 0V$ , $V_{IN} = 5V$
I <sub>O-</sub>	Output low short circuit pulsed current	_	3.3	_	^	$V_O = 15V$ , $V_{IN} = COM$

## **Dynamic Electrical Characteristics**


 $V_{CC}$  = 15V,  $T_A$  = 25°C, and  $C_L$  = 1000pF unless otherwise specified.

Symbol	Definition	Min	Тур	Max	Units	Test Conditions
t <sub>on</sub>	Turn-on propagation delay	_	50	95		
$t_{\rm off}$	Turn-off propagation delay	_	50	95		Figure 2
t <sub>r</sub>	Turn-on rise time	_	25	55	ns	Figure 2
t <sub>f</sub>	Turn-off fall time		25	55		

www.irf.com © 2010 International Rectifier




## Input/Output Pin Equivalent Circuit Diagrams



## **Lead Definitions**

PIN	Symbol	Description		
1	NC	No connection		
2	INA	Logic input for gate driver output (OUTA), in phase		
3	COM	Ground		
4	INB	Logic input for gate driver output (OUTB), in phase		
5	OUTB	Gate drive output B		
6	$V_{CC}$	Supply voltage		
7	OUTA	Gate drive output A		
8	NC	No connection		

## **Lead Assignments**



## **Application Information and Additional Details**






Figure 1: Input/output Timing Diagram




**Figure 2: Switching Time Waveform Definitions** 




**Figure 3: Switching Time Test Circuit** 

## Package Details, PDIP8





## **Part Marking Information**





## **Ordering Information**

Dage Bort Normhan	Bashana Tana	Standard Pack		Commission Bort Number
Base Part Number	Package Type	Form Quantity		Complete Part Number
IRS4427	PDIP 8	Tube/Bulk	50	IRS4427PBF

The information provided in this document is believed to be accurate and reliable. However, International Rectifier assumes no responsibility for the consequences of the use of this information. International Rectifier assumes no responsibility for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of International Rectifier. The specifications mentioned in this document are subject to change without notice. This document supersedes and replaces all information previously supplied.

For technical support, please contact IR's Technical Assistance Center http://www.irf.com/technical-info/

#### **WORLD HEADQUARTERS:**

233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105