

200-V half-bridge gate driver IC with V_{CC} & V_{BS} UVLO

Features

- Gate drive supplies up to 20 V per channel
- Undervoltage lockout for V_{CC}, V_{BS}
- 3.3 V, 5 V, 15 V input logic compatible
- Tolerant to negative transient voltage
- Designed for use with bootstrap power supplies
- Cross-conduction prevention logic
- Matched propagation delay for both channels
- Internal set deadtime
- High-side output in phase with HIN input
- Low-side output out of phase with \overline{LIN} input
- -40°C to 125°C operating range
- 2 kV HBM ESD
- RoHS compliant

Product Summary

Voffset	≤ 200 V
Vouт	10 V – 20 V
I ₀₊ & I ₀₋ (typ.)	290 mA & 600 mA
ton & toff (typ.)	160 ns & 150 ns
Deadtime (typ.)	520 ns

Description

The IRS2007 is a high voltage, high speed power MOSFET and IGBT driver with dependent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3 V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates up to 200 V. Propagation delays are matched to simplify the HVIC's use in high frequency applications.

Package Options




Typical Applications

- Appliance motor drives, Stepper motor, Servo drives
- Micro inverter drives
- General purpose three phase inverters
- Light electric vehicles (e-bikes, e-scooters, e-toys)
- Wireless Charging
- General battery driven applications

Danie Bant Manulana	David and Tame	Standard Pack Grame Standard Pack Form Quantity				On level to Boot Nevel on
Base Part Number	Раскаде Туре			Orderable Part Number		
		Tape and Reel	2500	IRS2007STRPBF		
<u>IRS2007S</u>	8-Lead SOIC	Tube/Bulk	95	IRS2007SPBF		
IRS2007M	14-Lead MLPQ 4x4	Tape and Reel	3000	IRS2007MTRPBF		



Typical Connection Diagram



(Refer to Lead Assignments for correct pin configuration). This diagram shows electrical connections only. Please refer tour Application Notes & DesignTips for proper circuit board layout.



Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM unless otherwise stated in the table. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Definition		Max.	Units
Vcc	Low side supply voltage		-0.3	25 [†]	
V _{IN}	Logic input voltage (HIN & LIN)		COM - 0.3	V _{CC} + 0.3	
V _B	High-side floating well supply volta	ge	-0.3	225	
Vs	High-side floating well supply return	n voltage	V _B - 25	V _B + 0.3	V
Vно	Floating gate drive output voltage		Vs - 0.3	V _B + 0.3	
V _{LO}	Low-side output voltage		COM - 0.3	Vcc + 0.3	
COM	Power ground	Power ground		V _{CC} + 0.3	
dVs/dt	Allowable Vs offset supply transien	t relative to COM	_	50	V/ns
D	Package power dissipation @ T _A	8-Lead SOIC	_	0.625	10/
P_D	≤+25°C	14-Lead MLPQ 4x4	_	2.08	W
Du	Thermal resistance, junction to	8-Lead SOIC	_	200	00044
Rth _{JA}	ambient	14-Lead MLPQ 4x4	_	36	°C/W
TJ	Junction temperature		_	150	
Ts	Storage temperature		-55	150	۰C
T∟	Lead temperature (soldering, 10 se	econds)	_	300	

[†] All supplies are tested at 25 V.

Recommended Operating Conditions

For proper operation, the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to COM unless otherwise stated in the table. The offset rating is tested with supplies of $(V_{CC} - COM) = (V_B - V_S) = 15V$.

Symbol	Definition	Min	Max	Units
Vcc	Low-side supply voltage	10	20	
V _{IN}	Logic input voltage	0	V _{CC}	
V _B	High-side floating well supply voltage	V _S + 10	V _S + 20	\/
Vs	High-side floating well supply offset voltage [†]	COM - 8 [†]	200	V
V _{HO}	Floating gate drive output voltage	Vs	V _B	
V _{LO}	Low-side output voltage	COM	Vcc	
TA	Ambient temperature	-40	125	°C

[†] Logic operation for VS of –8 V to 200 V. Logic state held for V_S of –8 V to –V_{BS}. Please refer to Design Tip DT97-3 for more details.



Static Electrical Characteristics

 $(V_{CC} - COM) = (V_B - V_S) = 15V$. $T_A = 25^{\circ}C$ unless otherwise specified. The V_{IN} and I_{IN} parameters are referenced to COM. The V_C and I_{IN} parameters are referenced to respective V_S and COM and are applicable to the respective output leads HO or LO. The V_{CCUV} parameters are referenced to COM. The V_{BSUV} parameters are referenced to V_S .

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions	
V _{BSUV+}	V _{BS} supply undervoltage positive going threshold	8.0	8.9	9.8			
V _{BSUV} -	V _{BS} supply undervoltage negative going threshold	7.4	8.2	9			
V_{BSUVHY}	V _{BS} supply undervoltage hysteresis	_	0.7		V		
V _{CCUV} +	V _{CC} supply undervoltage positive going threshold	8.0	8.9	9.8	V		
V _{CCUV} -	V _{CC} supply undervoltage negative going threshold	7.4	8.2	9			
V _{CCUVHY}	Vcc supply undervoltage hysteresis	_	0.7	_			
I _{LK}	High-side floating well offset supply leakage	_	_	50		$V_{B} = V_{S} = 200V$	
I _{QBS}	Quiescent V _{BS} supply current		45	75	μΑ	All inputs are in the	
I _{QCC}	Quiescent V _{CC} supply current — 300 520		520		off state		
V _{OH}	High level output voltage drop, V _{BIAS} -V _O	_	0.05	0.2	V	I _O = 2 mA	
V _{OL}	Low level output voltage drop, Vo	_	0.02	0.1	V	10 = 2 IIIA	
I _{o+}	Output high short circuit pulsed current	200	290	_	mΛ	$V_O = 0V$, $V_{IN} = V_{IH}$ $PW \le 10\mu s$	
I _o -	Output low short circuit pulsed current	uit pulsed current 420 600 — mA		IIIA	$V_0 = 15V$, $V_{IN} = V_{IL}$ $PW \le 10\mu s$		
V_{IH}	Logic "1" (HIN) & Logic "0" (LIN) input voltage		_		V	\/cc_10\/ to 20\/	
V _{IL}	Logic "0" (HIN) & Logic "1" ($\overline{\text{LIN}}$) input voltage		0.8	V	Vcc=10V to 20V		
I _{IN+}	Logic "1" Input bias current	_	3	10	μA HIN = 5V, \overline{LIN} =	$HIN = 5V, \overline{LIN} = 0V$	
I _{IN} -	Logic "0" Input bias current	_	_	5	μ, τ	$HIN = 0V, \overline{LIN} = 5V$	


Dynamic Electrical Characteristics

 $V_{CC} = V_B = 15V$, $V_S = COM$, $T_A = 25$ °C, and $C_L = 1000$ pF unless otherwise specified.

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
ton	Turn-on propagation delay	_	160	220		Vs = 0V or 200V
t _{OFF}	Turn-off propagation delay	_	150	220		VS = 0 V 01 200 V
t _R	Turn-on rise time	_	70	170		Vs = 0V
tF	Turn-off fall time	_	30	90		VS = UV
MT	Delay matching time (ton, toff)	_	_	50	ns	
DT	Deadtime, LS turn-off to HS turn-on & HS turn-on to LS turn-off	400	520	650		
MDT	Deadtime matching time (DT _{LO/HO} – DT _{HO/LO})	_	_	30		




Functional Block Diagram





Symbol	Description
Vcc	Low-side and logic supply voltage
VB	High-side gate drive floating supply
VS	High voltage floating supply return
HIN	Logic inputs for high-side gate driver output (HO), in phase
LIN	Logic inputs for low-side gate driver output (LO), out of phase
НО	High-side driver output
LO	Low-side driver output
СОМ	Low-side gate drive return

Lead Assignments



Central exposed pad (17) is internally connected to ground. It is recommended to connect the central exposed pad to COM externally for better electrical performance.

Application Information and Additional Details





Figure 1. Input/Output Timing Diagram






Figure 2. Switching Time Waveform Definitions




Figure 3. Deadtime Waveform Definitions




Figure 4A. Turn-On Time vs. Temperature




Figure 4C. Turn-On Time vs. Input Voltage




Figure 5B. Turn-Off Time vs. Supply Voltage




Figure 4B. Turn-On Time vs. Supply Voltage




Figure 5A. Turn-Off Time vs. Temperature




Figure 5C. Turn-Off Time vs. Input Voltage




Figure 6A. Turn-On Rise Time vs. Temperature




Figure 7A. Turn-Off Fall Time vs. Temperature




Figure 8A. Deadtime vs. Temperature




Figure 6B. Turn-On Rise Time vs. Voltage




Figure 7B. Turn-Off Fall Time vs. Voltage





Figure 8A. Deadtime vs. Voltage



8 7 Input Voltage (V) 6 5 4 3 2 1 0 12 14 16 18 20 10 V_{BIAS} Supply Voltage (V)

Figure 9A. Logic "1"(HIN) & Logic "0"(LIN)
Input Voltage vs. Temperature




Figure 9B. Logic "1"(HIN) & Logic "0"(LIN)
Input Voltage vs. Voltage




Figure 10A. Logic "0"(HIN) & Logic "1"(LIN)
Input Voltage vs. Temperature




Figure 10B. Logic "0"(HIN) & Logic "1"(LIN)
Input Voltage vs. Voltage




Figure 11A. High Level Output Voltage vs. Temperature

Figure 11B. High Level Output Voltage vs. Supply Voltage




Figure 12A. Low Level Output Voltage vs. Temperature




Figure 13A. Offset Supply Current vs. Temperature




Figure 14A. V_{BS} Supply Current vs. Temperature




Figure 12B. Low Level Output Voltage vs. Supply Voltage




Figure 13B. Offset Supply Current vs. Voltage




Figure 14B. V_{BS} Supply Current vs. Voltage




Figure 15A. V_{CC} Supply Current vs. Temperature




Figure 15B. V_{CC} Supply Current vs. Voltage




Figure 16A. Logic "1" Input Current vs. Temperature




Figure 16B. Logic "1" Input Current vs. Voltage




Figure 17A. Logic "0" Input Bias Current




Figure 17B. Logic "0" Input Bias Current




Figure 18A. V_{CC}\V_{BS} Undervoltage Threshold(+) vs. Temperature




Figure 18B. V_{CC}\V_{BS} Undervoltage Threshold(-) vs. Temperature




Figure 19A. Output Source Current vs. Temperature




Figure 19B. Output Source Current vs. Supply Current




Figure 20A. Output Sink Current vs. Temperature





Figure 20B. Output Sink Current vs. Supply Voltage




Package Details: 8-Lead SOIC






Tape and Reel Details: 8-Lead SOIC



CARRIER TAPE DIMENSION FOR 8SOICN

	Metric		Imperial	
Code	Min	Max	Min	Max
Α	7.90	8.10	0.311	0.318
В	3.90	4.10	0.153	0.161
С	11.70	12.30	0.46	0.484
D	5.45	5.55	0.214	0.218
E	6.30	6.50	0.248	0.255
F	5.10	5.30	0.200	0.208
G	1.50	n/a	0.059	n/a
Н	1.50	1.60	0.059	0.062




REEL DIMENSIONS FOR 8SOICN

	Metric		Imp	erial
Code	Min	Max	Min	Max
Α	329.60	330.25	12.976	13.001
В	20.95	21.45	0.824	0.844
С	12.80	13.20	0.503	0.519
D	1.95	2.45	0.767	0.096
E	98.00	102.00	3.858	4.015
F	n/a	18.40	n/a	0.724
G	14.50	17.10	0.570	0.673
Н	12.40	14.40	0.488	0.566



Package Details: 14-Lead MLPQ 4x4



NOTE:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-2009.
- 2. All dimensions are in millimeters.
- 3. N is the total number of terminals.

A. The location of the marked terminal #1 identifier is within the hatched area.


5. ND and NE refer to the number of terminals on each D and E side respectively.

Olimension b applies to the metalized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. If the terminal has a radius on the other end of it, dimension b should not be measured in that radius area.

Coplanarity applies to the terminals and all other bottom surface metalization.


Dimension Table				
Thickness Symbol	٧			NOTE
10001	MINIMUM	NOMINAL	MAXIMUM	
A	0.80	0.90	1.00	
A1	0.00	0.02	0.05	
A3		0.20 Ref		
Ь	0.18	0.25	0.30	6
D		4.00 BSC		
E		4.00 BSC		
e		0.50 BSC		
D2	1.725	1.875	1.975	
E2	1.725	1.875	1.975	
K	0.20			
L	0.25	0.35	0.45	
aaa		0.05		
bbb		0.10		
CCC		0.10		
ddd		0.05		
eee	0.08			
N	14			3
ND	SEE FIGURE			5
NE				
NOTES		1, 2		

Tape and Reel Details: 14-Lead MLPQ 4x4



CARRIER TAPE DIMENSION FOR MLPQ4x4


	Metric		lm	perial
Code	Min	Max	Min	Max
Α	7.90	8.10	0.311	0.358
В	3.90	4.10	0.153	0.161
С	11.70	12.30	0.461	0.484
D	5.45	5.55	0.215	0.219
E	4.25	4.45	0.168	0.176
F	4.25	4.45	0.168	0.176
G	1.50	n/a	0.069	n/a
Н	1.50	1.60	0.069	0.063




REEL DIMENSIONS FOR MLPQ4x4

	Metric		lm	perial
Code	Min	Max	Min	Max
Α	329.60	330.25	12.976	13.001
В	20.95	21.45	0.824	0.844
С	12.80	13.20	0.503	0.519
D	1.95	2.45	0.767	0.096
Е	98.00	102.00	3.858	4.015
F	n/a	18.40	n/a	0.724
G	14.50	17.10	0.570	0.673
Н	12.40	14.40	0.488	0.566

Part Marking Information



8-Lead SOIC8 IRS2007SPBF



14-Lead MLPQ 4x4 IRS2007MPBF



Qualification Information[†]

Qualification Level			Industrial [†]	
		tests of JEDEC47/22/20	Comments: This family of ICs is qualified according to relevant tests of JEDEC47/22/20. IR's Consumer qualification level is granted by extension of the higher Industrial level.	
Moisture Sensitivity Level		8 Lead SOIC	MSL2 ^{††} , 260°C (per IPC/JEDEC J-STD-020)	
		14-Lead MLPQ 4x4		
ESD	Human Body Model	Class 2 (per JEDEC standard JESD22-A114)		
	Machine Model	Class A (per EIA/JEDEC standard EIA/JESD22-A115)		
IC Latch-Up Test			Class I (per JESD78)	
RoHS Compliant			Yes	

According to IR Qualification Requirements for IC products.

[†] †† Higher MSL ratings may be available for the specific package types listed here. Please contact your Infineon sales representative for further information.



Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2020 All Rights Reserved.

IMPORTANT NOTICE

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

20 Rev 1.1 <u>www.infineon.com</u> April 23, 2020