

PD-97956D

Radiation Hardened Logic Power MOSFET Surface-Mount (SupIR-SMD™) 20V, 75A, N-channel, R8 Technology

Features

- Single event effect (SEE) hardened (up to LET of 92 MeV·cm²/mg)
- 5V CMOS and TTL compatible
- Low R_{DS(on)}
- Fast switching
- Low total gate charge
- Simple drive requirements
- Hermetically sealed
- Surface mount
- Light weight
- ESD rating: class 2 per MIL-STD-750, Method 1020

Product Summary

BV_{pss}: 20V

• In: 75A*

• $R_{DS(on), max}$: 2.5m Ω

• **Q**_{G, max}: 130Nc

• **REF:** MIL-PRF-19500/793



Potential Applications

- Point-of-Load (PoL) converters for FPGA, ASIC and DSP core rails
- Synchronous rectification
- Redundant power distribution

Product Validation

Adhered to JANS screening flow according to MIL-PRF-19500 for space applications

Description

IR HiRel R8 Logic level power MOSFETs provide simple solution to interfacing CMOS and TTL control circuits to power devices in space and other radiation environments. The threshold voltage remains within acceptable operating limits over the full operating temperature and post radiation. This is achieved while maintaining single event gate rupture and single event burnout immunity. The device is ideal when used to interface directly with most logic gates, linear IC's, micro-controllers, and other device types that operate from a 3.3-5V source. It may also be used to increase the output current of a PWM, voltage comparator or an operational amplifier where the logic level drive signal is available.

Ordering Information

Table 1 Ordering options

Part number	Package	Screening Level	TID Level
IRHLNS87Y50	SupIR-SMD™	COTS	100krad(Si)
IRHLNS87Y50SCS	SupIR-SMD™	S-Level	100krad(Si)
JANSR2N7663U2A	SupIR-SMD™	JANS	100krad(Si)

Radiation Hardened Logic Power MOSFET (SupIR-SMD™)



Table of contents

Table of contents

Featı	ures	. 1
Pote	ntial Applications	. 1
Prod	uct Validationuct Validation	. 1
	ription	
	ring Information	
	e of contents	
1	Absolute Maximum Ratings	
2	Device Characteristics	
2.1	Electrical Characteristics (Pre-Irradiation)	
2.2	Source-Drain Diode Ratings and Characteristics (Pre-Irradiation)	5
2.3	Thermal Characteristics	5
2.4	Radiation Characteristics	5
2.4.1	Electrical Characteristics - Post Total Dose Irradiation	5
2.4.2	Single Event Effects – Safe Operating Area	6
3	Electrical Characteristics Curves (Pre-irradiation)	. 7
4	Test Circuits (Pre-irradiation)	11
5	Package Outline	12
Revis	sion history	13

Radiation Hardened Logic Power MOSFET (SupIR-SMD™)



Absolute Maximum Ratings

1 Absolute Maximum Ratings

 Table 2
 Absolute Maximum Ratings (Pre-Irradiation)

Symbol	Parameter	Value	Unit
I_{D1} @ V_{GS} = 4.5V, T_{C} = 25°C	Continuous Drain Current	75*	А
I_{D2} @ V_{GS} = 4.5V, T_{C} = 100°C	Continuous Drain Current	75*	Α
I _{DM} @ T _C = 25°C	Pulsed Drain Current ¹	300	Α
$P_D @ T_C = 25^{\circ}C$	Maximum Power Dissipation	125	W
	Linear Derating Factor	1.0	W/°C
V_{GS}	Gate-to-Source Voltage	± 12	V
E _{AS}	Single Pulse Avalanche Energy ²	535	mJ
I _{AR}	Avalanche Current ¹	75	Α
E _{AR}	Repetitive Avalanche Energy ¹	12.5	mJ
dv/dt	Peak Diode Reverse Recovery ³	0.8	V/ns
T _J Operating Junction and Storage Temperature Range		-55 to +150	°C
	Lead Temperature	300 (for 5s)	
	Weight	3.3 (Typical)	g

^{*} Current is limited by package

 $^{^{\}rm 1}$ Repetitive Rating; Pulse width limited by maximum junction temperature.

 $^{^2}$ V_{DD} = 20V, starting T_J = 25°C, L = 0.19mH, Peak I_L = 75A, V_{GS} = 10V

 $^{^3}$ I_{SD} \leq 75A, di/dt \leq 450A/ μ s, V_{DD} \leq 20V, T $_J$ \leq 150°C



Device Characteristics

2 Device Characteristics

2.1 Electrical Characteristics (Pre-Irradiation)

Table 3 Static and Dynamic Electrical Characteristics @ T_j = 25°C (Unless Otherwise Specified)

Symbol	Parameter	Min.	Тур.	Мах.	Unit	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	20	_	_	V	$V_{GS} = 0V, I_D = 250 \mu A$
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	_	0.02	_	V/°C	Reference to 25°C, I _D = 250μA
D	Static Drain-to-Source On-State	_	_	2.5	C	$V_{GS} = 4.5V$, $I_{D2} = 75A^{1}$
$R_{DS(on)}$	Resistance	_	_	2.3	mΩ	$V_{GS} = 7.0V$, $I_{D2} = 75A^1$
$V_{GS(th)}$	Gate Threshold Voltage	1.0	_	2.3	V	
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient	_	-4.3	_	mV/°C	$V_{DS} \ge V_{GS}$, $I_D = 1.8 \text{mA}$
Gfs	Forward Transconductance	75	_	_	S	$V_{DS} = 15V$, $I_{D2} = 75A^{1}$
	Zava Cata Valta da Busin Cumunt	_	_	1.0		$V_{DS} = 16V, V_{GS} = 0V$
I _{DSS}	Zero Gate Voltage Drain Current	_	_	50	μΑ	V _{DS} = 16V, V _{GS} = 0V, T _J = 125°C
	Gate-to-Source Leakage Forward		_	100		V _{GS} = 12V
I _{GSS}	Gate-to-Source Leakage Reverse	_	_	-100	nA	V _{GS} = -12V
Q _G	Total Gate Charge	_	109	145		I _{D1} = 75A
Q_{GS}	Gate-to-Source Charge	_	44	52	nC	V _{DS} = 10V
$\overline{Q_{GD}}$	Gate-to-Drain ('Miller') Charge	_	24	45		$V_{GS} = 4.5V$
t _{d(on)}	Turn-On Delay Time	_	_	90		I _{D1} = 75A **
t _r	Rise Time	_	_	130		$V_{DD} = 10V$
$t_{d(off)}$	Turn-Off Delay Time	_	_	110	ns	$R_G = 2.35\Omega$
t _f	Fall Time	_	_	55		$V_{GS} = 4.5V$
$L_s + L_D$	Total Inductance	_	12	_	nH	Measured from center of Drain pad to center of Source pad
C _{iss}	Input Capacitance	_	15330	_		$V_{GS} = 0V$
Coss	Output Capacitance	_	3140	_	pF	$V_{DS} = 20V$
C _{rss}	Reverse Transfer Capacitance	_	610	_		f = 1.0MHz
R_{G}	Gate Resistance	_	0.4	_	Ω	f = 1.0MHz, open drain

^{**} Switching speed maximum limits are based on manufacturing test equipment and capability.

 $^{^{1}}$ Pulse width \leq 400 $\mu s;$ Duty Cycle \leq 2%



Device Characteristics

2.2 Source-Drain Diode Ratings and Characteristics (Pre-Irradiation)

Table 4 Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
Is	Continuous Source Current (Body Diode)	_	_	75	Α	
I _{SM}	Pulsed Source Current (Body Diode) ¹	_	_	300	Α	
V_{SD}	Diode Forward Voltage	_	1	1.0	٧	$T_J = 25$ °C, $I_S = 75$ A, $V_{GS} = 0$ V ²
t _{rr}	Reverse Recovery Time	_	1	100	ns	$T_J = 25^{\circ}C, I_F = 75A, V_{DD} \le 20V$
Qrr	Reverse Recovery Charge	_	143	-	nC	di/dt = 100A/μs
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)				

2.3 Thermal Characteristics

Table 5 Thermal Resistance

Symbol	Parameter	Min.	Тур.	Max.	Unit
$R_{\theta JC}$	Junction-to-Case	_	1	1.0	°C/W

2.4 Radiation Characteristics

IR HiRel radiation hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at IR HiRel is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 3 and 4) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

2.4.1 Electrical Characteristics - Post Total Dose Irradiation

Table 6 Electrical Characteristics @ T_J = 25°C, Post Total Dose Irradiation ^{3, 4}

Ch a l	D	Up to 100	krads (Si)⁵	11	T C	
Symbol	Parameter	Min.	Max.	Unit	Test Conditions	
BV _{DSS}	Drain-to-Source Breakdown Voltage	20	_	V	$V_{GS} = 0V$, $I_D = 1mA$	
$V_{GS(th)}$	Gate Threshold Voltage	1.0	2.3	V	$V_{DS} \ge V_{GS}$, $I_D = 1.8 \text{mA}$	
I _{GSS}	Gate-to-Source Leakage Forward		100	A	V _{GS} = 12V	
	Gate-to-Source Leakage Reverse	_	-100	nA	V _{GS} = -12V	
I _{DSS}	Zero Gate Voltage Drain Current	_	1.0	μΑ	$V_{DS} = 16V, V_{GS} = 0V$	
R _{DS(on)}	Static Drain-to-Source On-State Resistance (TO-3) ²	_	3.0	mΩ	$V_{GS} = 4.5V, I_{D2} = 75A$	
R _{DS(on)}	Static Drain-to-Source On-State Resistance (SupIR-SMD) ²	_	2.5	mΩ	$V_{GS} = 4.5V, I_{D2} = 75A$	
V_{SD}	Diode Forward Voltage	_	1.0	V	$V_{GS} = 0V, I_F = 75A$	

 $^{^{\}rm 1}$ Repetitive Rating; Pulse width limited by maximum junction temperature.

 $^{^2}$ Pulse width \leq 400 $\mu s;$ Duty Cycle \leq 2%

 $^{^{3}}$ Total Dose Irradiation with V_{GS} Bias. V_{GS} = 12V applied and V_{DS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

 $^{^4}$ Total Dose Irradiation with V_{DS} Bias. V_{DS} = 16V applied and V_{GS} = 0 during irradiation per MlL-STD-750, Method 1019, condition A.



Device Characteristics

2.4.2 Single Event Effects - Safe Operating Area

IR HiRel radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. 1 and Table 7.

Table 7 Typical Single Event Effects Safe Operating Area

LET	Energy Range		V _{DS} (V)							
(MeV·cm²/mg)	(MeV)	(µm)	V _{GS} = 0V	V _{GS} = -1V	V _{GS} = -2V	V _{GS} = -3V	V _{GS} = -4V	V _{GS} = -5V		
93.2 ± 5%	1105 ± 5%	65.1 ± 5%	15	15	15	12	12	8		
67.9 ± 5%	675 ± 5%	52.5 ± 5%	15	15	15	15	15	12		
40 ± 5%	312 ± 5%	40.1 ± 5%	16	16	16	16	16	15		




Figure 1 Typical Single Event Effect, Safe Operating Area






Figure 2 Typical Output Characteristics Figure 3 Typical Output Characteristics




Figure 4 Typical Transfer Characteristics Figure 5 Normalized On-Resistance Vs.

Temperature






Figure 6 Typical On-Resistance Vs.
Gate Voltage

Figure 7 Typical On-Resistance Vs.

Drain Current




Figure 8 Typical Drain-to-Source Breakdown Voltage Vs. Temperature

Figure 9 Typical Threshold Voltage Vs.
Temperature






Figure 10 Typical Capacitance Vs.

Drain-to-Source Voltage

Figure 11 Typical Gate Charge Vs. Gate-to-Source Voltage




Figure 12 Typical Source-Drain Vs.
Diode Forward Voltage

Figure 13 Maximum Drain Current Vs. Case Temperature






Figure 14 Maximum Safe Operating Area Figure 15 Maximum Avalanche Energy Vs.

Drain Current




Figure 16 Maximum Effective Transient Thermal Impedance, Junction-to-Case



Test Circuits (Pre-irradiation)

4 Test Circuits (Pre-irradiation)




Figure 17 Gate Charge Test Circuit

Figure 18 Gate Charge Waveform




Figure 19 Unclamped Inductive Test Circuit

Figure 20 Unclamped Inductive Waveform




Figure 21 Switching Time Test Circuit


Figure 22 Switching Time Waveforms



Package Outline

5 Package Outline

Note: For the most updated package outline, please see the website: **SupIR-SMD**



Radiation Hardened Logic Power MOSFET (SupIR-SMD™)



Revision history

Revision history

Document version	Date of release	Description of changes
	03/22/2021	Final datasheet with PD number (PD-97956)
Rev A	01/31/2022	Updated based on ECN-1120_08881
Rev B	11/04/2022	Updated based on ECN-1120_09312
Rev C	07/03/2024	Updated based on ECN-1120_09993
Rev D	10/06/2025	Updated based on ECN-Z8F80831493

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2025-10-06

Published by

International Rectifier HiRel Products, Inc.

An Infineon Technologies company El Segundo, California 90245 USA

© 2025 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest International Rectifier HiRel Products, Inc., an Infineon Technologies company, office.

International Rectifier HiRel Components may only be used in life-support devices or systems with the expressed written approval of International Rectifier HiRel Products, Inc., an Infineon Technologies company, if failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety and effectiveness of that device or system.

Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.