CoolSiC™ M1

PG-TO247-3

CoolSiC™ MOSFET 650 V G1

The 650 V CoolSiC™ is built over the solid silicon carbide technology developed in Infineon in more than 20 years. Leveraging the wide bandgap SiC material characteristics, the 650V CoolSiC™ MOSFET offers a unique combination of performance, reliability and ease of use. Suitable for high temperature and harsh operations, it enables the simplified and cost effective deployment of the highest system efficiency.



Features

- Optimized switching behavior at higher currents
- Commutation robust fast body diode with low Q_{fr}
- Superior gate oxide reliability
- $T_{j,max}$=175°C and excellent thermal behavior
- Lower $R_{DS(on)}$ and pulse current dependency on temperature
- Increased avalanche capability
- Compatible with standard drivers
- Kelvin source provides up to 4 times lower switching losses



Benefits

- Unique combination of high performance, high reliability and ease of use
- Ease of use and integration
- Suitable for topologies with continuous hard commutation
- Higher robustness and system reliability
- Efficiency improvement
- Reduced system size leading to higher power density

Potential applications

- SMPS
- UPS (uninterruptable power supplies)
- Solar PV inverters
- EV charging infrastructure
- Energy storage and battery formation
- Class D amplifiers

Product validation

Fully qualified according to JEDEC for Industrial Applications

Table 1 Key performance parameters

Parameter	Value	Unit
V_{DS} @ T_J = 25 °C	650	V
$R_{DS(on),typ}$	27	mΩ
$R_{DS(on),max}$	34	mΩ
$Q_{G,typ}$	62	nC
$I_{DM,max}$	185	A
Q_{oss} @ 400 V	147	nC
E_{oss} @ 400 V	22.2	µJ

Part number	Package	Marking	Related links
IMW65R027M1H	PG-TO247-3	65R027M1	see Appendix A

Table of contents

1 Maximum ratings

at T_j = 25 °C, unless otherwise specified.

Note: for optimum lifetime and reliability, Infineon recommends operating conditions that do not exceed 80% of the maximum ratings stated in this datasheet.

Table 2 Maximum ratings

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
Continuous DC drain current [1]	I_{DDC}	-	-	48 39	A	T_c = 25 °C T_c = 100 °C
Peak drain current [2]	I_{DM}	-	-	185	A	T_c = 25 °C, V_{GS} = 18 V
Avalanche energy, single pulse	E_{AS}	-	-	326	mJ	I_D = 12.2 A, V_{DD} = 50 V; see table 11
Avalanche energy, repetitive	E_{AR}	-	-	1.63	mJ	
Avalanche current, single pulse	I_{AS}	-	-	12.2	A	-
MOSFET *dv/dt* ruggedness	*dv/dt*	-	-	200	V/ns	V_{DS}= 0...400 V
Gate source voltage (static) [3]	V_{GS}	-5	-	23	V	-
Gate source voltage (transient)	V_{GS}	-7	-	25	V	t_{pulse} ≤ 1% duty cycle/f_{sw}
Power dissipation	P_{tot}	-	-	227	W	T_c = 25 °C
Storage temperature	T_{stg}	-55	-	150	°C	-
Operating junction temperature	T_j	-55	-	175	°C	
Mounting torque	-	-	-	60	Ncm	M3 and M3.5 screws
Continuous reverse drain current [1]	I_{SDC}	-	-	48 43	A	V_{GS} = 18 V, T_c = 25 °C V_{GS} = 0 V, T_c = 25 °C
Peak reverse drain current [2]	I_{SM}	-	-	185	A	T_c = 25 °C, t_p ≤ 250 ns
Insulation withstand voltage	V_{ISO}	-	-	n.a.	V	V_{rms}, T_c = 25 °C, t = 1 min

1) Limited by $T_{j,max}$

2) Pulse width t_{pulse} limited by $T_{j,max}$.

3) The maximum gate-source voltage in the application design should be in accordance to IPC-9592B.

2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	$R_{th(j-c)}$	-	-	0.66	°C/W	-
Thermal resistance, junction - ambient	$R_{th(j-a)}$	-	-	62	°C/W	Leaded
Thermal resistance, junction - ambient, SMD version	$R_{th(j-a)}$	-	-	-	°C/W	n.a.
Soldering temperature, wavesoldering only allowed at leads	T_{sold}	-	-	260	°C	1.6mm (0.063 in.) from case for 10s

3 Operating range

Table 4 Operating range

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
Gate-source voltage operating range including undershoots [4)]	V_{GS}	-2	-	20	V	-
Recommended turn-on voltage	$V_{GS(on)}$	-	18	-	V	
Recommended turn-off voltage	$V_{GS(off)}$	-	0	-	V	

4)

Important notice: If the gate source voltage of the device in application exceeds the operating range (Table 4), the device RDS,on and VGS(th) might exceed the maximum value stated in the datasheet at the end of the lifetime of the device. In order to ensure sound operation of the device over the planned lifetime, the maximum ratings (Table 2) and the CoolSiC TM MOSFET 650V M1 trench power device application note AN_1907_PL52_1911_144109 must be considered.

4 Electrical characteristics

at T_j = 25 °C, unless otherwise specified

Table 5 Static characteristics

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
Drain-source voltage	V_{DSS}	650	-	-	V	V_{GS} = 0 V, I_D = 1.1 mA
Gate threshold voltage [5]	$V_{GS(th)}$	3.5	4.5	5.7	V	V_{DS} = V_{GS}, I_D = 11 mA
Zero gate voltage drain current	I_{DSS}	-	1 3	100 -	µA	V_{DS} = 650 V, V_{GS} = 0 V, T_j = 25 °C V_{DS} = 650 V, V_{GS} = 0 V, T_j = 175 °C
Gate-source leakage current	I_{GSS}	-	-	100	nA	V_{GS} = 20 V, V_{DS} = 0 V
Drain-source on-state resistance	$R_{DS(on)}$	-	27 38	34 -	mΩ	V_{GS} = 18 V, I_D = 38.3 A, T_j = 25 °C V_{GS} = 18 V, I_D = 38.3 A, T_j =175 °C
Internal gate resistance	$R_{G,int}$	-	3.0	-	Ω	f = 1 MHz

[5] Tested after 1 ms pulse at V_{GS}= +20 V

Table 6 Dynamic characteristics

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
Input capacitance	C_{iss}	-	2131	-	pF	V_{GS} = 0 V, V_{DS} = 400 V, f = 250 kHz
Reverse transfer capacitance	C_{rss}	-	22	-	pF	
Output capacitance [6]	C_{oss}	-	244	317	pF	
Output charge [6]	Q_{oss}	-	147	191	nC	calculation based on C_{oss}
Effective output capacitance, energy related [7]	$C_{o(er)}$	-	278	-	pF	V_{GS} = 0 V, V_{DS} = 0...400 V
Effective output capacitance, time related [8]	$C_{o(tr)}$	-	368	-	pF	I_D = constant, V_{GS} = 0 V, V_{DS} = 0... 400 V
Turn-on delay time	$t_{d(on)}$	-	24.4	-	ns	V_{DD} = 400 V, V_{GS} = 0/18 V, I_D = 38.3 A, $R_{G,ext}$ = 1.8 Ω; see table 10
Rise time	t_r	-	13.6	-	ns	
Turn-off delay time	$t_{d(off)}$	-	22.7	-	ns	
Fall time	t_f	-	14.2	-	ns	

[6] Maximum specification is defined by calculated six sigma upper confidence bound

[7] $C_{o(er)}$ is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 400 V.

[8] $C_{o(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 400 V.

Table 7 Gate charge characteristics

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
Plateau gate to source charge	$Q_{GS(pl)}$	-	17	-	nC	V_{DD} = 400 V, I_D = 38.3 A, V_{GS} = 0 to 18 V
Gate to drain charge	Q_{GD}	-	14	-	nC	
Total gate charge	Q_G	-	62	-	nC	

Table 8 Reverse diode characteristics

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
Drain-source reverse voltage	V_{SD}	-	4.0	-	V	V_{GS} = 0 V, I_S = 38.3 A, T_j = 25 °C
MOSFET forward recovery time	t_{fr}	-	102	-	ns	V_{DD} = 400 V, I_S = 38.3 A, di_S/dt = 1000 A/µs; see table 9
MOSFET forward recovery charge [9)]	Q_{fr}	-	239	-	nC	
MOSFET peak forward recovery current	I_{frm}	-	10.6	-	A	

9) Q_{fr} includes Q_{oss}

5 Electrical characteristics diagrams

Diagram 1: Power dissipation	Diagram 2: Safe operating area
	
$P_{tot}=f(T_C)$	$I_{DS}=f(V_{DS})$; T_C=25 °C; D=0; parameter: t_p

Diagram 3: Safe operating area	Diagram 4: Max. transient thermal impedance
	
$I_{DS}=f(V_{DS})$; T_C=80 °C; D=0; parameter: t_p	$Z_{th(j-c),max}=f(t_P)$; parameter: D=t_p/T

Diagram 5: Typ. output characteristics	Diagram 6: Typ. output characteristics
	
$I_{DS}=f(V_{DS})$; $T_j=25$ °C; parameter: V_{GS}	$I_{DS}=f(V_{DS})$; $T_j=175$ °C; parameter: V_{GS}

Diagram 7: Typ. drain-source on-state resistance	Diagram 8: Drain-source on-state resistance
	
$R_{DS(on)}=f(I_{DS})$; $T_j=125$ °C; parameter: V_{GS}	$R_{DS(on)}=f(T_j)$; $I_D=38.3$ A; $V_{GS}=18$ V

Diagram 9: Typ. transfer characteristics	Diagram 10: Typ. gate charge
	
$I_{DS}=f(V_{GS})$; V_{DS}=20V; parameter: T_j	$V_{GS}=f(Q_G)$; I_D=38.3 A pulsed; parameter: V_{DD}

Diagram 11: Typ. reverse drain current characteristics	Diagram 12: Typ. reverse drain current characteristics
	
$I_{SD}=f(V_{SD})$; V_{GS}=0 V; parameter: T_j	$I_{SD}=f(V_{SD})$; V_{GS}=18 V; parameter: T_j

Diagram 13: Avalanche energy	Diagram 14: Drain-source breakdown voltage
	
$E_{AS}=f(T_j)$; I_D=12.2 A; V_{DD}=50 V	$V_{DSS}=f(T_j)$; I_D=1.1 mA

Diagram 15: Typ. capacitances	Diagram 16: Typ. Coss stored energy
	
C=f(V_{DS}); V_{GS}=0 V; f=250 kHz	$E_{oss}=f(V_{DS})$

Diagram 17: Typ. Qoss output charge



$Q_{oss}=f(V_{DS})$

6 Test circuits

Table 9 Body diode characteristics

Test circuit for body diode characteristics	Body diode recovery waveform
	

Table 10 Switching times

Switching times test circuit for inductive load	Switching times waveform
	

Table 11 Unclamped inductive load

Unclamped inductive load test circuit	Unclamped inductive waveform
	

7 Package outlines



PACKAGE - GROUP NUMBER:	PG-TO247-3	
DIMENSIONS	MILLIMETERS	
	MIN.	MAX.
A	4.70	5.30
A1	2.20	2.60
A2	1.50	2.50
b	1.00	1.40
b1	1.60	2.41
b2	2.57	3.43
c	0.38	0.89
D	20.70	21.50
D1	13.08	17.65
D2	0.51	1.35
E	15.50	16.30
E1	12.38	14.15
E2	3.40	5.10
E3	1.00	2.60
e	5.44	
N	3	
L	19.80	20.40
L1	3.85	4.50
øP	3.50	3.70
Q	5.35	6.25
S	6.04	6.30

NOTE:
DIMENSIONS DO NOT INCLUDE MOLDFLASH; PROTRUSION OR GATE BURRS

Figure 1 Outline PG-TO247-3, dimensions in mm

8 Appendix A

Table 12 Related links

- IFX CoolSiC CoolSiC™ MOSFET 650 V G1 Webpage
- IFX CoolSiC CoolSiC™ MOSFET 650 V G1 Application Note
- IFX CoolSiC CoolSiC™ MOSFET 650 V G1 Simulation Model
- IFX Design tools

Revision history

IMW65R027M1H

Revision 2025-01-20, Rev. 2.3

Previous revisions

Revision	Date	Subjects (major changes since last revision)
2.0	2019-12-16	Release of final version
2.1	2022-04-01	Updated Vgs specs
2.2	2024-08-26	V_{GS} specs update , $T_{j,max}$ update,I_{DSS} update, nomenclature update, datasheet layout update.
2.3	2025-01-20	Corrected Is value in test condition of parameter Vsd.

Published by
Infineon Technologies AG
81726 München, Germany