CoolSiC™

400V CoolSiC™ G2 MOSFET

TOLL



Features

- Ideal for high frequency switching and synchronous rectification
- Commutation robust fast body diode with low Q_{fr}
- Low $R_{DS(on)}$ dependency on temperature
- Benchmark gate threshold voltage, $V_{GS(th)}$ = 4.5 V
- Recommended gate driving voltage 0 V to 18 V
- .XT interconnection technology for best-in-class thermal performance
- 100% avalanche tested



*1: Internal body diode

Potential applications

- SMPS
- Solar PV inverters
- Energy storage, UPS and battery formation
- Class-D audio
- Motor drives

Product validation

Fully qualified according to JEDEC for Industrial Applications



Table 1 Key Performance Parameters

Parameter	Value	Unit
V_{DS}	400	V
$R_{DS(on),typ}$	44.9	mΩ
I_D	43	A
Q_{oss}	34	nC
E_{oss}	2.4	µJ
Q_G	21	nC

Type/Ordering Code	Package	Marking	Related Links
IMT40R045M2H	PG-HSOF-8	40R045M2	-

Table of Contents

1 Maximum ratings

at T_A=25 °C, unless otherwise specified

Table 2 Maximum ratings

Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Typ.	Max.		
Continuous drain current [1]	I_D	-	-	43 30 6.8	A	V_{GS}=18 V, T_C=25 °C V_{GS}=18 V, T_C=100 °C V_{GS}=18 V, T_A=25 °C, R_{THJA}=40 °C/W [2]
Pulsed drain current [3]	$I_{D,pulse}$	-	-	129	A	T_C=25 °C
Avalanche energy, single pulse [4]	E_{AS}	-	-	53	mJ	I_D=8.9 A, R_{GS}=25 Ω
Avalanche energy, repetitive	E_{AR}	-	-	0.27	mJ	I_D=8.9 A, R_{GS}=25 Ω
Gate source voltage (static)	$V_{GS,DC}$	-7	-	23	V	-
Gate source voltage (transient)	$V_{GS,AC}$	-10	-	25	V	t_{pulse} ≤500 ns, duty cycle ≤ 1%
Power dissipation	P_{tot}	-	-	150 3.8	W	T_C=25 °C T_A=25 °C, R_{THJA}=40 °C/W [2]
Storage temperature	T_{stg}	-55	-	150	°C	-
Operating junction temperature	T_j	-55	-	175	°C	-

[1] Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature at 25°C. For higher case temperature please refer to Diagram 2. De-rating will be required based on the actual environmental conditions.

[2] Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm^2 (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air.

[3] See Diagram 3 for more detailed information.

[4] See Diagram 19 for more detailed information.

2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	R_{thJC}	-	-	1	°C/W	-
Thermal resistance, junction - ambient, 6 cm² cooling area [5)]	R_{thJA}	-	-	40	°C/W	-

[5)] Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm^2 (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air.

3 Operating range

Table 4 Operating range

Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Typ.	Max.		
Recommended turn-on voltage	$V_{GS(on)}$	-	18	-	V	-
Recommended turn-off voltage	$V_{GS(off)}$	-	0	-	V	-

4 Electrical characteristics

at T_j=25 °C, unless otherwise specified

Table 5 Static characteristics

Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Typ.	Max.		
Drain-source breakdown voltage	$V_{(BR)DSS}$	400	-	-	V	V_{GS}=0 V, I_D=0.32 mA
Gate threshold voltage [6]	$V_{GS(th)}$	3.5	4.5	5.6	V	V_{DS}=V_{GS}, I_D=3.2 mA
Zero gate voltage drain current	I_{DSS}	-	1 2	75 -	µA	V_{DS}=400 V, V_{GS}=0 V, T_j=25 °C V_{DS}=400 V, V_{GS}=0 V, T_j=175 °C
Gate-source leakage current	I_{GSS}	-	1	100	nA	V_{GS}=20 V, V_{DS}=0 V
Drain-source on-state resistance	$R_{DS(on)}$	-	44.9 64.5 55.0	56.2 - -	mΩ	V_{GS}=18 V, I_D=8.9 A, T_j=25 °C V_{GS}=18 V, I_D=8.9 A, T_j=175 °C V_{GS}=15 V, I_D=8.9 A, T_j=25 °C
Gate resistance	R_G	-	5.8	8.7	Ω	-

[6] Tested after 1ms pulse at V_{GS} = +20V.

Table 6 Dynamic characteristics

Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Typ.	Max.		
Input capacitance	C_{iss}	-	710	910	pF	V_{GS}=0 V, V_{DS}=200 V, f=1 MHz
Output capacitance	C_{oss}	-	100	-	pF	V_{GS}=0 V, V_{DS}=200 V, f=1 MHz
Reverse transfer capacitance	C_{rss}	-	9	-	pF	V_{GS}=0 V, V_{DS}=200 V, f=1 MHz
Effective output capacitance, energy related [7]	$C_{o(er)}$	-	121	-	pF	V_{GS}=0 V, V_{DS}=0...200 V
Effective output capacitance, time related [8]	$C_{o(tr)}$	-	170	-	pF	I_D=constant, V_{GS}=0 V, V_{DS}=0...200 V
Turn-on delay time [9]	$t_{d(on)}$	-	12.0	-	ns	V_{DD}=200 V, V_{GS}=0...18 V, I_D=8.9 A, $R_{G,ext}$=1.8 Ω
Rise time [9]	t_r	-	10.7	-	ns	V_{DD}=200 V, V_{GS}=0...18 V, I_D=8.9 A, $R_{G,ext}$=1.8 Ω
Turn-off delay time [9]	$t_{d(off)}$	-	17.3	-	ns	V_{DD}=200 V, V_{GS}=18...0 V, I_D=8.9 A, $R_{G,ext}$=1.8 Ω
Fall time [9]	t_f	-	8.3	-	ns	V_{DD}=200 V, V_{GS}=18...0 V, I_D=8.9 A, $R_{G,ext}$=1.8 Ω

[7] $C_{o(er)}$ is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 200 V.

[8] $C_{o(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 200 V.

[9] Refer to Table 9 for test setup.

Table 7 Gate Charge Characteristics [10)]

Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Typ.	Max.		
Gate to source charge	Q_{gs}	-	5.6	-	nC	V_{DD}=200 V, I_D=8.9 A, V_{GS}=0 to 18 V
Gate to drain charge	Q_{gd}	-	4.4	-	nC	V_{DD}=200 V, I_D=8.9 A, V_{GS}=0 to 18 V
Gate charge total	Q_g	-	21	-	nC	V_{DD}=200 V, I_D=8.9 A, V_{GS}=0 to 18 V
Gate charge total, sync. FET	$Q_{g(sync)}$	-	19	-	nC	V_{DS}=0.1 V, V_{GS}=0 to 18 V
Output charge	Q_{oss}	-	34	-	nC	V_{DS}=200 V, V_{GS}=0 V
Output Energy	E_{oss}	-	2.4	-	µJ	V_{DS}=200 V, V_{GS}=0 V

10) As per JEP192, Guidelines for Gate Charge (Q_G) Test Method for SiC MOSFET.

Table 8 Reverse diode characteristics

Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Typ.	Max.		
Diode continuous forward current	I_S	-	-	21	A	T_C=25 °C
Diode pulse current	$I_{S,pulse}$	-	-	129	A	T_C=25 °C, t_{pulse}≤250 ns
Diode forward voltage	V_{SD}	-	3.5	4.3	V	V_{GS}=0 V, I_S=8.9 A, T_j=25 °C
MOSFET forward recovery time	t_{fr}	-	11.1 8.7	-	ns	V_R=200 V, I_S=8.9 A, di_S/dt=1000 A/µs V_R=200 V, I_S=8.9 A, di_S/dt=3000 A/µs
MOSFET forward recovery charge [11)]	Q_{fr}	-	38 74	-	nC	V_R=200 V, I_S=8.9 A, di_S/dt=1000 A/µs V_R=200 V, I_S=8.9 A, di_S/dt=3000 A/µs

11) Q_{fr} includes Q_{oss}. Refer to Table 10 for test setup.

5 Electrical characteristics diagrams

Diagram 1: Power dissipation



P_{tot}=f(T_C)

Diagram 2: Drain current



I_D=f(T_C); V_{GS}≥18 V

Diagram 3: Safe operating area



I_D=f(V_{DS}); T_C=25 °C; D=0; parameter: t_p

Diagram 4: Safe operating area



I_D=f(V_{DS}); T_C=125 °C; D=0; parameter: t_p

Diagram 5: Typ. output characteristics	Diagram 6: Typ. output characteristics
	
I_D=f(V_{DS}), T_j=25 °C; parameter: V_{GS}	I_D=f(V_{DS}), T_j=175 °C; parameter: V_{GS}

Diagram 7: Typ. drain-source on resistance	Diagram 8: Typ. drain-source on resistance
	
$R_{DS(on)}$=f(I_D), T_j=25 °C; parameter: V_{GS}	$R_{DS(on)}$=f(I_D), T_j=175 °C; parameter: V_{GS}

Diagram 9: Normalized drain-source on resistance



$R_{DS(on)}$=f(T_j), I_D=8.9 A, V_{GS}=18 V

Diagram 10: Typ. gate threshold voltage



$V_{GS(th)}$=f(T_j), V_{GS}=V_{DS}, I_D=3.2 mA

Diagram 11: Typ. transfer characteristics



I_D=f(V_{GS}), |V_{DS}|>2|I_D|$R_{DS(on)max}$; parameter: T_j

Diagram 12: Max. transient thermal impedance



Z_{thJC}=f(t_p); parameter: D=t_p/T

Diagram 13: Reverse output characteristics



I_F=f(V_{SD}), V_{GS}=0 V; parameter: T_j

Diagram 14: Reverse output characteristics



I_F=f(V_{SD}), V_{GS}=18 V; parameter: T_j

Diagram 15: Typ. capacitances



C=f(V_{DS}); V_{GS}=0 V; f=1 MHz

Diagram 16: Typ. gate charge



V_{GS}=f(Q_{gate}), V_{DD}=200 V, I_D=8.9 A pulsed, T_j=25 °C

Diagram 17: Typ. output charge	Diagram 18: Typ. output energy
	
Q_{oss}=f(V_{DS}), V_{GS}=0 V	E_{oss}=f(V_{DS}), V_{GS}=0 V

Diagram 19: Avalanche characteristics	Diagram 20: Min. drain-source breakdown voltage
	
I_{AS}=f(t_{AV}); R_{GS}=25 Ω; parameter: $T_{j,start}$	$V_{BR(DSS)}$=f(T_j); I_D=0.32 mA

Diagram 21: Typ. turn-on switching losses	Diagram 22: Typ. turn-off switching losses
	
E_{on}=f($R_{g,ext}$), V_{DD}=200 V, V_G=0...18 V; parameter: I_D	E_{off}=f($R_{g,ext}$), V_{DD}=200 V, V_G=18...0 V; parameter: I_D

Diagram 23: Typ. turn-on switching losses	Diagram 24: Typ. turn-off switching losses
	
E_{on}=f($R_{g,ext}$), V_{DD}=320 V, V_G=0...18 V; parameter: I_D	E_{off}=f($R_{g,ext}$), V_{DD}=320 V, V_G=18...0 V; parameter: I_D

6 Test Circuits

Table 9 Switching times (CoolSiC)

Switching times test circuit for inductive load	Switching times waveform
	

Table 10 Body diode characteristics (CoolSiC)

Test circuit for body diode characteristics	Body diode recovery waveform
	

7 Package Outlines



PACKAGE - GROUP NUMBER:	PG-HSOF-8-U02	
DIMENSIONS	MILLIMETERS	
	MIN.	MAX.
A	2.20	2.40
b	0.70	0.90
b1	9.70	9.90
b2	0.42	0.50
c	0.40	0.60
D	10.28	10.58
D1	3.30	
E	9.70	10.10
E1	7.50	
E2	8.50	
E3	9.46	
e	1.20 (BSC)	
H	11.48	11.88
H1	6.55	6.95
H2	7.15	
H3	3.59	
H4	3.26	
N	8	
K1	4.18	
L	1.40	1.80
L1	0.50	0.90
L2	0.50	0.70
L3	1.00	1.30
L4	2.62	2.81

1) PARTIALLY COVERED WITH MOLD FLASH

Figure 1 Outline PG-HSOF-8, dimensions in mm

Revision History

IMT40R045M2H

Revision 2024-04-27, Rev. 2.0

Previous Revision

Revision	Date	Subjects (major changes since last revision)
1.0	2024-04-26	Release of preliminary version
2.0	2024-04-27	Release of final

We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: **erratum@infineon.com**

Published by
Infineon Technologies AG
81726 München, Germany