

Fixed Frequency 700 V/800 V CoolSET™ - in DIP-7 Package

Product highlights

- Integrated 700 V/ 800 V avalanche rugged CoolMOS™
- Enhanced Active Burst Mode with selectable entry and exit standby power to reach the lowest standby power <100 mW
- Digital frequency reduction for better overall system efficiency
- Fast startup achieved with cascode configuration
- Frequency jitter and soft gate driving for low EMI
- Integrated error amplifier
- Comprehensive protection
- Pb-free lead plating, halogen-free mold compound, RoHS compliant

Features

- Integrated 700 V/ 800 V avalanche rugged CoolMOS[™]
- Enhanced Active Burst Mode with selectable entry and exit standby power
- Digital frequency reduction for better overall system efficiency
- Fast startup achieved with cascode configuration
- DCM and CCM operation with slope compensation
- Frequency jitter and soft gate driving for low EMI
- Built-in digital soft start
- Integrated error amplifier to support direct feedback in non-isolated flyback
- Comprehensive protection with V_{cc} over voltage, V_{cc} under voltage, overload/open loop, over temperature
- All protections are in auto restart mode
- Limited charging current for V_{cc} short to GND

Applications

- Auxiliary power supply for home appliances/white goods, TV, PC & server
- Blu-ray player, set-top box & LCD/LED monitor

Product validation

Product qualified according to JEDEC Standard

Description

The ICE5ARxxxxBZS is the 5th generation of fixed frequency integrated power IC (CoolSET[™]) optimized for off-line switch mode power supply in cascode configuration. The CoolSET[™] package has 2 separate chips inside; one is controller chip and the other is a 700 V/ 800 V CoolMOS[™] chip. The cascode configuration helps achieve fast startup. The frequency reduction with soft gate driving and frequency jitter operation offers lower EMI and better efficiency between light load and 50% load. The selectable entry and exit standby power ABM enables flexibility and ultra-low power consumption at standby mode with small and controllable output voltage ripple. The product has a wide operating range (10.0 ~ 25.5 V) of IC power supply and lower power consumption. The numerous protection functions support the power supply system in failure situations. All these make the 5th generation CoolSET[™] series an outstanding integrated power stage fixed frequency flyback converter in the market.








Figure 1 Typical application in isolated flyback using TL431 and optocoupler




Figure 2 Typical application in non-isolated flyback utilizing integrated error amplifier

Output power of 5th generation Fixed-Frequency CoolSET[™]

Туре	Package	Marking	Vds	Fsw	R _{DSon} ¹	220 V AC ±20% ² at DCM	85-300 V AC ² at DCM	85-300 V AC ² at CCM			
ICE5AR4770BZS	PG-DIP-7	5AR4770BZS	700 V	100 kHz	4.73 Ω	26.5 W	14.5 W	16 W			
ICE5AR4780BZS	PG-DIP-7	5AR4780BZS	800 V	100 kHz	4.13 Ω	27.5 W	15 W	16 W			
ICE5AR0680BZS	PG-DIP-7	5AR0680BZS	800 V	100 kHz	0.71 Ω	66 W	39 W	41 W			

Table 1 Output power of 5th generation Fixed-Frequency CoolSET[™]

¹ Typ. at T_J =25 °C (inclusive of low side MOSFET)

² Calculated maximum output power rating in an open frame design at T_a=50 °C, T_J=125 °C (integrated high voltage MOSFET) and using minimum drain pin copper area in a 2 oz copper single sided PCB. The output power figure is for selection purpose only. The actual power can vary depending on particular designs. Please contact to a technical expert from Infineon for more information.



Pin configuration and functionality

Table of contents

Prod	uct highlights	, 1
Featu	ıres	. 1
Appli	cations	, 1
Prod	uct validation	. 1
Desci	ription	. 1
	ut power of 5 th generation Fixed-Frequency CoolSET™	
-	of contents	
1	Pin configuration and functionality	
-	Representative block diagram	
2		
3	Functional description	
3.1 3.2	V _{cc} pre-charging and typical V _{cc} voltage during start-up	
	Soft-start	
3.3	Normal operation	
3.3.1 3.3.1.	PWM operation and peak current mode control	
3.3.1.		
3.3.2	Current sense	
3.3.3	Frequency reduction	
3.3.4	Slope compensation	
3.3.5	Oscillator and frequency jittering	
3.3.6 3.4	Modulated gate drive	
3.4 3.4.1	Peak current limitation	
3.4.1 3.5	Propagation delay compensation Active Burst Mode (ABM) with selectable power level	
3.5.1	Entering ABM operation	
3.5.2	During ABM operation	
3.5.2	Leaving ABM operation	
3.5.4	ABM configuration	
3.6	Non-isolated/isolated configuration	
3.7	Protection functions	
3.7.1	V _{cc} over/under voltage	
3.7.2	Overload/ open loop	
3.7.3	Over temperature	
3.7.4	V _{cc} short to GND	
3.7.5	Protection modes	
4	Electrical characteristics	
4.1	Absolute maximum ratings	
4.2	Operating range	
4.3	Operating conditions	
4.4	Internal voltage reference	
4.5	PWM section	
4.6	Error amplifier	
4.7	Current sense	
4.8	Soft start	
4.9	Active Burst Mode	
4.10	V _{cc} over voltage protection	



Pin configuration and functionality

4.11	Overload protection	
4.12	Thermal protection	
4.13	CoolMOS [™] section	24
5	CoolMOS™ performance characteristics	25
6	Output power curve	
7	Outline dimension	
8	Marking	
Revis	sion history	



Pin configuration and functionality

1 Pin configuration and functionality

The pin configuration is shown in Figure 3 and the functions are described in Table 2.




Figure 3 Pin configuration

Table 2Pin definitions and functions

Pin	Symbol	Function
1	VERR	Error amplifier VERR pin is internally connected to the transconductance error amplifier for non-isolated flyback application. Connect this pin to GND for isolated flyback application.
2	FB	Feedback and ABM entry/exit control FB pin combines the functions of feedback control, selectable burst entry/exit control and overload/open loop protection.
3	CS	Current sense The CS pin is connected to the shunt resistor for the primary current sensing externally and to the PWM signal generator block for switch-off determination (together with the feedback voltage) internally.
4	GATE	Gate driver output The GATE pin is connected to the Gate of the internal CoolMOS [™] and additionally, a pull up resistor is connected from bus voltage to turn on the internal CoolMOS [™] for charging up the V _{cc} capacitor during startup.
5	DRAIN	DRAIN(Drain of integrated CoolMOS™) The DRAIN pin is connected to the drain of the integrated CoolMOS™.
7	VCC	VCC(Positive voltage supply) The VCC pin is the positive voltage supply to the IC. The operating range is between V_{vCC_OFF} and V_{vCC_OVP} .
8	GND	Ground The GND pin is the common ground of the controller.



Representative block diagram




Figure 4 Representative block diagram

Note: Junction temperature of the controller chip is sensed for over temperature protection. The CoolMOS[™] is a separate chip from the controller chip in the same package. Please refer to the design guide and/or consult a technical expert for the proper thermal design.



3 Functional description

3.1 V_{cc} pre-charging and typical V_{cc} voltage during start-up

As shown in Figure 1, once the line input voltage is applied, a rectified voltage appears across the capacitor $C_{BUS.}$ The pull up resistor $R_{STARTUP}$ provides a current to charge the C_{iss} (input capacitance) of CoolMOSTM and gradually generate one voltage level. If the voltage over C_{iss} is high enough, CoolMOSTM on and V_{CC} capacitor will be charged through primary inductance of transformer $L_{P,}$ CoolMOSTM and internal diode D_1 with two steps constant current source $I_{VCC_Charge1}^1$ and $I_{VCC_Charge3}^1$.

A very small constant current source $(I_{VCC_Charge1})$ is charged to the V_{CC} capacitor till V_{CC} reach V_{CC_SCP} to protect the controller from V_{CC} pin short to ground during the start up. After this, the second step constant current source $(I_{VCC_Charge3})$ is provided to charge the V_{CC} capacitor further, until the V_{CC} voltage exceeds the turned-on threshold V_{VCC_ON}. As shown in the time phase I in Figure 5, the V_{CC} voltage increase almost linearly with two steps.




Figure 5 V_{cc} voltage and current at startup

The time taking for the V_{cc} pre-charging can then be approximately calculated as:

$$t_{1} = t_{A} + t_{B} = \frac{V_{VCC_SCP} \cdot C_{VCC}}{I_{VCC_Charge1}} + \frac{(V_{VCC_SCP}) \cdot C_{VCC}}{I_{VCC_Charge3}}$$
(1)

When the V_{cc} voltage exceeds the V_{cc} turn on threshold V_{vcc_ON} at time t₁, the IC begins to operate with soft-start. Due to power consumption of the IC and the fact that there is still no energy from the auxiliary winding to charge the V_{cc} capacitor before the output voltage is built up, the V_{cc} voltage drops (Phase II). Once the output voltage rises close to regulation, the auxiliary winding starts to charge the V_{cc} capacitor from the time t₂ onward and delivering the I_{Vcc_Normal}² to the CoolSETTM. The V_{cc} then will reach a constant value depending on output load.

 $^{^1}$ $I_{\text{VCC_Charge1/2/3}}$ is charging current from the controller to VCC capacitor during start up

² I_{VCC_Normal} is supply current from VCC capacitor or auxiliary winding to the CoolSET[™] during normal operation



3.2 Soft-start

As shown in Figure 6, the IC begins to operate with a soft-start at time t_{on} . The switching stresses on the power MOSFET, diode and transformer are minimized during soft-start. The soft-start implemented in ICE5ARxxxBZS is a digital time-based function. The preset soft-start time is t_{SS} (12 ms) with 4 steps. If not limited by other functions, the peak voltage on CS pin will increase step by step from 0.3 V to V_{CS_N} (0.8 V) finally. The normal feedback loop will take over the control when the output voltage reaches its regulated value.




Figure 6 Maximum current sense voltage during soft start

3.3 Normal operation

The PWM controller during normal operation consists of a digital signal processing circuit including regulation control and an analog circuit including a current measurement unit and a comparator. Details about the full operation of the CoolSET[™] in normal operation are illustrated in the following paragraphs.

3.3.1 PWM operation and peak current mode control

3.3.1.1 Switch-on determination

The power MOSFET turn-on is synchronized with the internal oscillator with a switching frequency f_{SW} that corresponds to the voltage level V_{FB} (see Figure 8).

3.3.1.2 Switch-off determination

In peak current mode control, the PWM comparator monitors voltage V_1 (see Figure 4) which is the representation of the instantaneous current of the power MOSFET. When V_1 exceeds V_{FB} , the PWM comparator sends a signal to switch off the GATE of the power MOSFET. Therefore, the peak current of the power MOSFET is controlled by the feedback voltage V_{FB} (see Figure 7).

At switch on transient of the power MOSFET, a voltage spike across R_{CS} can cause V_1 to increase and exceed V_{FB} . To avoid a false switch off, the IC has a blanking time t_{CS_LEB} before detecting the voltage across R_{CS} to mask the voltage spike. Therefore, the minimum turn on time of the power MOSFET is t_{CS_LEB} .

For some reason that the voltage level at V_1 takes long time to exceed V_{FB} , the IC has implemented a maximum duty cycle control to force the power MOSFET to switch off when $D_{MAX} = 0.75$ is reached.






Figure 7 Pulse width modulation

3.3.2 Current sense

The power MOSFET current generates a voltage V_{CS} across the current sense resistor R_{CS} connected between the CS pin and the GND pin. V_{CS} is amplified with gain G_{PWM} , then, added with an offset V_{PWM} to become V_1 as described below in below equation 3.

$$V_{CS} = I_D \times R_{CS}$$
(2)

$$V_1 = V_{CS} * G_{PWM} + V_{PWM}$$
(3)
where, V_{CS} : CS pin voltage

I_D : power MOSFET current

- R_{cs} : resistance of the current sense resistor
- V₁ : voltage level compared to V_{FB} as described in section 3.3.1.2
- G_{PWM} : PWM-OP gain
- V_{PWM} : offset for voltage ramp

If the voltage at the current sense pin is lower than the preset threshold V_{CS_STG} after the time $t_{CS_STG_SAM}$ for three consecutive pulses during on-time of the power switch, this abnormal V_{CS} will trigger IC into auto restart mode.



3.3.3 Frequency reduction

Frequency reduction is implemented in ICE5ARxxxxBZS to achieve a better efficiency during the light load. At light load, the reduced switching frequency F_{sw} improves efficiency by reducing the switching loses.

When load decreases, V_{FB} decreases as well. F_{SW} is dependent on the V_{FB} as shown in Figure 8. Therefore, F_{SW} decreases as the load decreases.

Typically, F_{SW} at high load is 100 kHz kHz and starts to decrease at V_{FB} = 1.7V. There is no further frequency reduction once it reached the f_{OSC4_MIN} even the load is further reduced.




Figure 8 Frequency reduction curve

3.3.4 Slope compensation

ICE5ARxxxxBZS can operate at Continuous Conduction Mode (CCM). At CCM operation, duty cycle greater than 50% may generate a sub-harmonic oscillation. To avoid the sub-harmonic oscillation, slope compensation is added to V_{CS} pin when the gate of the power MOSFET is turned on for more than 40% of the switching cycle period. The relationship between V_{FB} and the V_{CS} for CCM operation is described in below equation 4:

 $V_{\rm FB} = V_{\rm CS} * G_{\rm PWM} + V_{\rm PWM} + M_{\rm COMP} * (T_{\rm ON} - 40\% * T_{\rm PERIOD})$

(4)

where, T_{ON} : gate turn on time of the power MOSFET

 M_{COMP} : slope compensation rate

T_{PERIOD} : switching cycle period

Slope compensation circuit is disabled and no slope compensation is added into the V_{cs} pin during active burst mode to save the power consumption.



3.3.5 Oscillator and frequency jittering

The oscillator generates a frequency of 100 kHz with frequency jittering of $\pm 4\%$ at a jittering period of T_{JITTER} (4 ms). The frequency jittering helps to reduce conducted EMI.

A capacitor, a current source and current sink which determine the frequency are integrated. The charging and discharging current of the implemented oscillator capacitor are internally trimmed in order to achieve a highly accurate switching frequency.

Once the soft-start period is over and when the IC goes into normal operating mode, the frequency jittering is enabled. There is also frequency jittering during frequency reduction.

3.3.6 Modulated gate drive

The drive-stage is optimized for EMI consideration. The switch on speed is slowed down before it reaches the CoolMOS[™] turn on threshold. That is a slope control of the rising edge at the output of driver (see Figure 9). Thus the leading switch spike during turn on is minimized.




Figure 9 Gate rising waveform

3.4 Peak current limitation

There is a cycle by cycle peak current limitation realized by the current limit comparator to provide primary over-current protection. The primary current generates a voltage V_{cs} across the current sense resistor R_{cs} connected between the CS pin and the GND pin. If the voltage V_{cs} exceeds an internal voltage limit V_{cs_N} , the comparator immediately turns off the gate drive.

The primary peak current $I_{\text{PEAK_PRI}}$ can be calculated as below:

$$I_{\text{PEAK}_{\text{PRI}}} = V_{\text{CS}_{\text{N}}}/R_{\text{CS}}$$

(5)

To avoid mistriggering caused by MOSFET switch on transient voltage spikes, a leading edge blanking time (t_{CS_LEB}) is integrated in the current sensing path.

3.4.1 Propagation delay compensation

In case of overcurrent detection, there is always a propagation delay from sensing the V_{cs} to switching the power MOSFET off. An overshoot on the peak current I_{peak} caused by the delay depends on the ratio of dI/dt of the primary current (see Figure 10).






Figure 10 Current limiting

The overshoot of Signal2 is larger than Signal1 due to the steeper rising waveform. This change in the slope is depending on the AC input voltage. Propagation delay compensation is integrated to reduce the overshoot due to dI/dt of the rising primary current. Thus the propagation delay time between exceeding the current sense threshold V_{CS_N} and the switching off of the power MOSFET is compensated over wide bus voltage range. Current limiting becomes more accurate which will result in a minimum difference of overload protection triggering power between low and high AC line input voltage.

Under CCM operation, the same V_{CS} do not result in the same power. In order to achieve a close overload triggering level for CCM, ICE5ARxxxxBZS has implemented a 2 compensation curve as shown Figure 11. One of the curve is used for T_{ON} greater than 0.40 duty cycle and the other is for lower than 0.40 duty cycle.




Figure 11 Dynamic voltage threshold V_{CS_N}

Similarly, the same concept of propagation delay compensation is also implemented in ABM with reduced level. With this implementation, the entry and exit burst mode power can be close between low and high AC line input voltage.



3.5 Active Burst Mode (ABM) with selectable power level

At light load condition, the IC enters ABM operation to minimize the power consumption. Details about ABM operation are explained in the following paragraphs.

3.5.1 Entering ABM operation

The sytem will enter into ABM operation when two conditions below are met:

- the FB voltage is lower than the threshold of V_{FB_EBLP}/V_{FB_EBHP} depending on burst configuration option setup
- and a certain blanking time $t_{\mbox{\tiny FB_BEB}}$

Once all of these conditions are fulfilled, the ABM flip-flop is set and the controller enters ABM operation. This multi-condition determination for entering ABM operation prevents mis-triggering of entering ABM operation, so that the controller enters ABM operation only when the output power is really low.

3.5.2 During ABM operation

After entering ABM, the PWM section will be inactive making the V_{OUT} start todecrease. As the V_{OUT} decreases, V_{FB} rises. Once V_{FB} exceeded V_{FB_BON} , the internal circuit is again activated by the internal bias to start with the switching.

If the PWM is still operating and the output load is still low, V_{OUT} increases and V_{FB} signal starts to decrease. When V_{FB} reaches the low threshold V_{FB_BOff} , the internal bias is reset again and the PWM section is disabled with no switching until V_{FB} increases back to exceed V_{FB_BOff} threshold.

In ABM, V_{FB} is like a sawtooth waveform swinging between V_{FB_BOff} and V_{FB_BOn} shown in Figure 12.

During ABM, the switching frequency f_{OSC4_ABM} is 83 kHz. The peak current I_{PEAK_ABM} of the power MOSFET is defined by:

$$I_{\text{PEAK ABM}} = V_{\text{CS BxP}}/R_{\text{CS}}$$


(6)

where V_{CS_BxP} is the peak current limitation in ABM

3.5.3 Leaving ABM operation

The FB voltage immediately increases if there is a sudden increase in the output load. When V_{FB} exceeds V_{FB_LB} , it will leave ABM and the peak current limitation trhreshold voltage will return back to V_{CS_N} immediately.









3.5.4 ABM configuration

The burst mode entry level can be selected by changing the different resistance R_{sel} at FB pin. There are 3 configuration options depending on R_{sel} which corresponds to the options of no ABM (Option 1), low range of ABM power (Option 2) and high range of ABM power (Option 3). The table below shows the control logic for the entry and exit level with the FB voltage.

Option	D	V	N	Entry level	Exit level
	R _{sel}	V _{FB}	V _{CS_BxP}	V _{FB_EBxP}	V_{FB_LB}
1	<470 kΩ	$V_{FB} < V_{FB_P_BIAS1}$	-	No ABM	No ABM
2	720 kΩ ~ 790 kΩ	$V_{FB_P_BIAS1} < V_{FB} < V_{FB_P_BIAS2}$	0.22V	0.93 V	2.73 V
3(Default)	>1210 kΩ	$V_{FB} > V_{FB_P_BIAS2}$	0.27V	1.03 V	2.73 V

Table 3	ABM configuration option setup
l able 3	ABM configuration option setur

During IC first startup, the controller preset the ABM selection to Option 3, the FB resistor (R_{FB}) is turned off by internal switch S2 (see Figure 13) and a current source I_{sel} is turned on instead. From V_{cc} = 4.44 V to V_{cc} on threshold, the FB pin will start to charge resistor R_{Sel} with current I_{Sel} to a certain voltage level. When V_{cc} reaches V_{cc} on threshold, the FB voltage is sensed. The burst mode option is then chosen according to the FB voltage level. After finishing the selection, any change on the FB level will not change the burst mode option and the current source (I_{sel}) is turned off while the FB resistor (R_{FB}) is connected back to the circuit (Figure 13).




Figure 13 ABM detect and adjust

3.6 Non-isolated/isolated configuration

ICE5ARxxxxBZS has a VERR Pin, which is connected to the input of an integrated error amplifier to support nonisolated flyback application (see Figure 2). When V_{CC} is charging and before reaching the V_{CC} on threshold, a current source $I_{ERR_P_BIAS}$ from VERR pin together with R_{F1} and R_{F2} will generate a voltage across it. If VERR voltage is more than $V_{ERR_P_BIAS}$ (0.2 V), non-isolated configuration is selected, otherwise, isolated configuration is selected. In isolated configuration, the error amplifier output is disconnected from the FB pin.

In case of non-isolated configuration, the voltage divider R_{F1} and R_{F2} is used to sense the output voltage and compared with the internal reference voltage V_{ERR_REF} . The difference between the sensed voltage and the reference voltage is converted as an output current by the error amplifier. The output current will charge/discharge the resistor and capacitor network connected at the FB pin for the loop compensation.



3.7 Protection functions

The ICE5ARxxxxBZS provides numerous protection functions which considerably improve the power supply system robustness, safety and reliability. The following table summarizes these protection functions and the corresponding protection mode whether as a non switch auto restart, auto restart or odd skip auto restart mode. Refer to Figure 14, Figure 15 and Figure 16 for the waveform illustration of protection modes.

Protection Functions	Normal Mode	Burs	t Mode	Protection Mode	
		Burst ON	Burst OFF		
V _{cc} over voltage	\checkmark		NA ¹	Odd skip auto restart	
V _{cc} under voltage				Auto restart	
Overload/ open loop	\checkmark	NA ¹	NA ¹	Odd skip auto restart	
Over temperature				Non switch auto restart	
V _{cc} short to GND	\checkmark			No startup	

Table 4Protection functions

3.7.1 V_{cc} over/under voltage

During operation, the V_{CC} voltage is continuously monitored. If V_{CC} is either below V_{VCC_OFF} for 50 μ s (t_{VCC_OFF_B}) or above V_{VCC_OVP} for 55 μ s (t_{VCC_OVP_B}), the power MOSFET is kept switch off. After the V_{CC} voltage falls below the threshold V_{VCC_OFF}, the new start up sequence is activated. The V_{CC} capacitor is then charged up. Once the voltage exceeds the threshold V_{VCC_ON}, the IC begins to operate with a new soft-start.

3.7.2 Overload/ open loop

In case of open control loop or output overload, the FB voltage will be pulled up. When V_{FB} exceeds V_{FB_OLP} after a blanking time of $t_{FB_OLP_B}$, the IC enters odd skip auto restart mode. The blanking time enables the converter to provide a peak power in case the increase in V_{FB} is due to a sudden load increase.

3.7.3 Over temperature

If the junction temperature of controller exceeds T_{jcon_OTP}, the IC enters into Over Temperature Protection (OTP) auto restart mode. The IC has also implemented with a 40 °C hysteresis. That means the IC can only be recovered from OTP when the controller junction temperature is dropped 40 °C lower than the over temperature trigger point.

3.7.4 V_{cc} short to GND


To limit the power dissipation of the startup circuit at V_{cc} short to GND condition, the V_{cc} charging current is limited to a minimum level of $I_{VCC_Charge1}$. With such low current, the power loss of the IC is limited to prevent overheating.

3.7.5 **Protection modes**

All the protections are in auto restart mode with a new soft start sequence. The three auto restart modes are illustrated in the following figures.

¹ Not Applicable











Figure 15 Auto restart mode









4 Electrical characteristics

Attention: All voltages are measured with respect to ground (Pin 8). The voltage levels are valid if other ratings are not violated.

4.1 Absolute maximum ratings

Attention: Stresses above the maximum values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding any one of these values may cause irreversible damage to the integrated circuit. For the same reason, make sure that any capacitor that will be connected to pin 7 (VCC) is discharged before assembling the application circuit. T_a=25 °C unless otherwise specified.

Parameter	Symbol	Limit	Values	Unit	Note / Test Condition	
		Min.	Max.			
Drain Voltage	V _{DRAIN}			V	T _j = 25 °C	
ICE5ARxx70BZS		-	700			
ICE5ARxx80BZS		-	800			
Pulse drain current	I _{D,Pulse}			А		
ICE5AR4770BZS		-	2.2 ¹			
ICE5AR4780BZS		-	2.6 ¹			
ICE5AR0680BZS		-	5.8 ²			
Avalanche energy, repetitive, $t_{\mbox{\tiny AR}}$ limited	E _{AR}			mJ		
by max. T _J =150 °C and T _{J,Start} = 25 °C						
ICE5AR4770BZS		-	0.02		I _D =0.14 A, V _{DD} =50 V	
ICE5AR4780BZS		-	0.02		I _D =0.20 A, V _{DD} =50 V	
ICE5AR0680BZS		-	0.22		I _D =1.80 A, V _{DD} =50 V	
Avalanche current, repetitive, t_{AR} limited	I _{AR}			А		
by max. T_J =150 °C and $T_{J,Start}$ = 25 °C						
ICE5AR4770BZS		-	0.14			
ICE5AR4780BZS		-	0.20			
ICE5AR0680BZS		-	1.80			
VCC Supply Voltage	Vcc	-0.3	27.0	V		
GATE Voltage	V_{GATE}	-0.3	27.0	V		
FB Voltage	$V_{ m FB}$	-0.3	3.6	V		
VERR Voltage	$V_{\rm ERR}$	-0.3	3.6	V		
CS Voltage	V _{cs}	-0.3	3.6	V		
Maximum DC current on any pin		-10.0	10.0	mA	Except DRAIN and CS pin	

Table 5Absolute maximum ratings

 $^{^1}$ Pulse width t_{P} limited by $T_{j,\text{max}}$

 $^{^2}$ Pulse width t_P = 20 μs and limited by $T_{j,max}$



ESD robustness HBM	$V_{\rm ESD_{HBM}}$	-	2000	V	According to EIA/JESD22
ESD robustness CDM	$V_{\rm ESD_CDM}$	-	500	V	
Junction temperature range	TJ	-40	150	°C	Controller & CoolMOS
Storage Temperature	T_{store}	-55	150	°C	
Thermal Resistance (Junction- Ambient)	$R_{ m thJA}$			K/W	Setup according to the JEDEC
ICE5AR4770BZS		-	106		standard JESD51 and using
ICE5AR4780BZS		-	107		minimum drain pin copper
ICE5AR0680BZS		-	100		area in a 2 oz copper single sided PCB

4.2 **Operating range**

Note: Within the operating range, the IC operates as described in the functional description.

Table 6Operating range

Parameter	Symbol	Limit	Values	Unit	Remark	
		Min.	Max.			
VCC Supply Voltage	V _{vcc}	V _{VCC_OFF}	V _{VCC_OVP}			
Junction Temperature of controller	T _{jCon_op}	-40	T _{jCon_OTP}	°C	Max value limited due to OTP of controller chip	
Junction Temperature of CoolMOS	T _{jCoolMOS_op}	-40	150	°C		

4.3 Operating conditions

Note: The electrical characteristics involve the spread of values within the specified supply voltage and junction temperature range T_J from – 40 °C to 125 °C. Typical values represent the median values, which are related to 25 °C. If not otherwise stated, a supply voltage of V_{cc} = 18 V is assumed.

Table 7Operating conditions

Parameter	Symbol	Symbol Limit Va			Unit	Note / Test Condition
		Min.	Тур.	Max.		
VCC Charge Current	I _{VCC_Charge1}	-0.35	-0.20	-0.09	mA	$V_{\text{VCC}}\text{=}0$ V, $R_{\text{StartUp}}\text{=}50$ M Ω and $V_{\text{DRAIN}}\text{=}90$ V
	I _{VCC_Charge2}	-	-3.2	-	mA	$V_{VCC}{=}3$ V, $R_{StartUp}{=}50$ M Ω and $V_{DRAIN}{=}90$ V
	I _{VCC_Charge3}	-5	-3	-1	mA	$V_{vcc}{=}15$ V, $R_{StartUp}{=}50$ M Ω and $V_{DRAIN}{=}90$ V
Current Consumption, Startup Current	I _{VCC_Startup}	-	0.25	-	mA	V _{vcc} =15 V
Current Consumption, Normal	Ivcc_Normal	-	0.9	-	mA	I _{FB} =0 A (No gate switching)
Current Consumption, Auto Restart	$I_{\rm VCC_AR}$	-	410	-	μΑ	
Current Consumption, Burst Mode –	I _{VCC_Burst}	-	0.54	-	mA	
Isolated	Mode_ISO					
Current Consumption, Burst Mode –	I _{VCC_Burst}	-	0.61	-	mA	
Non-Isolated	Mode_NISO					



VCC Turn-on Threshold Voltage	V _{VCC_ON}	15.3	16.0	16.5	V	
VCC Turn-off Threshold Voltage	V _{VCC_OFF}	9.4	10.0	10.4	V	
VCC Short Circuit Protection	V _{VCC_SCP}	-	1.1	1.9	V	
VCC Turn-off blanking	$t_{\text{VCC}_{OFF}_{B}}$	-	50	-	μs	

4.4 Internal voltage reference

Table 8Internal voltage reference

Parameter	Symbol	Limit Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		
Internal Reference Voltage	V_{REF}	3.20	3.30	3.39	V	Measured at pin FB I _{FB} =0 A

4.5 PWM section

Table 9 PWM section

Parameter	Symbol		Limit Value	es	Unit	Note / Test
		Min.	Тур.	Max.	-	Condition
Fixed Oscillator Frequency –	f _{osc3}	92	100	108	k H z	
100 kHz	f_{OSC4}	94	100	106	k H z	T _j = 25 °C
Fixed Oscillator Frequency – 100 kHz (Active Burst Mode)	f _{OSC4_ABM}	71	83	94	k H z	T _j = 25 °C
Fixed Oscillator Frequency – 100 kHz (Minimum Fsw)	f _{OSC4_MIN}	36	43	51	k H z	T _j = 25 °C
Frequency Jittering Range	F _{JITTER}	-	+/-4	-	%	T _j = 25 °C
Frequency Jittering period	T _{JITTER}	-	4	-	m s	T _j = 25 °C
Maximum Duty Cycle	D_{MAX}	70	75	80	%	
Feedback Pull-Up Resistor	$R_{ ext{FB}}$	11	15	20	kΩ	
PWM-OP Gain	G_{PWM}	1.91	2.03	2.16		
Offset for Voltage Ramp	V_{PWM}	0.42	0.50	0.58	V	
Slope Compensation rate - 100 kHz	M _{COMP}	41	50	58	mV/μs	V _{cs} =0 V

4.6 Error amplifier

Table 10Error amplifier

Parameter	ameter Symbol Values				Unit	Note / Test
		Min.	Тур.	Max.		Condition
Transconductance	$G_{\rm ERR_M}$	2.14	2.80	3.44	m A / V	
Transconductance – Burst Mode	$G_{\rm ERR_BM}$	6.9	9.2	11.6	m A / V	
Error Amplifier Source Current	I _{ERR_SOURCE}	85	150	223	μA	
Error Amplifier Sink Current	I _{ERR_SINK}	85	150	223	μA	
Error Amplifier Reference Voltage	$V_{\rm ERR_REF}$	1.76	1.80	1.84	V	



Error Amplifier Output Dynamic Range of Transconductance	$V_{\rm ERR_DYN}$	0.05	-	3.15	V	
Error Amplifier Mode Bias Current	I _{ERR_P_BIAS}	9.5	14.0	18.5	μA	
Error Amplifier Mode Threshold	V _{ERR_P_BIAS}	0.16	0.20	0.24	V	

4.7 Current sense

Table 11Current sense

Parameter	Symbol	L	imit Value	es	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Peak current limitation in normal operation	V _{cs_N}	0.72	0.80	0.88	V	$dv_{sense}/dt = 0.41V/\mu s$
Peak current limitation in normal operation, 15% of T _{oN}	V _{CS_N15}	0.74	0.79	0.84	V	
Leading Edge Blanking time	$t_{\text{CS_LEB}}$	70	220	365	ns	
Peak Current Limitation in Active Burst Mode - High Power	$V_{\rm CS_BHP}$	0.23	0.27	0.31	V	
Peak Current Limitation in Active Burst Mode - Low Power	$V_{\rm CS_BLP}$	0.18	0.22	0.26	V	
Abnormal CS voltage threshold	V _{CS_STG}	0.06	0.10	0.15	V	
Abnormal CS voltage Consecutive Trigger	P _{cs_stg}	-	3	-	cycle	
Abnormal CS voltage Sample period	tcs_stg_sam	<i>t</i> _{PERIOD} * 0.36	t _{PERIOD} * 0.4	t _{PERIOD} * 0.44	μs	

4.8 Soft start

Table 12Soft start

Parameter	Symbol	Limit Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		
Soft-Start time	t _{ss}	7.3	12.0	-	ms	
Soft-start time step	$t_{\rm SS_S^1}$	-	3	-	ms	
CS peak voltage at first step of soft start	V_{SS1}^{1}	-	0.30	-	V	CS peak voltage
Step increment of CS peak voltage in soft start	V _{SS_S} ¹	-	0.15	-	V	CS peak voltage

4.9 Active Burst Mode

Table 13Active Burst Mode

Parameter	Symbol	Limit Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		

¹ The parameter is not subjected to production test - verified by design/characterization



					•	
Charging current to select burst mode	l _{sel}	2.5	3.0	3.5	μA	
Burst mode selection reference voltage Threshold	V _{FB_P_} BIAS1	1.65	1.73	1.80	V	
Burst mode selection reference voltage Threshold	$V_{FB_P_BIAS2}$	2.76	2.89	3.01	V	
Feedback voltage for entering ABM for high power	$V_{\text{FB}}_{\text{EBHP}}$	0.98	1.03	1.08	V	
Feedback voltage for entering ABM for low power	V_{FB_EBLP}	0.88	0.93	0.98	V	
Blanking time for entering Active Burst Mode	$t_{\text{FB}_{\text{BEB}}}$	-	36	-	ms	
Feedback voltage for leaving Active Burst Mode	$V_{ ext{fb_lb}}$	2.63	2.73	2.83	V	
Feedback voltage for burst-on Isolated Case 	$V_{\rm FB_Bon_ISO}$	2.26	2.35	2.45	V	
Feedback voltage for burst-off – Isolated Case	$V_{\rm FB_BOff_ISO}$	1.88	2.00	2.05	V	
Feedback voltage for burst-on – Non-Isolated Case	$V_{\rm FB_Bon_NISO}$	1.88	1.95	2.05	V	
Feedback voltage for burst-off – Non-Isolated Case	$V_{\rm FB_BOff_NISO}$	1.50	1.55	1.64	V	

4.10 V_{cc} over voltage protection

Table 14Vcc over voltage protection

Parameter	Symbol	Limit Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		
VCC Over Voltage threshold	V _{VCC_OVP}	24.0	25.5	27.0	V	
VCC Over Voltage blanking	t _{vcc_ovp_b}	-	55	-	μs	

4.11 Overload protection

Table 15Overload protection

Parameter	Symbol	mbol Limit Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		
Over Load Detection threshold for OLP protection at FB pin	$V_{\rm FB_OLP}$	2.63	2.73	2.83	V	
Over Load Protection Blanking Time	t _{fb_olp_b}	30	54	-	ms	

4.12 Thermal protection

Table 16Thermal protection

Parameter	Symbol	Limit Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		



Over temperature protection	$T_{jcon_OTP}^1$	129	140	150	°C	Junction temperature of
Over temperature Hysteresis	T _{jhys_otp}	-	40	-	°C	the controller chip (not the
Over temperature Blanking Time	T _{jcon_OTP_B}	-	50	-	μs	CoolMOS™ chip)

4.13 CoolMOS[™] section

Table 17ICE5ARxxxxBZS

Parameter	Symbol	Limit Values		Unit	Note / Test	
		Min.	Тур.	Max.		Condition
Drain Source Breakdown Voltage	$V_{\rm (BR)DSS}$				V	<i>T</i> _j = 25°C
ICE5ARxx70BZS		700	-	-		
ICE5ARxx80BZS		800	-	-		
Drain Source On-Resistance (inclusive of low	R_{DSon}				Ω	
side MOSFET)						
ICE5AR4770BZS		-	4.73	5.18		<i>T</i> j = 25°C
		-	8.73 ²	-		<i>T</i> j=125°C at <i>I</i> _D =0.4A
ICE5AR4780BZS		-	4.13	4.85		<i>T</i> j = 25°C
		-	8.69 ¹	-		<i>T</i> j=125°C at <i>I</i> _D =0.4A
ICE5AR0680BZS		-	0.71	0.80		<i>T</i> j = 25°C
		-	1.27 ¹	-		<i>T</i> j=125°C at <i>I</i> _D =2A
Effective output capacitance, energy related ¹	C _{o(er)}				рF	
ICE5AR4770BZS		-	3.4	-		V _{GS} =0V, V _{DS} =0~480V
ICE5AR4780BZS		-	3	-		V _{GS} =0V, V _{DS} =0~500V
ICE5AR0680BZS		-	24	-		V _{GS} =0V, V _{DS} =0~500V
Rise Time	t _{rise} ³	-	30	-	ns	
Fall Time	$t_{\rm fall}^2$	-	30	-	ns	

¹The parameter is not subjected to production test - verified by design/characterization ²The parameter is not subjected to production test - verified by design/characterization ³Measured in a typical flyback converter application



CoolMOS[™] performance characteristics






Figure 17 Safe Operating Area (SOA) curve for ICE5AR4770BZS




Figure 18 Safe Operating Area (SOA) curve for ICE5AR4780BZS






Figure 19 Safe Operating Area (SOA) curve for ICE5AR0680BZS





Figure 20Power dissipation of ICE5AR4770BZS; Ptot=f(Ta), (Maximum ratings as given in section 4.1must not be exceeded)












Figure 22Power dissipation of ICE5AR0680BZS; $P_{tot}=f(T_a)$, (Maximum ratings as given in section 4.1must not be exceeded)
















Figure 25 Typical CoolMOS[™] capacitances of ICE5AR4770BZS (C=f(V_{DS});V_{GS}=0 V; f=1 MHz)




Figure 26 Typical CoolMOS[™] capacitances of ICE5AR4780BZS (C=f(V_{DS});V_{GS}=0 V; f=250 kHz)






Figure 27 Typical CoolMOS[™] capacitances of ICE5AR0680BZS (C=f(V_{DS});V_{GS}=0 V; f=250 kHz)



Output power curve

6 Output power curve

The calculated output power curves versus ambient temperature are shown below. The curves are derived based on a typical DCM/CCM flyback in an open frame design setting the maximum T_J of the integrated CoolMOS[™] at 125 °C, using minimum drain pin copper area in a 2 oz copper single sided PCB and steady state operation only (no design margins for abnormal operation modes are included).

The output power figure is for selection purpose only. The actual power can vary depending on a particular design. In a power supply system, appropriate thermal design margins must be considered to make sure that the operation of the device is within the maximum ratings given in section 4.1.





Figure 28 Output power curve of ICE5AR4770BZS



Output power curve










Figure 30 Output power curve of ICE5AR0680BZS




Outline dimension





PG-DIP-7





Marking of PG-DIP-7 Figure 32



Revision history

Revision history

Document version	Date of release	Description of changes	
V 2.0	21 Nov 2017	First release	
V 2.1	27 Feb 2018	Page 1 Product validation text content revised	
V 2.2	2 Oct 2019	Page 34 Update marking with reference to PCN 2019-142-A	
V 2.3	3 Feb 2020	Update of CS pin function and description (refer to errata sheet ES_2001_PL83_2002_024629)	

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2020-02-03

Published by Infineon Technologies AG 81726 Munich, Germany

© 2020 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference ICE5ARxxxxBZS

IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.